
focTemplate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000126fc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  080128e0  080128e0  000138e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012e78  08012e78  0001427c  2**0
                  CONTENTS
  4 .ARM          00000008  08012e78  08012e78  00013e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012e80  08012e80  0001427c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012e80  08012e80  00013e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012e84  08012e84  00013e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000027c  20000000  08012e88  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000898  2000027c  08013104  0001427c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b14  08013104  00014b14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001427c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027ba4  00000000  00000000  000142ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005fcf  00000000  00000000  0003be50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002020  00000000  00000000  00041e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001867  00000000  00000000  00043e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000293b0  00000000  00000000  000456a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002eea9  00000000  00000000  0006ea57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef6a4  00000000  00000000  0009d900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018cfa4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000099ac  00000000  00000000  0018cfe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  00196994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000027c 	.word	0x2000027c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080128c4 	.word	0x080128c4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000280 	.word	0x20000280
 800021c:	080128c4 	.word	0x080128c4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b09a      	sub	sp, #104	@ 0x68
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800104a:	2220      	movs	r2, #32
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f00e fd32 	bl	800fab8 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001054:	463b      	mov	r3, r7
 8001056:	223c      	movs	r2, #60	@ 0x3c
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f00e fd2c 	bl	800fab8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001060:	4b4d      	ldr	r3, [pc, #308]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001062:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001066:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001068:	4b4b      	ldr	r3, [pc, #300]	@ (8001198 <MX_ADC1_Init+0x164>)
 800106a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800106e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001070:	4b49      	ldr	r3, [pc, #292]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001076:	4b48      	ldr	r3, [pc, #288]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800107c:	4b46      	ldr	r3, [pc, #280]	@ (8001198 <MX_ADC1_Init+0x164>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001082:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001084:	2201      	movs	r2, #1
 8001086:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001088:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <MX_ADC1_Init+0x164>)
 800108a:	2204      	movs	r2, #4
 800108c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800108e:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001090:	2200      	movs	r2, #0
 8001092:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001094:	4b40      	ldr	r3, [pc, #256]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001096:	2200      	movs	r2, #0
 8001098:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800109a:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <MX_ADC1_Init+0x164>)
 800109c:	2201      	movs	r2, #1
 800109e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b4:	4b38      	ldr	r3, [pc, #224]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010bc:	4b36      	ldr	r3, [pc, #216]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010be:	2200      	movs	r2, #0
 80010c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c2:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ca:	4833      	ldr	r0, [pc, #204]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010cc:	f001 fdca 	bl	8002c64 <HAL_ADC_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010d6:	f000 fcc6 	bl	8001a66 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010da:	2300      	movs	r3, #0
 80010dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010de:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010e2:	4619      	mov	r1, r3
 80010e4:	482c      	ldr	r0, [pc, #176]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010e6:	f003 ffbd 	bl	8005064 <HAL_ADCEx_MultiModeConfigChannel>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 80010f0:	f000 fcb9 	bl	8001a66 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010f4:	4b29      	ldr	r3, [pc, #164]	@ (800119c <MX_ADC1_Init+0x168>)
 80010f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f8:	2306      	movs	r3, #6
 80010fa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010fc:	2300      	movs	r3, #0
 80010fe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001100:	237f      	movs	r3, #127	@ 0x7f
 8001102:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001104:	2304      	movs	r3, #4
 8001106:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001110:	4619      	mov	r1, r3
 8001112:	4821      	ldr	r0, [pc, #132]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001114:	f002 fa2c 	bl	8003570 <HAL_ADC_ConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 800111e:	f000 fca2 	bl	8001a66 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001122:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <MX_ADC1_Init+0x16c>)
 8001124:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001126:	2309      	movs	r3, #9
 8001128:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800112a:	2301      	movs	r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800112e:	237f      	movs	r3, #127	@ 0x7f
 8001130:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001132:	2304      	movs	r3, #4
 8001134:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800113a:	2302      	movs	r3, #2
 800113c:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001150:	2384      	movs	r3, #132	@ 0x84
 8001152:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480d      	ldr	r0, [pc, #52]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001164:	f003 fa9e 	bl	80046a4 <HAL_ADCEx_InjectedConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 800116e:	f000 fc7a 	bl	8001a66 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_ADC1_Init+0x170>)
 8001174:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001176:	f240 130f 	movw	r3, #271	@ 0x10f
 800117a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001182:	f003 fa8f 	bl	80046a4 <HAL_ADCEx_InjectedConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 800118c:	f000 fc6b 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	3768      	adds	r7, #104	@ 0x68
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000298 	.word	0x20000298
 800119c:	2e300800 	.word	0x2e300800
 80011a0:	0c900008 	.word	0x0c900008
 80011a4:	32601000 	.word	0x32601000

080011a8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b098      	sub	sp, #96	@ 0x60
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80011ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b2:	223c      	movs	r2, #60	@ 0x3c
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f00e fc7e 	bl	800fab8 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	2220      	movs	r2, #32
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f00e fc78 	bl	800fab8 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011c8:	4b3f      	ldr	r3, [pc, #252]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011ca:	4a40      	ldr	r2, [pc, #256]	@ (80012cc <MX_ADC2_Init+0x124>)
 80011cc:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80011ce:	4b3e      	ldr	r3, [pc, #248]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011d0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80011d4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011d6:	4b3c      	ldr	r3, [pc, #240]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011dc:	4b3a      	ldr	r3, [pc, #232]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80011e2:	4b39      	ldr	r3, [pc, #228]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011e8:	4b37      	ldr	r3, [pc, #220]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ee:	4b36      	ldr	r3, [pc, #216]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011f0:	2204      	movs	r2, #4
 80011f2:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011f4:	4b34      	ldr	r3, [pc, #208]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011fa:	4b33      	ldr	r3, [pc, #204]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001200:	4b31      	ldr	r3, [pc, #196]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001202:	2201      	movs	r2, #1
 8001204:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001206:	4b30      	ldr	r3, [pc, #192]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800120e:	4b2e      	ldr	r3, [pc, #184]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001210:	2200      	movs	r2, #0
 8001212:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001214:	4b2c      	ldr	r3, [pc, #176]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001216:	2200      	movs	r2, #0
 8001218:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800121a:	4b2b      	ldr	r3, [pc, #172]	@ (80012c8 <MX_ADC2_Init+0x120>)
 800121c:	2200      	movs	r2, #0
 800121e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001222:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001224:	2200      	movs	r2, #0
 8001226:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001228:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <MX_ADC2_Init+0x120>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001230:	4825      	ldr	r0, [pc, #148]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001232:	f001 fd17 	bl	8002c64 <HAL_ADC_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC2_Init+0x98>
  {
    Error_Handler();
 800123c:	f000 fc13 	bl	8001a66 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001240:	4b23      	ldr	r3, [pc, #140]	@ (80012d0 <MX_ADC2_Init+0x128>)
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001244:	2309      	movs	r3, #9
 8001246:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001248:	2301      	movs	r3, #1
 800124a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800124c:	237f      	movs	r3, #127	@ 0x7f
 800124e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001250:	2304      	movs	r3, #4
 8001252:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigInjected.InjectedOffset = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigInjected.InjectedNbrOfConversion = 1;
 8001258:	2301      	movs	r3, #1
 800125a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001262:	2300      	movs	r3, #0
 8001264:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 800126e:	2384      	movs	r3, #132	@ 0x84
 8001270:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001272:	2380      	movs	r3, #128	@ 0x80
 8001274:	653b      	str	r3, [r7, #80]	@ 0x50
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001276:	2300      	movs	r3, #0
 8001278:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800127c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001280:	4619      	mov	r1, r3
 8001282:	4811      	ldr	r0, [pc, #68]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001284:	f003 fa0e 	bl	80046a4 <HAL_ADCEx_InjectedConfigChannel>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_ADC2_Init+0xea>
  {
    Error_Handler();
 800128e:	f000 fbea 	bl	8001a66 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001292:	4b10      	ldr	r3, [pc, #64]	@ (80012d4 <MX_ADC2_Init+0x12c>)
 8001294:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001296:	2306      	movs	r3, #6
 8001298:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800129e:	237f      	movs	r3, #127	@ 0x7f
 80012a0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012a2:	2304      	movs	r3, #4
 80012a4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012aa:	1d3b      	adds	r3, r7, #4
 80012ac:	4619      	mov	r1, r3
 80012ae:	4806      	ldr	r0, [pc, #24]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80012b0:	f002 f95e 	bl	8003570 <HAL_ADC_ConfigChannel>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_ADC2_Init+0x116>
  {
    Error_Handler();
 80012ba:	f000 fbd4 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	3760      	adds	r7, #96	@ 0x60
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000304 	.word	0x20000304
 80012cc:	50000100 	.word	0x50000100
 80012d0:	0c900008 	.word	0x0c900008
 80012d4:	04300002 	.word	0x04300002

080012d8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b09e      	sub	sp, #120	@ 0x78
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f0:	f107 0320 	add.w	r3, r7, #32
 80012f4:	2244      	movs	r2, #68	@ 0x44
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f00e fbdd 	bl	800fab8 <memset>
  if(adcHandle->Instance==ADC1)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001306:	d15f      	bne.n	80013c8 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001308:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800130c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800130e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001312:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001314:	f107 0320 	add.w	r3, r7, #32
 8001318:	4618      	mov	r0, r3
 800131a:	f006 fa6b 	bl	80077f4 <HAL_RCCEx_PeriphCLKConfig>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001324:	f000 fb9f 	bl	8001a66 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001328:	4b4f      	ldr	r3, [pc, #316]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	3301      	adds	r3, #1
 800132e:	4a4e      	ldr	r2, [pc, #312]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 8001330:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001332:	4b4d      	ldr	r3, [pc, #308]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d10b      	bne.n	8001352 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800133a:	4b4c      	ldr	r3, [pc, #304]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	4a4b      	ldr	r2, [pc, #300]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001340:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001346:	4b49      	ldr	r3, [pc, #292]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800134e:	61fb      	str	r3, [r7, #28]
 8001350:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	4b46      	ldr	r3, [pc, #280]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	4a45      	ldr	r2, [pc, #276]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135e:	4b43      	ldr	r3, [pc, #268]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	61bb      	str	r3, [r7, #24]
 8001368:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	4b40      	ldr	r3, [pc, #256]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136e:	4a3f      	ldr	r2, [pc, #252]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001370:	f043 0302 	orr.w	r3, r3, #2
 8001374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001376:	4b3d      	ldr	r3, [pc, #244]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001382:	2304      	movs	r3, #4
 8001384:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001386:	2303      	movs	r3, #3
 8001388:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001392:	4619      	mov	r1, r3
 8001394:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001398:	f005 f996 	bl	80066c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
 800139c:	f241 0302 	movw	r3, #4098	@ 0x1002
 80013a0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013a2:	2303      	movs	r3, #3
 80013a4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013aa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013ae:	4619      	mov	r1, r3
 80013b0:	482f      	ldr	r0, [pc, #188]	@ (8001470 <HAL_ADC_MspInit+0x198>)
 80013b2:	f005 f989 	bl	80066c8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2100      	movs	r1, #0
 80013ba:	2012      	movs	r0, #18
 80013bc:	f004 f9f9 	bl	80057b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80013c0:	2012      	movs	r0, #18
 80013c2:	f004 fa10 	bl	80057e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80013c6:	e04a      	b.n	800145e <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a29      	ldr	r2, [pc, #164]	@ (8001474 <HAL_ADC_MspInit+0x19c>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d145      	bne.n	800145e <HAL_ADC_MspInit+0x186>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013d6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80013d8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80013dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013de:	f107 0320 	add.w	r3, r7, #32
 80013e2:	4618      	mov	r0, r3
 80013e4:	f006 fa06 	bl	80077f4 <HAL_RCCEx_PeriphCLKConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_ADC_MspInit+0x11a>
      Error_Handler();
 80013ee:	f000 fb3a 	bl	8001a66 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80013f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	3301      	adds	r3, #1
 80013f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 80013fa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d10b      	bne.n	800141c <HAL_ADC_MspInit+0x144>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001404:	4b19      	ldr	r3, [pc, #100]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001408:	4a18      	ldr	r2, [pc, #96]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800140a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800140e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001410:	4b16      	ldr	r3, [pc, #88]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001414:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141c:	4b13      	ldr	r3, [pc, #76]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800141e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001420:	4a12      	ldr	r2, [pc, #72]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001428:	4b10      	ldr	r3, [pc, #64]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800142a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142c:	f003 0301 	and.w	r3, r3, #1
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 8001434:	2341      	movs	r3, #65	@ 0x41
 8001436:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001438:	2303      	movs	r3, #3
 800143a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001440:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001444:	4619      	mov	r1, r3
 8001446:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800144a:	f005 f93d 	bl	80066c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800144e:	2200      	movs	r2, #0
 8001450:	2100      	movs	r1, #0
 8001452:	2012      	movs	r0, #18
 8001454:	f004 f9ad 	bl	80057b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001458:	2012      	movs	r0, #18
 800145a:	f004 f9c4 	bl	80057e6 <HAL_NVIC_EnableIRQ>
}
 800145e:	bf00      	nop
 8001460:	3778      	adds	r7, #120	@ 0x78
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000370 	.word	0x20000370
 800146c:	40021000 	.word	0x40021000
 8001470:	48000400 	.word	0x48000400
 8001474:	50000100 	.word	0x50000100

08001478 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800147c:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <MX_COMP1_Init+0x44>)
 800147e:	4a10      	ldr	r2, [pc, #64]	@ (80014c0 <MX_COMP1_Init+0x48>)
 8001480:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8001482:	4b0e      	ldr	r3, [pc, #56]	@ (80014bc <MX_COMP1_Init+0x44>)
 8001484:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001488:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 800148a:	4b0c      	ldr	r3, [pc, #48]	@ (80014bc <MX_COMP1_Init+0x44>)
 800148c:	2240      	movs	r2, #64	@ 0x40
 800148e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001490:	4b0a      	ldr	r3, [pc, #40]	@ (80014bc <MX_COMP1_Init+0x44>)
 8001492:	2200      	movs	r2, #0
 8001494:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001496:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <MX_COMP1_Init+0x44>)
 8001498:	2200      	movs	r2, #0
 800149a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800149c:	4b07      	ldr	r3, [pc, #28]	@ (80014bc <MX_COMP1_Init+0x44>)
 800149e:	2200      	movs	r2, #0
 80014a0:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 80014a2:	4b06      	ldr	r3, [pc, #24]	@ (80014bc <MX_COMP1_Init+0x44>)
 80014a4:	2211      	movs	r2, #17
 80014a6:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80014a8:	4804      	ldr	r0, [pc, #16]	@ (80014bc <MX_COMP1_Init+0x44>)
 80014aa:	f003 ff3d 	bl	8005328 <HAL_COMP_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 80014b4:	f000 fad7 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80014b8:	bf00      	nop
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000374 	.word	0x20000374
 80014c0:	40010200 	.word	0x40010200

080014c4 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 030c 	add.w	r3, r7, #12
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a13      	ldr	r2, [pc, #76]	@ (8001530 <HAL_COMP_MspInit+0x6c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d11f      	bne.n	8001526 <HAL_COMP_MspInit+0x62>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e6:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <HAL_COMP_MspInit+0x70>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	4a12      	ldr	r2, [pc, #72]	@ (8001534 <HAL_COMP_MspInit+0x70>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f2:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <HAL_COMP_MspInit+0x70>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014fe:	2302      	movs	r3, #2
 8001500:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001502:	2303      	movs	r3, #3
 8001504:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	4619      	mov	r1, r3
 8001510:	4809      	ldr	r0, [pc, #36]	@ (8001538 <HAL_COMP_MspInit+0x74>)
 8001512:	f005 f8d9 	bl	80066c8 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 1, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2101      	movs	r1, #1
 800151a:	2040      	movs	r0, #64	@ 0x40
 800151c:	f004 f949 	bl	80057b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8001520:	2040      	movs	r0, #64	@ 0x40
 8001522:	f004 f960 	bl	80057e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8001526:	bf00      	nop
 8001528:	3720      	adds	r7, #32
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40010200 	.word	0x40010200
 8001534:	40021000 	.word	0x40021000
 8001538:	48000400 	.word	0x48000400

0800153c <MX_DAC3_Init>:

DAC_HandleTypeDef hdac3;

/* DAC3 init function */
void MX_DAC3_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08c      	sub	sp, #48	@ 0x30
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001542:	463b      	mov	r3, r7
 8001544:	2230      	movs	r2, #48	@ 0x30
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f00e fab5 	bl	800fab8 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 800154e:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <MX_DAC3_Init+0x6c>)
 8001550:	4a16      	ldr	r2, [pc, #88]	@ (80015ac <MX_DAC3_Init+0x70>)
 8001552:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8001554:	4814      	ldr	r0, [pc, #80]	@ (80015a8 <MX_DAC3_Init+0x6c>)
 8001556:	f004 f960 	bl	800581a <HAL_DAC_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8001560:	f000 fa81 	bl	8001a66 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001564:	2302      	movs	r3, #2
 8001566:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001568:	2300      	movs	r3, #0
 800156a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800157c:	2302      	movs	r3, #2
 800157e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001580:	2302      	movs	r3, #2
 8001582:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001588:	463b      	mov	r3, r7
 800158a:	2200      	movs	r2, #0
 800158c:	4619      	mov	r1, r3
 800158e:	4806      	ldr	r0, [pc, #24]	@ (80015a8 <MX_DAC3_Init+0x6c>)
 8001590:	f004 fa00 	bl	8005994 <HAL_DAC_ConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 800159a:	f000 fa64 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	3730      	adds	r7, #48	@ 0x30
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000398 	.word	0x20000398
 80015ac:	50001000 	.word	0x50001000

080015b0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]

  if(dacHandle->Instance==DAC3)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <HAL_DAC_MspInit+0x38>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d10b      	bne.n	80015da <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* DAC3 clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 80015c2:	4b0a      	ldr	r3, [pc, #40]	@ (80015ec <HAL_DAC_MspInit+0x3c>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c6:	4a09      	ldr	r2, [pc, #36]	@ (80015ec <HAL_DAC_MspInit+0x3c>)
 80015c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ce:	4b07      	ldr	r3, [pc, #28]	@ (80015ec <HAL_DAC_MspInit+0x3c>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }
}
 80015da:	bf00      	nop
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	50001000 	.word	0x50001000
 80015ec:	40021000 	.word	0x40021000

080015f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80015f6:	4b16      	ldr	r3, [pc, #88]	@ (8001650 <MX_DMA_Init+0x60>)
 80015f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015fa:	4a15      	ldr	r2, [pc, #84]	@ (8001650 <MX_DMA_Init+0x60>)
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	6493      	str	r3, [r2, #72]	@ 0x48
 8001602:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <MX_DMA_Init+0x60>)
 8001604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001606:	f003 0304 	and.w	r3, r3, #4
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <MX_DMA_Init+0x60>)
 8001610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001612:	4a0f      	ldr	r2, [pc, #60]	@ (8001650 <MX_DMA_Init+0x60>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6493      	str	r3, [r2, #72]	@ 0x48
 800161a:	4b0d      	ldr	r3, [pc, #52]	@ (8001650 <MX_DMA_Init+0x60>)
 800161c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	2101      	movs	r1, #1
 800162a:	200b      	movs	r0, #11
 800162c:	f004 f8c1 	bl	80057b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001630:	200b      	movs	r0, #11
 8001632:	f004 f8d8 	bl	80057e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8001636:	2200      	movs	r2, #0
 8001638:	2101      	movs	r1, #1
 800163a:	200c      	movs	r0, #12
 800163c:	f004 f8b9 	bl	80057b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001640:	200c      	movs	r0, #12
 8001642:	f004 f8d0 	bl	80057e6 <HAL_NVIC_EnableIRQ>

}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000

08001654 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001658:	4b1f      	ldr	r3, [pc, #124]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800165a:	4a20      	ldr	r2, [pc, #128]	@ (80016dc <MX_FDCAN1_Init+0x88>)
 800165c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800165e:	4b1e      	ldr	r3, [pc, #120]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001664:	4b1c      	ldr	r3, [pc, #112]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800166a:	4b1b      	ldr	r3, [pc, #108]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800166c:	2200      	movs	r2, #0
 800166e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001670:	4b19      	ldr	r3, [pc, #100]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001672:	2200      	movs	r2, #0
 8001674:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001676:	4b18      	ldr	r3, [pc, #96]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001678:	2200      	movs	r2, #0
 800167a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800167c:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800167e:	2200      	movs	r2, #0
 8001680:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8001682:	4b15      	ldr	r3, [pc, #84]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001684:	2214      	movs	r2, #20
 8001686:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001688:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800168a:	2201      	movs	r2, #1
 800168c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 10;
 800168e:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001690:	220a      	movs	r2, #10
 8001692:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 8001694:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001696:	2205      	movs	r2, #5
 8001698:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 800169a:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800169c:	2214      	movs	r2, #20
 800169e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80016a0:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 10;
 80016a6:	4b0c      	ldr	r3, [pc, #48]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016a8:	220a      	movs	r2, #10
 80016aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 5;
 80016ac:	4b0a      	ldr	r3, [pc, #40]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016ae:	2205      	movs	r2, #5
 80016b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80016b2:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016b4:	2201      	movs	r2, #1
 80016b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 80016b8:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80016be:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80016c4:	4804      	ldr	r0, [pc, #16]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016c6:	f004 fe4f 	bl	8006368 <HAL_FDCAN_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80016d0:	f000 f9c9 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	200003ac 	.word	0x200003ac
 80016dc:	40006400 	.word	0x40006400

080016e0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b09a      	sub	sp, #104	@ 0x68
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	2244      	movs	r2, #68	@ 0x44
 80016fe:	2100      	movs	r1, #0
 8001700:	4618      	mov	r0, r3
 8001702:	f00e f9d9 	bl	800fab8 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a20      	ldr	r2, [pc, #128]	@ (800178c <HAL_FDCAN_MspInit+0xac>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d139      	bne.n	8001784 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001710:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001714:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001716:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800171a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	4618      	mov	r0, r3
 8001722:	f006 f867 	bl	80077f4 <HAL_RCCEx_PeriphCLKConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800172c:	f000 f99b 	bl	8001a66 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001730:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 8001732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001734:	4a16      	ldr	r2, [pc, #88]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 8001736:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800173a:	6593      	str	r3, [r2, #88]	@ 0x58
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 800173e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 800174a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174c:	4a10      	ldr	r2, [pc, #64]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001754:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001760:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001764:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	2300      	movs	r3, #0
 8001770:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001772:	2309      	movs	r3, #9
 8001774:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001776:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800177a:	4619      	mov	r1, r3
 800177c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001780:	f004 ffa2 	bl	80066c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001784:	bf00      	nop
 8001786:	3768      	adds	r7, #104	@ 0x68
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40006400 	.word	0x40006400
 8001790:	40021000 	.word	0x40021000

08001794 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08a      	sub	sp, #40	@ 0x28
 8001798:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	f107 0314 	add.w	r3, r7, #20
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017aa:	4b40      	ldr	r3, [pc, #256]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	4a3f      	ldr	r2, [pc, #252]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017b0:	f043 0304 	orr.w	r3, r3, #4
 80017b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b6:	4b3d      	ldr	r3, [pc, #244]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	f003 0304 	and.w	r3, r3, #4
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017c2:	4b3a      	ldr	r3, [pc, #232]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c6:	4a39      	ldr	r2, [pc, #228]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017c8:	f043 0320 	orr.w	r3, r3, #32
 80017cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ce:	4b37      	ldr	r3, [pc, #220]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d2:	f003 0320 	and.w	r3, r3, #32
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	4b34      	ldr	r3, [pc, #208]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017de:	4a33      	ldr	r2, [pc, #204]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e6:	4b31      	ldr	r3, [pc, #196]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f2:	4b2e      	ldr	r3, [pc, #184]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	4a2d      	ldr	r2, [pc, #180]	@ (80018ac <MX_GPIO_Init+0x118>)
 80017f8:	f043 0302 	orr.w	r3, r3, #2
 80017fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fe:	4b2b      	ldr	r3, [pc, #172]	@ (80018ac <MX_GPIO_Init+0x118>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800180a:	2201      	movs	r2, #1
 800180c:	2110      	movs	r1, #16
 800180e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001812:	f005 f8f3 	bl	80069fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	2150      	movs	r1, #80	@ 0x50
 800181a:	4825      	ldr	r0, [pc, #148]	@ (80018b0 <MX_GPIO_Init+0x11c>)
 800181c:	f005 f8ee 	bl	80069fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 8001820:	2200      	movs	r2, #0
 8001822:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001826:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800182a:	f005 f8e7 	bl	80069fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_11;
 800182e:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8001832:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001834:	2300      	movs	r3, #0
 8001836:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	4619      	mov	r1, r3
 8001842:	481b      	ldr	r0, [pc, #108]	@ (80018b0 <MX_GPIO_Init+0x11c>)
 8001844:	f004 ff40 	bl	80066c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001848:	2310      	movs	r3, #16
 800184a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184c:	2301      	movs	r3, #1
 800184e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001854:	2303      	movs	r3, #3
 8001856:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	4619      	mov	r1, r3
 800185e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001862:	f004 ff31 	bl	80066c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8001866:	2350      	movs	r3, #80	@ 0x50
 8001868:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186a:	2301      	movs	r3, #1
 800186c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001872:	2300      	movs	r3, #0
 8001874:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	480c      	ldr	r0, [pc, #48]	@ (80018b0 <MX_GPIO_Init+0x11c>)
 800187e:	f004 ff23 	bl	80066c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TEST_Pin;
 8001882:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001888:	2301      	movs	r3, #1
 800188a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001890:	2300      	movs	r3, #0
 8001892:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TEST_GPIO_Port, &GPIO_InitStruct);
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4619      	mov	r1, r3
 800189a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800189e:	f004 ff13 	bl	80066c8 <HAL_GPIO_Init>

}
 80018a2:	bf00      	nop
 80018a4:	3728      	adds	r7, #40	@ 0x28
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40021000 	.word	0x40021000
 80018b0:	48000800 	.word	0x48000800

080018b4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018b8:	f000 fefd 	bl	80026b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018bc:	f000 f88a 	bl	80019d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c0:	f7ff ff68 	bl	8001794 <MX_GPIO_Init>
  MX_DMA_Init();
 80018c4:	f7ff fe94 	bl	80015f0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80018c8:	f000 fdc2 	bl	8002450 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80018cc:	f7ff fbb2 	bl	8001034 <MX_ADC1_Init>
  MX_ADC2_Init();
 80018d0:	f7ff fc6a 	bl	80011a8 <MX_ADC2_Init>
  MX_OPAMP1_Init();
 80018d4:	f000 f8ce 	bl	8001a74 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 80018d8:	f000 f8f4 	bl	8001ac4 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 80018dc:	f000 f91a 	bl	8001b14 <MX_OPAMP3_Init>
  MX_TIM1_Init();
 80018e0:	f000 fb9a 	bl	8002018 <MX_TIM1_Init>
  MX_COMP1_Init();
 80018e4:	f7ff fdc8 	bl	8001478 <MX_COMP1_Init>
  MX_DAC3_Init();
 80018e8:	f7ff fe28 	bl	800153c <MX_DAC3_Init>
  MX_FDCAN1_Init();
 80018ec:	f7ff feb2 	bl	8001654 <MX_FDCAN1_Init>
  MX_TIM4_Init();
 80018f0:	f000 fc86 	bl	8002200 <MX_TIM4_Init>
  MX_SPI1_Init();
 80018f4:	f000 f9ac 	bl	8001c50 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  appInit();
 80018f8:	f00b fc28 	bl	800d14c <appInit>
  HAL_OPAMP_Start(&hopamp1);
 80018fc:	482b      	ldr	r0, [pc, #172]	@ (80019ac <main+0xf8>)
 80018fe:	f005 f965 	bl	8006bcc <HAL_OPAMP_Start>
  HAL_OPAMP_Start(&hopamp2);
 8001902:	482b      	ldr	r0, [pc, #172]	@ (80019b0 <main+0xfc>)
 8001904:	f005 f962 	bl	8006bcc <HAL_OPAMP_Start>
  HAL_OPAMP_Start(&hopamp3);
 8001908:	482a      	ldr	r0, [pc, #168]	@ (80019b4 <main+0x100>)
 800190a:	f005 f95f 	bl	8006bcc <HAL_OPAMP_Start>
  // HAL_UART_Receive_IT(&huart3, (uint8_t *)&aRxBuffer, 1);
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 800190e:	2264      	movs	r2, #100	@ 0x64
 8001910:	4929      	ldr	r1, [pc, #164]	@ (80019b8 <main+0x104>)
 8001912:	482a      	ldr	r0, [pc, #168]	@ (80019bc <main+0x108>)
 8001914:	f009 ffdb 	bl	800b8ce <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001918:	217f      	movs	r1, #127	@ 0x7f
 800191a:	4829      	ldr	r0, [pc, #164]	@ (80019c0 <main+0x10c>)
 800191c:	f002 fca2 	bl	8004264 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001920:	217f      	movs	r1, #127	@ 0x7f
 8001922:	4828      	ldr	r0, [pc, #160]	@ (80019c4 <main+0x110>)
 8001924:	f002 fc9e 	bl	8004264 <HAL_ADCEx_Calibration_Start>
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_JEOC);
 8001928:	4b25      	ldr	r3, [pc, #148]	@ (80019c0 <main+0x10c>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2220      	movs	r2, #32
 800192e:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOC);
 8001930:	4b23      	ldr	r3, [pc, #140]	@ (80019c0 <main+0x10c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2204      	movs	r2, #4
 8001936:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_JEOC);
 8001938:	4b22      	ldr	r3, [pc, #136]	@ (80019c4 <main+0x110>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2220      	movs	r2, #32
 800193e:	601a      	str	r2, [r3, #0]
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001940:	481f      	ldr	r0, [pc, #124]	@ (80019c0 <main+0x10c>)
 8001942:	f002 fda1 	bl	8004488 <HAL_ADCEx_InjectedStart_IT>
  HAL_ADCEx_InjectedStart(&hadc2);
 8001946:	481f      	ldr	r0, [pc, #124]	@ (80019c4 <main+0x110>)
 8001948:	f002 fcee 	bl	8004328 <HAL_ADCEx_InjectedStart>

  HAL_DAC_SetValue(&hdac3, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3000);
 800194c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001950:	2200      	movs	r2, #0
 8001952:	2100      	movs	r1, #0
 8001954:	481c      	ldr	r0, [pc, #112]	@ (80019c8 <main+0x114>)
 8001956:	f003 ffef 	bl	8005938 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac3, DAC_CHANNEL_1);
 800195a:	2100      	movs	r1, #0
 800195c:	481a      	ldr	r0, [pc, #104]	@ (80019c8 <main+0x114>)
 800195e:	f003 ff7f 	bl	8005860 <HAL_DAC_Start>
  // HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
  HAL_COMP_Start(&hcomp1);
 8001962:	481a      	ldr	r0, [pc, #104]	@ (80019cc <main+0x118>)
 8001964:	f003 fdbc 	bl	80054e0 <HAL_COMP_Start>
  // HAL_TIMEx_HallSensor_Start_IT(&htim4);
  // FDCAN_Config();
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001968:	2100      	movs	r1, #0
 800196a:	4819      	ldr	r0, [pc, #100]	@ (80019d0 <main+0x11c>)
 800196c:	f006 fe8e 	bl	800868c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001970:	2104      	movs	r1, #4
 8001972:	4817      	ldr	r0, [pc, #92]	@ (80019d0 <main+0x11c>)
 8001974:	f006 fe8a 	bl	800868c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001978:	2108      	movs	r1, #8
 800197a:	4815      	ldr	r0, [pc, #84]	@ (80019d0 <main+0x11c>)
 800197c:	f006 fe86 	bl	800868c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001980:	2100      	movs	r1, #0
 8001982:	4813      	ldr	r0, [pc, #76]	@ (80019d0 <main+0x11c>)
 8001984:	f007 ff9a 	bl	80098bc <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001988:	2104      	movs	r1, #4
 800198a:	4811      	ldr	r0, [pc, #68]	@ (80019d0 <main+0x11c>)
 800198c:	f007 ff96 	bl	80098bc <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001990:	2108      	movs	r1, #8
 8001992:	480f      	ldr	r0, [pc, #60]	@ (80019d0 <main+0x11c>)
 8001994:	f007 ff92 	bl	80098bc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_Base_Start(&htim1);
 8001998:	480d      	ldr	r0, [pc, #52]	@ (80019d0 <main+0x11c>)
 800199a:	f006 fdb3 	bl	8008504 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800199e:	210c      	movs	r1, #12
 80019a0:	480b      	ldr	r0, [pc, #44]	@ (80019d0 <main+0x11c>)
 80019a2:	f006 fe73 	bl	800868c <HAL_TIM_PWM_Start>
    //    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData);
    //    HAL_Delay(10);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    userMain();
 80019a6:	f00c f97b 	bl	800dca0 <userMain>
 80019aa:	e7fc      	b.n	80019a6 <main+0xf2>
 80019ac:	20000410 	.word	0x20000410
 80019b0:	2000044c 	.word	0x2000044c
 80019b4:	20000488 	.word	0x20000488
 80019b8:	200008f0 	.word	0x200008f0
 80019bc:	200005c4 	.word	0x200005c4
 80019c0:	20000298 	.word	0x20000298
 80019c4:	20000304 	.word	0x20000304
 80019c8:	20000398 	.word	0x20000398
 80019cc:	20000374 	.word	0x20000374
 80019d0:	2000052c 	.word	0x2000052c

080019d4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b094      	sub	sp, #80	@ 0x50
 80019d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019da:	f107 0318 	add.w	r3, r7, #24
 80019de:	2238      	movs	r2, #56	@ 0x38
 80019e0:	2100      	movs	r1, #0
 80019e2:	4618      	mov	r0, r3
 80019e4:	f00e f868 	bl	800fab8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]
 80019f2:	60da      	str	r2, [r3, #12]
 80019f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80019f6:	2000      	movs	r0, #0
 80019f8:	f005 f91a 	bl	8006c30 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019fc:	2301      	movs	r3, #1
 80019fe:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a00:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a04:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a06:	2302      	movs	r3, #2
 8001a08:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001a12:	2328      	movs	r3, #40	@ 0x28
 8001a14:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a16:	2302      	movs	r3, #2
 8001a18:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a22:	f107 0318 	add.w	r3, r7, #24
 8001a26:	4618      	mov	r0, r3
 8001a28:	f005 f9b6 	bl	8006d98 <HAL_RCC_OscConfig>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001a32:	f000 f818 	bl	8001a66 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a36:	230f      	movs	r3, #15
 8001a38:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a42:	2300      	movs	r3, #0
 8001a44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a46:	2300      	movs	r3, #0
 8001a48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	2104      	movs	r1, #4
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f005 fcb4 	bl	80073bc <HAL_RCC_ClockConfig>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001a5a:	f000 f804 	bl	8001a66 <Error_Handler>
  }
}
 8001a5e:	bf00      	nop
 8001a60:	3750      	adds	r7, #80	@ 0x50
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a6a:	b672      	cpsid	i
}
 8001a6c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a6e:	bf00      	nop
 8001a70:	e7fd      	b.n	8001a6e <Error_Handler+0x8>
	...

08001a74 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8001a78:	4b10      	ldr	r3, [pc, #64]	@ (8001abc <MX_OPAMP1_Init+0x48>)
 8001a7a:	4a11      	ldr	r2, [pc, #68]	@ (8001ac0 <MX_OPAMP1_Init+0x4c>)
 8001a7c:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001abc <MX_OPAMP1_Init+0x48>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_STANDALONE_MODE;
 8001a84:	4b0d      	ldr	r3, [pc, #52]	@ (8001abc <MX_OPAMP1_Init+0x48>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  hopamp1.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8001a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001abc <MX_OPAMP1_Init+0x48>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	60da      	str	r2, [r3, #12]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001a90:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <MX_OPAMP1_Init+0x48>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8001a96:	4b09      	ldr	r3, [pc, #36]	@ (8001abc <MX_OPAMP1_Init+0x48>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001a9c:	4b07      	ldr	r3, [pc, #28]	@ (8001abc <MX_OPAMP1_Init+0x48>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	619a      	str	r2, [r3, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001aa2:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <MX_OPAMP1_Init+0x48>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001aa8:	4804      	ldr	r0, [pc, #16]	@ (8001abc <MX_OPAMP1_Init+0x48>)
 8001aaa:	f004 ffbf 	bl	8006a2c <HAL_OPAMP_Init>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_OPAMP1_Init+0x44>
  {
    Error_Handler();
 8001ab4:	f7ff ffd7 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000410 	.word	0x20000410
 8001ac0:	40010300 	.word	0x40010300

08001ac4 <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8001ac8:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <MX_OPAMP2_Init+0x48>)
 8001aca:	4a11      	ldr	r2, [pc, #68]	@ (8001b10 <MX_OPAMP2_Init+0x4c>)
 8001acc:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001ace:	4b0f      	ldr	r3, [pc, #60]	@ (8001b0c <MX_OPAMP2_Init+0x48>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_STANDALONE_MODE;
 8001ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b0c <MX_OPAMP2_Init+0x48>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	609a      	str	r2, [r3, #8]
  hopamp2.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8001ada:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <MX_OPAMP2_Init+0x48>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	60da      	str	r2, [r3, #12]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <MX_OPAMP2_Init+0x48>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 8001ae6:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <MX_OPAMP2_Init+0x48>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001aec:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <MX_OPAMP2_Init+0x48>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	619a      	str	r2, [r3, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001af2:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <MX_OPAMP2_Init+0x48>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001af8:	4804      	ldr	r0, [pc, #16]	@ (8001b0c <MX_OPAMP2_Init+0x48>)
 8001afa:	f004 ff97 	bl	8006a2c <HAL_OPAMP_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_OPAMP2_Init+0x44>
  {
    Error_Handler();
 8001b04:	f7ff ffaf 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	2000044c 	.word	0x2000044c
 8001b10:	40010304 	.word	0x40010304

08001b14 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8001b18:	4b10      	ldr	r3, [pc, #64]	@ (8001b5c <MX_OPAMP3_Init+0x48>)
 8001b1a:	4a11      	ldr	r2, [pc, #68]	@ (8001b60 <MX_OPAMP3_Init+0x4c>)
 8001b1c:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b5c <MX_OPAMP3_Init+0x48>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_STANDALONE_MODE;
 8001b24:	4b0d      	ldr	r3, [pc, #52]	@ (8001b5c <MX_OPAMP3_Init+0x48>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	609a      	str	r2, [r3, #8]
  hopamp3.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8001b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b5c <MX_OPAMP3_Init+0x48>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	60da      	str	r2, [r3, #12]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001b30:	4b0a      	ldr	r3, [pc, #40]	@ (8001b5c <MX_OPAMP3_Init+0x48>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = DISABLE;
 8001b36:	4b09      	ldr	r3, [pc, #36]	@ (8001b5c <MX_OPAMP3_Init+0x48>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001b3c:	4b07      	ldr	r3, [pc, #28]	@ (8001b5c <MX_OPAMP3_Init+0x48>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	619a      	str	r2, [r3, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001b42:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <MX_OPAMP3_Init+0x48>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001b48:	4804      	ldr	r0, [pc, #16]	@ (8001b5c <MX_OPAMP3_Init+0x48>)
 8001b4a:	f004 ff6f 	bl	8006a2c <HAL_OPAMP_Init>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_OPAMP3_Init+0x44>
  {
    Error_Handler();
 8001b54:	f7ff ff87 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000488 	.word	0x20000488
 8001b60:	40010308 	.word	0x40010308

08001b64 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08a      	sub	sp, #40	@ 0x28
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b6c:	f107 0314 	add.w	r3, r7, #20
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a2e      	ldr	r2, [pc, #184]	@ (8001c3c <HAL_OPAMP_MspInit+0xd8>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d119      	bne.n	8001bba <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b86:	4b2e      	ldr	r3, [pc, #184]	@ (8001c40 <HAL_OPAMP_MspInit+0xdc>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001c40 <HAL_OPAMP_MspInit+0xdc>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b92:	4b2b      	ldr	r3, [pc, #172]	@ (8001c40 <HAL_OPAMP_MspInit+0xdc>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	613b      	str	r3, [r7, #16]
 8001b9c:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    PA3     ------> OPAMP1_VINM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001b9e:	230e      	movs	r3, #14
 8001ba0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001baa:	f107 0314 	add.w	r3, r7, #20
 8001bae:	4619      	mov	r1, r3
 8001bb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb4:	f004 fd88 	bl	80066c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8001bb8:	e03b      	b.n	8001c32 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a21      	ldr	r2, [pc, #132]	@ (8001c44 <HAL_OPAMP_MspInit+0xe0>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d119      	bne.n	8001bf8 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8001c40 <HAL_OPAMP_MspInit+0xdc>)
 8001bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c40 <HAL_OPAMP_MspInit+0xdc>)
 8001bca:	f043 0301 	orr.w	r3, r3, #1
 8001bce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c40 <HAL_OPAMP_MspInit+0xdc>)
 8001bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001bdc:	23e0      	movs	r3, #224	@ 0xe0
 8001bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001be0:	2303      	movs	r3, #3
 8001be2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	4619      	mov	r1, r3
 8001bee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bf2:	f004 fd69 	bl	80066c8 <HAL_GPIO_Init>
}
 8001bf6:	e01c      	b.n	8001c32 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a12      	ldr	r2, [pc, #72]	@ (8001c48 <HAL_OPAMP_MspInit+0xe4>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d117      	bne.n	8001c32 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c02:	4b0f      	ldr	r3, [pc, #60]	@ (8001c40 <HAL_OPAMP_MspInit+0xdc>)
 8001c04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c06:	4a0e      	ldr	r2, [pc, #56]	@ (8001c40 <HAL_OPAMP_MspInit+0xdc>)
 8001c08:	f043 0302 	orr.w	r3, r3, #2
 8001c0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c40 <HAL_OPAMP_MspInit+0xdc>)
 8001c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001c1a:	2307      	movs	r3, #7
 8001c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c26:	f107 0314 	add.w	r3, r7, #20
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4807      	ldr	r0, [pc, #28]	@ (8001c4c <HAL_OPAMP_MspInit+0xe8>)
 8001c2e:	f004 fd4b 	bl	80066c8 <HAL_GPIO_Init>
}
 8001c32:	bf00      	nop
 8001c34:	3728      	adds	r7, #40	@ 0x28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40010300 	.word	0x40010300
 8001c40:	40021000 	.word	0x40021000
 8001c44:	40010304 	.word	0x40010304
 8001c48:	40010308 	.word	0x40010308
 8001c4c:	48000400 	.word	0x48000400

08001c50 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001c54:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c56:	4a1c      	ldr	r2, [pc, #112]	@ (8001cc8 <MX_SPI1_Init+0x78>)
 8001c58:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c5c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c60:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c62:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001c68:	4b16      	ldr	r3, [pc, #88]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c6a:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001c6e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c70:	4b14      	ldr	r3, [pc, #80]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c76:	4b13      	ldr	r3, [pc, #76]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c78:	2201      	movs	r2, #1
 8001c7a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c82:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001c84:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c86:	2210      	movs	r2, #16
 8001c88:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c90:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c96:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001c9c:	4b09      	ldr	r3, [pc, #36]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001c9e:	2207      	movs	r2, #7
 8001ca0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ca2:	4b08      	ldr	r3, [pc, #32]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001ca8:	4b06      	ldr	r3, [pc, #24]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cae:	4805      	ldr	r0, [pc, #20]	@ (8001cc4 <MX_SPI1_Init+0x74>)
 8001cb0:	f005 ff90 	bl	8007bd4 <HAL_SPI_Init>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001cba:	f7ff fed4 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	200004c4 	.word	0x200004c4
 8001cc8:	40013000 	.word	0x40013000

08001ccc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	@ 0x28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a17      	ldr	r2, [pc, #92]	@ (8001d48 <HAL_SPI_MspInit+0x7c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d127      	bne.n	8001d3e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cee:	4b17      	ldr	r3, [pc, #92]	@ (8001d4c <HAL_SPI_MspInit+0x80>)
 8001cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cf2:	4a16      	ldr	r2, [pc, #88]	@ (8001d4c <HAL_SPI_MspInit+0x80>)
 8001cf4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cf8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cfa:	4b14      	ldr	r3, [pc, #80]	@ (8001d4c <HAL_SPI_MspInit+0x80>)
 8001cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d02:	613b      	str	r3, [r7, #16]
 8001d04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d06:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <HAL_SPI_MspInit+0x80>)
 8001d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0a:	4a10      	ldr	r2, [pc, #64]	@ (8001d4c <HAL_SPI_MspInit+0x80>)
 8001d0c:	f043 0302 	orr.w	r3, r3, #2
 8001d10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d12:	4b0e      	ldr	r3, [pc, #56]	@ (8001d4c <HAL_SPI_MspInit+0x80>)
 8001d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001d1e:	2338      	movs	r3, #56	@ 0x38
 8001d20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d22:	2302      	movs	r3, #2
 8001d24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d2e:	2305      	movs	r3, #5
 8001d30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d32:	f107 0314 	add.w	r3, r7, #20
 8001d36:	4619      	mov	r1, r3
 8001d38:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <HAL_SPI_MspInit+0x84>)
 8001d3a:	f004 fcc5 	bl	80066c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d3e:	bf00      	nop
 8001d40:	3728      	adds	r7, #40	@ 0x28
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40013000 	.word	0x40013000
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	48000400 	.word	0x48000400

08001d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <HAL_MspInit+0x44>)
 8001d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d5e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d98 <HAL_MspInit+0x44>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d66:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <HAL_MspInit+0x44>)
 8001d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	607b      	str	r3, [r7, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <HAL_MspInit+0x44>)
 8001d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d76:	4a08      	ldr	r2, [pc, #32]	@ (8001d98 <HAL_MspInit+0x44>)
 8001d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <HAL_MspInit+0x44>)
 8001d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d86:	603b      	str	r3, [r7, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001d8a:	f004 fff5 	bl	8006d78 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40021000 	.word	0x40021000

08001d9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <NMI_Handler+0x4>

08001da4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da8:	bf00      	nop
 8001daa:	e7fd      	b.n	8001da8 <HardFault_Handler+0x4>

08001dac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <MemManage_Handler+0x4>

08001db4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db8:	bf00      	nop
 8001dba:	e7fd      	b.n	8001db8 <BusFault_Handler+0x4>

08001dbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dc0:	bf00      	nop
 8001dc2:	e7fd      	b.n	8001dc0 <UsageFault_Handler+0x4>

08001dc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001df2:	f000 fcb3 	bl	800275c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001e00:	4802      	ldr	r0, [pc, #8]	@ (8001e0c <DMA1_Channel1_IRQHandler+0x10>)
 8001e02:	f004 f962 	bl	80060ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000658 	.word	0x20000658

08001e10 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001e14:	4802      	ldr	r0, [pc, #8]	@ (8001e20 <DMA1_Channel2_IRQHandler+0x10>)
 8001e16:	f004 f958 	bl	80060ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200006b8 	.word	0x200006b8

08001e24 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e28:	4803      	ldr	r0, [pc, #12]	@ (8001e38 <ADC1_2_IRQHandler+0x14>)
 8001e2a:	f001 f969 	bl	8003100 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001e2e:	4803      	ldr	r0, [pc, #12]	@ (8001e3c <ADC1_2_IRQHandler+0x18>)
 8001e30:	f001 f966 	bl	8003100 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e34:	bf00      	nop
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	20000298 	.word	0x20000298
 8001e3c:	20000304 	.word	0x20000304

08001e40 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e44:	4802      	ldr	r0, [pc, #8]	@ (8001e50 <USART3_IRQHandler+0x10>)
 8001e46:	f008 f9b5 	bl	800a1b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200005c4 	.word	0x200005c4

08001e54 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8001e58:	4802      	ldr	r0, [pc, #8]	@ (8001e64 <COMP1_2_3_IRQHandler+0x10>)
 8001e5a:	f003 fb89 	bl	8005570 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000374 	.word	0x20000374

08001e68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  return 1;
 8001e6c:	2301      	movs	r3, #1
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <_kill>:

int _kill(int pid, int sig)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e82:	f00d fe7d 	bl	800fb80 <__errno>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2216      	movs	r2, #22
 8001e8a:	601a      	str	r2, [r3, #0]
  return -1;
 8001e8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <_exit>:

void _exit (int status)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ea0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f7ff ffe7 	bl	8001e78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001eaa:	bf00      	nop
 8001eac:	e7fd      	b.n	8001eaa <_exit+0x12>

08001eae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b086      	sub	sp, #24
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	60f8      	str	r0, [r7, #12]
 8001eb6:	60b9      	str	r1, [r7, #8]
 8001eb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eba:	2300      	movs	r3, #0
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	e00a      	b.n	8001ed6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ec0:	f3af 8000 	nop.w
 8001ec4:	4601      	mov	r1, r0
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	1c5a      	adds	r2, r3, #1
 8001eca:	60ba      	str	r2, [r7, #8]
 8001ecc:	b2ca      	uxtb	r2, r1
 8001ece:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	617b      	str	r3, [r7, #20]
 8001ed6:	697a      	ldr	r2, [r7, #20]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	429a      	cmp	r2, r3
 8001edc:	dbf0      	blt.n	8001ec0 <_read+0x12>
  }

  return len;
 8001ede:	687b      	ldr	r3, [r7, #4]
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3718      	adds	r7, #24
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
 8001ef8:	e009      	b.n	8001f0e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	1c5a      	adds	r2, r3, #1
 8001efe:	60ba      	str	r2, [r7, #8]
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	dbf1      	blt.n	8001efa <_write+0x12>
  }
  return len;
 8001f16:	687b      	ldr	r3, [r7, #4]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3718      	adds	r7, #24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <_close>:

int _close(int file)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f48:	605a      	str	r2, [r3, #4]
  return 0;
 8001f4a:	2300      	movs	r3, #0
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <_isatty>:

int _isatty(int file)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f60:	2301      	movs	r3, #1
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b085      	sub	sp, #20
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	60f8      	str	r0, [r7, #12]
 8001f76:	60b9      	str	r1, [r7, #8]
 8001f78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f90:	4a14      	ldr	r2, [pc, #80]	@ (8001fe4 <_sbrk+0x5c>)
 8001f92:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <_sbrk+0x60>)
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f9c:	4b13      	ldr	r3, [pc, #76]	@ (8001fec <_sbrk+0x64>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d102      	bne.n	8001faa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fa4:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <_sbrk+0x64>)
 8001fa6:	4a12      	ldr	r2, [pc, #72]	@ (8001ff0 <_sbrk+0x68>)
 8001fa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001faa:	4b10      	ldr	r3, [pc, #64]	@ (8001fec <_sbrk+0x64>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d207      	bcs.n	8001fc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fb8:	f00d fde2 	bl	800fb80 <__errno>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc6:	e009      	b.n	8001fdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fc8:	4b08      	ldr	r3, [pc, #32]	@ (8001fec <_sbrk+0x64>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fce:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <_sbrk+0x64>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	4a05      	ldr	r2, [pc, #20]	@ (8001fec <_sbrk+0x64>)
 8001fd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fda:	68fb      	ldr	r3, [r7, #12]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20008000 	.word	0x20008000
 8001fe8:	00000400 	.word	0x00000400
 8001fec:	20000528 	.word	0x20000528
 8001ff0:	20000b18 	.word	0x20000b18

08001ff4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ff8:	4b06      	ldr	r3, [pc, #24]	@ (8002014 <SystemInit+0x20>)
 8001ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ffe:	4a05      	ldr	r2, [pc, #20]	@ (8002014 <SystemInit+0x20>)
 8002000:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002004:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b09e      	sub	sp, #120	@ 0x78
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800201e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	609a      	str	r2, [r3, #8]
 800202a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800202c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	605a      	str	r2, [r3, #4]
 8002036:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8002038:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002044:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
 8002054:	615a      	str	r2, [r3, #20]
 8002056:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002058:	463b      	mov	r3, r7
 800205a:	2234      	movs	r2, #52	@ 0x34
 800205c:	2100      	movs	r1, #0
 800205e:	4618      	mov	r0, r3
 8002060:	f00d fd2a 	bl	800fab8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002064:	4b64      	ldr	r3, [pc, #400]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 8002066:	4a65      	ldr	r2, [pc, #404]	@ (80021fc <MX_TIM1_Init+0x1e4>)
 8002068:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 800206a:	4b63      	ldr	r3, [pc, #396]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 800206c:	2200      	movs	r2, #0
 800206e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002070:	4b61      	ldr	r3, [pc, #388]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 8002072:	2220      	movs	r2, #32
 8002074:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999;
 8002076:	4b60      	ldr	r3, [pc, #384]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 8002078:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800207c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800207e:	4b5e      	ldr	r3, [pc, #376]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 8002080:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002084:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8002086:	4b5c      	ldr	r3, [pc, #368]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 8002088:	2201      	movs	r2, #1
 800208a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800208c:	4b5a      	ldr	r3, [pc, #360]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 800208e:	2200      	movs	r2, #0
 8002090:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002092:	4859      	ldr	r0, [pc, #356]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 8002094:	f006 f9de 	bl	8008454 <HAL_TIM_Base_Init>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800209e:	f7ff fce2 	bl	8001a66 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020a6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80020a8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80020ac:	4619      	mov	r1, r3
 80020ae:	4852      	ldr	r0, [pc, #328]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 80020b0:	f006 fd96 	bl	8008be0 <HAL_TIM_ConfigClockSource>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80020ba:	f7ff fcd4 	bl	8001a66 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020be:	484e      	ldr	r0, [pc, #312]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 80020c0:	f006 fa82 	bl	80085c8 <HAL_TIM_PWM_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80020ca:	f7ff fccc 	bl	8001a66 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80020ce:	2370      	movs	r3, #112	@ 0x70
 80020d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80020d2:	2300      	movs	r3, #0
 80020d4:	663b      	str	r3, [r7, #96]	@ 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020d6:	2300      	movs	r3, #0
 80020d8:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020da:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020de:	4619      	mov	r1, r3
 80020e0:	4845      	ldr	r0, [pc, #276]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 80020e2:	f007 fcfd 	bl	8009ae0 <HAL_TIMEx_MasterConfigSynchronization>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 80020ec:	f7ff fcbb 	bl	8001a66 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80020f0:	2302      	movs	r3, #2
 80020f2:	653b      	str	r3, [r7, #80]	@ 0x50
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80020f4:	2301      	movs	r3, #1
 80020f6:	657b      	str	r3, [r7, #84]	@ 0x54
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80020f8:	2300      	movs	r3, #0
 80020fa:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80020fc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002100:	461a      	mov	r2, r3
 8002102:	2101      	movs	r1, #1
 8002104:	483c      	ldr	r0, [pc, #240]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 8002106:	f007 fdf9 	bl	8009cfc <HAL_TIMEx_ConfigBreakInput>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002110:	f7ff fca9 	bl	8001a66 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002114:	2360      	movs	r3, #96	@ 0x60
 8002116:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800211c:	2300      	movs	r3, #0
 800211e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002120:	2300      	movs	r3, #0
 8002122:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002124:	2300      	movs	r3, #0
 8002126:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002128:	2300      	movs	r3, #0
 800212a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800212c:	2300      	movs	r3, #0
 800212e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002130:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002134:	2200      	movs	r2, #0
 8002136:	4619      	mov	r1, r3
 8002138:	482f      	ldr	r0, [pc, #188]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 800213a:	f006 fc3d 	bl	80089b8 <HAL_TIM_PWM_ConfigChannel>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8002144:	f7ff fc8f 	bl	8001a66 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002148:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800214c:	2204      	movs	r2, #4
 800214e:	4619      	mov	r1, r3
 8002150:	4829      	ldr	r0, [pc, #164]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 8002152:	f006 fc31 	bl	80089b8 <HAL_TIM_PWM_ConfigChannel>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 800215c:	f7ff fc83 	bl	8001a66 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002160:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002164:	2208      	movs	r2, #8
 8002166:	4619      	mov	r1, r3
 8002168:	4823      	ldr	r0, [pc, #140]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 800216a:	f006 fc25 	bl	80089b8 <HAL_TIM_PWM_ConfigChannel>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8002174:	f7ff fc77 	bl	8001a66 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002178:	2370      	movs	r3, #112	@ 0x70
 800217a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 7998;
 800217c:	f641 733e 	movw	r3, #7998	@ 0x1f3e
 8002180:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002182:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002186:	220c      	movs	r2, #12
 8002188:	4619      	mov	r1, r3
 800218a:	481b      	ldr	r0, [pc, #108]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 800218c:	f006 fc14 	bl	80089b8 <HAL_TIM_PWM_ConfigChannel>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <MX_TIM1_Init+0x182>
  {
    Error_Handler();
 8002196:	f7ff fc66 	bl	8001a66 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800219a:	2300      	movs	r3, #0
 800219c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800219e:	2300      	movs	r3, #0
 80021a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021a2:	2300      	movs	r3, #0
 80021a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 120;
 80021a6:	2378      	movs	r3, #120	@ 0x78
 80021a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80021aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021ae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021b4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 2;
 80021b6:	2302      	movs	r3, #2
 80021b8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80021ba:	2300      	movs	r3, #0
 80021bc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80021be:	2300      	movs	r3, #0
 80021c0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80021cc:	2300      	movs	r3, #0
 80021ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80021d4:	463b      	mov	r3, r7
 80021d6:	4619      	mov	r1, r3
 80021d8:	4807      	ldr	r0, [pc, #28]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 80021da:	f007 fd03 	bl	8009be4 <HAL_TIMEx_ConfigBreakDeadTime>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_TIM1_Init+0x1d0>
  {
    Error_Handler();
 80021e4:	f7ff fc3f 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021e8:	4803      	ldr	r0, [pc, #12]	@ (80021f8 <MX_TIM1_Init+0x1e0>)
 80021ea:	f000 f8c9 	bl	8002380 <HAL_TIM_MspPostInit>

}
 80021ee:	bf00      	nop
 80021f0:	3778      	adds	r7, #120	@ 0x78
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	2000052c 	.word	0x2000052c
 80021fc:	40012c00 	.word	0x40012c00

08002200 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	@ 0x30
 8002204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002206:	f107 0320 	add.w	r3, r7, #32
 800220a:	2200      	movs	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	605a      	str	r2, [r3, #4]
 8002210:	609a      	str	r2, [r3, #8]
 8002212:	60da      	str	r2, [r3, #12]
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8002214:	f107 0310 	add.w	r3, r7, #16
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002222:	1d3b      	adds	r3, r7, #4
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800222c:	4b26      	ldr	r3, [pc, #152]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 800222e:	4a27      	ldr	r2, [pc, #156]	@ (80022cc <MX_TIM4_Init+0xcc>)
 8002230:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 8002232:	4b25      	ldr	r3, [pc, #148]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 8002234:	220f      	movs	r2, #15
 8002236:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002238:	4b23      	ldr	r3, [pc, #140]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 800223a:	2200      	movs	r2, #0
 800223c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800223e:	4b22      	ldr	r3, [pc, #136]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 8002240:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002244:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002246:	4b20      	ldr	r3, [pc, #128]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 8002248:	2200      	movs	r2, #0
 800224a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800224c:	4b1e      	ldr	r3, [pc, #120]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 800224e:	2200      	movs	r2, #0
 8002250:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002252:	481d      	ldr	r0, [pc, #116]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 8002254:	f006 f8fe 	bl	8008454 <HAL_TIM_Base_Init>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 800225e:	f7ff fc02 	bl	8001a66 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002262:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002266:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002268:	f107 0320 	add.w	r3, r7, #32
 800226c:	4619      	mov	r1, r3
 800226e:	4816      	ldr	r0, [pc, #88]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 8002270:	f006 fcb6 	bl	8008be0 <HAL_TIM_ConfigClockSource>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800227a:	f7ff fbf4 	bl	8001a66 <Error_Handler>
  }
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800227e:	2300      	movs	r3, #0
 8002280:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 10;
 8002286:	230a      	movs	r3, #10
 8002288:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 5;
 800228a:	2305      	movs	r3, #5
 800228c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim4, &sConfig) != HAL_OK)
 800228e:	f107 0310 	add.w	r3, r7, #16
 8002292:	4619      	mov	r1, r3
 8002294:	480c      	ldr	r0, [pc, #48]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 8002296:	f007 fa58 	bl	800974a <HAL_TIMEx_HallSensor_Init>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_TIM4_Init+0xa4>
  {
    Error_Handler();
 80022a0:	f7ff fbe1 	bl	8001a66 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80022a4:	2350      	movs	r3, #80	@ 0x50
 80022a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022ac:	1d3b      	adds	r3, r7, #4
 80022ae:	4619      	mov	r1, r3
 80022b0:	4805      	ldr	r0, [pc, #20]	@ (80022c8 <MX_TIM4_Init+0xc8>)
 80022b2:	f007 fc15 	bl	8009ae0 <HAL_TIMEx_MasterConfigSynchronization>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 80022bc:	f7ff fbd3 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80022c0:	bf00      	nop
 80022c2:	3730      	adds	r7, #48	@ 0x30
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	20000578 	.word	0x20000578
 80022cc:	40000800 	.word	0x40000800

080022d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08a      	sub	sp, #40	@ 0x28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 0314 	add.w	r3, r7, #20
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a20      	ldr	r2, [pc, #128]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d10c      	bne.n	800230c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022f2:	4b20      	ldr	r3, [pc, #128]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 80022f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022f6:	4a1f      	ldr	r2, [pc, #124]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 80022f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80022fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 8002300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002302:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800230a:	e02d      	b.n	8002368 <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM4)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a19      	ldr	r2, [pc, #100]	@ (8002378 <HAL_TIM_Base_MspInit+0xa8>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d128      	bne.n	8002368 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002316:	4b17      	ldr	r3, [pc, #92]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 8002318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231a:	4a16      	ldr	r2, [pc, #88]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 800231c:	f043 0304 	orr.w	r3, r3, #4
 8002320:	6593      	str	r3, [r2, #88]	@ 0x58
 8002322:	4b14      	ldr	r3, [pc, #80]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 8002324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800232e:	4b11      	ldr	r3, [pc, #68]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 8002330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002332:	4a10      	ldr	r2, [pc, #64]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 8002334:	f043 0302 	orr.w	r3, r3, #2
 8002338:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800233a:	4b0e      	ldr	r3, [pc, #56]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 800233c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	60bb      	str	r3, [r7, #8]
 8002344:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002346:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800234a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234c:	2302      	movs	r3, #2
 800234e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002354:	2300      	movs	r3, #0
 8002356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002358:	2302      	movs	r3, #2
 800235a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	4619      	mov	r1, r3
 8002362:	4806      	ldr	r0, [pc, #24]	@ (800237c <HAL_TIM_Base_MspInit+0xac>)
 8002364:	f004 f9b0 	bl	80066c8 <HAL_GPIO_Init>
}
 8002368:	bf00      	nop
 800236a:	3728      	adds	r7, #40	@ 0x28
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	40012c00 	.word	0x40012c00
 8002374:	40021000 	.word	0x40021000
 8002378:	40000800 	.word	0x40000800
 800237c:	48000400 	.word	0x48000400

08002380 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08a      	sub	sp, #40	@ 0x28
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	60da      	str	r2, [r3, #12]
 8002396:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a29      	ldr	r2, [pc, #164]	@ (8002444 <HAL_TIM_MspPostInit+0xc4>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d14b      	bne.n	800243a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a2:	4b29      	ldr	r3, [pc, #164]	@ (8002448 <HAL_TIM_MspPostInit+0xc8>)
 80023a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a6:	4a28      	ldr	r2, [pc, #160]	@ (8002448 <HAL_TIM_MspPostInit+0xc8>)
 80023a8:	f043 0302 	orr.w	r3, r3, #2
 80023ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ae:	4b26      	ldr	r3, [pc, #152]	@ (8002448 <HAL_TIM_MspPostInit+0xc8>)
 80023b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	613b      	str	r3, [r7, #16]
 80023b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ba:	4b23      	ldr	r3, [pc, #140]	@ (8002448 <HAL_TIM_MspPostInit+0xc8>)
 80023bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023be:	4a22      	ldr	r2, [pc, #136]	@ (8002448 <HAL_TIM_MspPostInit+0xc8>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023c6:	4b20      	ldr	r3, [pc, #128]	@ (8002448 <HAL_TIM_MspPostInit+0xc8>)
 80023c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80023d2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80023d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d8:	2302      	movs	r3, #2
 80023da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e0:	2300      	movs	r3, #0
 80023e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80023e4:	2306      	movs	r3, #6
 80023e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e8:	f107 0314 	add.w	r3, r7, #20
 80023ec:	4619      	mov	r1, r3
 80023ee:	4817      	ldr	r0, [pc, #92]	@ (800244c <HAL_TIM_MspPostInit+0xcc>)
 80023f0:	f004 f96a 	bl	80066c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fa:	2302      	movs	r3, #2
 80023fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002402:	2300      	movs	r3, #0
 8002404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002406:	2304      	movs	r3, #4
 8002408:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240a:	f107 0314 	add.w	r3, r7, #20
 800240e:	4619      	mov	r1, r3
 8002410:	480e      	ldr	r0, [pc, #56]	@ (800244c <HAL_TIM_MspPostInit+0xcc>)
 8002412:	f004 f959 	bl	80066c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002416:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800241a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241c:	2302      	movs	r3, #2
 800241e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002424:	2300      	movs	r3, #0
 8002426:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002428:	2306      	movs	r3, #6
 800242a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242c:	f107 0314 	add.w	r3, r7, #20
 8002430:	4619      	mov	r1, r3
 8002432:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002436:	f004 f947 	bl	80066c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800243a:	bf00      	nop
 800243c:	3728      	adds	r7, #40	@ 0x28
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40012c00 	.word	0x40012c00
 8002448:	40021000 	.word	0x40021000
 800244c:	48000400 	.word	0x48000400

08002450 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002454:	4b22      	ldr	r3, [pc, #136]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 8002456:	4a23      	ldr	r2, [pc, #140]	@ (80024e4 <MX_USART3_UART_Init+0x94>)
 8002458:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 800245a:	4b21      	ldr	r3, [pc, #132]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 800245c:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002460:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002462:	4b1f      	ldr	r3, [pc, #124]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 8002464:	2200      	movs	r2, #0
 8002466:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002468:	4b1d      	ldr	r3, [pc, #116]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 800246a:	2200      	movs	r2, #0
 800246c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800246e:	4b1c      	ldr	r3, [pc, #112]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 8002470:	2200      	movs	r2, #0
 8002472:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002474:	4b1a      	ldr	r3, [pc, #104]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 8002476:	220c      	movs	r2, #12
 8002478:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800247a:	4b19      	ldr	r3, [pc, #100]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 800247c:	2200      	movs	r2, #0
 800247e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002480:	4b17      	ldr	r3, [pc, #92]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 8002482:	2200      	movs	r2, #0
 8002484:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002486:	4b16      	ldr	r3, [pc, #88]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 8002488:	2200      	movs	r2, #0
 800248a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800248c:	4b14      	ldr	r3, [pc, #80]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 800248e:	2200      	movs	r2, #0
 8002490:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002492:	4b13      	ldr	r3, [pc, #76]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 8002494:	2200      	movs	r2, #0
 8002496:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002498:	4811      	ldr	r0, [pc, #68]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 800249a:	f007 fd2c 	bl	8009ef6 <HAL_UART_Init>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80024a4:	f7ff fadf 	bl	8001a66 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024a8:	2100      	movs	r1, #0
 80024aa:	480d      	ldr	r0, [pc, #52]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 80024ac:	f009 f993 	bl	800b7d6 <HAL_UARTEx_SetTxFifoThreshold>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80024b6:	f7ff fad6 	bl	8001a66 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024ba:	2100      	movs	r1, #0
 80024bc:	4808      	ldr	r0, [pc, #32]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 80024be:	f009 f9c8 	bl	800b852 <HAL_UARTEx_SetRxFifoThreshold>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80024c8:	f7ff facd 	bl	8001a66 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80024cc:	4804      	ldr	r0, [pc, #16]	@ (80024e0 <MX_USART3_UART_Init+0x90>)
 80024ce:	f009 f949 	bl	800b764 <HAL_UARTEx_DisableFifoMode>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80024d8:	f7ff fac5 	bl	8001a66 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024dc:	bf00      	nop
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	200005c4 	.word	0x200005c4
 80024e4:	40004800 	.word	0x40004800

080024e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b09a      	sub	sp, #104	@ 0x68
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	605a      	str	r2, [r3, #4]
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	60da      	str	r2, [r3, #12]
 80024fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002500:	f107 0310 	add.w	r3, r7, #16
 8002504:	2244      	movs	r2, #68	@ 0x44
 8002506:	2100      	movs	r1, #0
 8002508:	4618      	mov	r0, r3
 800250a:	f00d fad5 	bl	800fab8 <memset>
  if(uartHandle->Instance==USART3)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a4d      	ldr	r2, [pc, #308]	@ (8002648 <HAL_UART_MspInit+0x160>)
 8002514:	4293      	cmp	r3, r2
 8002516:	f040 8092 	bne.w	800263e <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800251a:	2304      	movs	r3, #4
 800251c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800251e:	2300      	movs	r3, #0
 8002520:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002522:	f107 0310 	add.w	r3, r7, #16
 8002526:	4618      	mov	r0, r3
 8002528:	f005 f964 	bl	80077f4 <HAL_RCCEx_PeriphCLKConfig>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002532:	f7ff fa98 	bl	8001a66 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002536:	4b45      	ldr	r3, [pc, #276]	@ (800264c <HAL_UART_MspInit+0x164>)
 8002538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800253a:	4a44      	ldr	r2, [pc, #272]	@ (800264c <HAL_UART_MspInit+0x164>)
 800253c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002540:	6593      	str	r3, [r2, #88]	@ 0x58
 8002542:	4b42      	ldr	r3, [pc, #264]	@ (800264c <HAL_UART_MspInit+0x164>)
 8002544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002546:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800254e:	4b3f      	ldr	r3, [pc, #252]	@ (800264c <HAL_UART_MspInit+0x164>)
 8002550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002552:	4a3e      	ldr	r2, [pc, #248]	@ (800264c <HAL_UART_MspInit+0x164>)
 8002554:	f043 0302 	orr.w	r3, r3, #2
 8002558:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800255a:	4b3c      	ldr	r3, [pc, #240]	@ (800264c <HAL_UART_MspInit+0x164>)
 800255c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	60bb      	str	r3, [r7, #8]
 8002564:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002566:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800256a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800256c:	2302      	movs	r3, #2
 800256e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002570:	2300      	movs	r3, #0
 8002572:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002574:	2300      	movs	r3, #0
 8002576:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002578:	2307      	movs	r3, #7
 800257a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800257c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002580:	4619      	mov	r1, r3
 8002582:	4833      	ldr	r0, [pc, #204]	@ (8002650 <HAL_UART_MspInit+0x168>)
 8002584:	f004 f8a0 	bl	80066c8 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel1;
 8002588:	4b32      	ldr	r3, [pc, #200]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 800258a:	4a33      	ldr	r2, [pc, #204]	@ (8002658 <HAL_UART_MspInit+0x170>)
 800258c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800258e:	4b31      	ldr	r3, [pc, #196]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 8002590:	221d      	movs	r2, #29
 8002592:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002594:	4b2f      	ldr	r3, [pc, #188]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 8002596:	2210      	movs	r2, #16
 8002598:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800259a:	4b2e      	ldr	r3, [pc, #184]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 800259c:	2200      	movs	r2, #0
 800259e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025a0:	4b2c      	ldr	r3, [pc, #176]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 80025a2:	2280      	movs	r2, #128	@ 0x80
 80025a4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025ac:	4b29      	ldr	r3, [pc, #164]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80025b2:	4b28      	ldr	r3, [pc, #160]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025b8:	4b26      	ldr	r3, [pc, #152]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80025be:	4825      	ldr	r0, [pc, #148]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 80025c0:	f003 fba0 	bl	8005d04 <HAL_DMA_Init>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80025ca:	f7ff fa4c 	bl	8001a66 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a20      	ldr	r2, [pc, #128]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 80025d2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80025d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002654 <HAL_UART_MspInit+0x16c>)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel2;
 80025da:	4b20      	ldr	r3, [pc, #128]	@ (800265c <HAL_UART_MspInit+0x174>)
 80025dc:	4a20      	ldr	r2, [pc, #128]	@ (8002660 <HAL_UART_MspInit+0x178>)
 80025de:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80025e0:	4b1e      	ldr	r3, [pc, #120]	@ (800265c <HAL_UART_MspInit+0x174>)
 80025e2:	221c      	movs	r2, #28
 80025e4:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025e6:	4b1d      	ldr	r3, [pc, #116]	@ (800265c <HAL_UART_MspInit+0x174>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ec:	4b1b      	ldr	r3, [pc, #108]	@ (800265c <HAL_UART_MspInit+0x174>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025f2:	4b1a      	ldr	r3, [pc, #104]	@ (800265c <HAL_UART_MspInit+0x174>)
 80025f4:	2280      	movs	r2, #128	@ 0x80
 80025f6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025f8:	4b18      	ldr	r3, [pc, #96]	@ (800265c <HAL_UART_MspInit+0x174>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025fe:	4b17      	ldr	r3, [pc, #92]	@ (800265c <HAL_UART_MspInit+0x174>)
 8002600:	2200      	movs	r2, #0
 8002602:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002604:	4b15      	ldr	r3, [pc, #84]	@ (800265c <HAL_UART_MspInit+0x174>)
 8002606:	2200      	movs	r2, #0
 8002608:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800260a:	4b14      	ldr	r3, [pc, #80]	@ (800265c <HAL_UART_MspInit+0x174>)
 800260c:	2200      	movs	r2, #0
 800260e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002610:	4812      	ldr	r0, [pc, #72]	@ (800265c <HAL_UART_MspInit+0x174>)
 8002612:	f003 fb77 	bl	8005d04 <HAL_DMA_Init>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 800261c:	f7ff fa23 	bl	8001a66 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a0e      	ldr	r2, [pc, #56]	@ (800265c <HAL_UART_MspInit+0x174>)
 8002624:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002628:	4a0c      	ldr	r2, [pc, #48]	@ (800265c <HAL_UART_MspInit+0x174>)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800262e:	2200      	movs	r2, #0
 8002630:	2101      	movs	r1, #1
 8002632:	2027      	movs	r0, #39	@ 0x27
 8002634:	f003 f8bd 	bl	80057b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002638:	2027      	movs	r0, #39	@ 0x27
 800263a:	f003 f8d4 	bl	80057e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800263e:	bf00      	nop
 8002640:	3768      	adds	r7, #104	@ 0x68
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40004800 	.word	0x40004800
 800264c:	40021000 	.word	0x40021000
 8002650:	48000400 	.word	0x48000400
 8002654:	20000658 	.word	0x20000658
 8002658:	40020008 	.word	0x40020008
 800265c:	200006b8 	.word	0x200006b8
 8002660:	4002001c 	.word	0x4002001c

08002664 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002664:	480d      	ldr	r0, [pc, #52]	@ (800269c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002666:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002668:	f7ff fcc4 	bl	8001ff4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800266c:	480c      	ldr	r0, [pc, #48]	@ (80026a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800266e:	490d      	ldr	r1, [pc, #52]	@ (80026a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002670:	4a0d      	ldr	r2, [pc, #52]	@ (80026a8 <LoopForever+0xe>)
  movs r3, #0
 8002672:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002674:	e002      	b.n	800267c <LoopCopyDataInit>

08002676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800267a:	3304      	adds	r3, #4

0800267c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800267c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800267e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002680:	d3f9      	bcc.n	8002676 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002682:	4a0a      	ldr	r2, [pc, #40]	@ (80026ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8002684:	4c0a      	ldr	r4, [pc, #40]	@ (80026b0 <LoopForever+0x16>)
  movs r3, #0
 8002686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002688:	e001      	b.n	800268e <LoopFillZerobss>

0800268a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800268a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800268c:	3204      	adds	r2, #4

0800268e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800268e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002690:	d3fb      	bcc.n	800268a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002692:	f00d fa7b 	bl	800fb8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002696:	f7ff f90d 	bl	80018b4 <main>

0800269a <LoopForever>:

LoopForever:
    b LoopForever
 800269a:	e7fe      	b.n	800269a <LoopForever>
  ldr   r0, =_estack
 800269c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80026a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026a4:	2000027c 	.word	0x2000027c
  ldr r2, =_sidata
 80026a8:	08012e88 	.word	0x08012e88
  ldr r2, =_sbss
 80026ac:	2000027c 	.word	0x2000027c
  ldr r4, =_ebss
 80026b0:	20000b14 	.word	0x20000b14

080026b4 <COMP4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026b4:	e7fe      	b.n	80026b4 <COMP4_IRQHandler>

080026b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026bc:	2300      	movs	r3, #0
 80026be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c0:	2003      	movs	r0, #3
 80026c2:	f003 f86b 	bl	800579c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026c6:	200f      	movs	r0, #15
 80026c8:	f000 f80e 	bl	80026e8 <HAL_InitTick>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d002      	beq.n	80026d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	71fb      	strb	r3, [r7, #7]
 80026d6:	e001      	b.n	80026dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026d8:	f7ff fb3c 	bl	8001d54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026dc:	79fb      	ldrb	r3, [r7, #7]

}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
	...

080026e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026f0:	2300      	movs	r3, #0
 80026f2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80026f4:	4b16      	ldr	r3, [pc, #88]	@ (8002750 <HAL_InitTick+0x68>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d022      	beq.n	8002742 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80026fc:	4b15      	ldr	r3, [pc, #84]	@ (8002754 <HAL_InitTick+0x6c>)
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	4b13      	ldr	r3, [pc, #76]	@ (8002750 <HAL_InitTick+0x68>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002708:	fbb1 f3f3 	udiv	r3, r1, r3
 800270c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002710:	4618      	mov	r0, r3
 8002712:	f003 f876 	bl	8005802 <HAL_SYSTICK_Config>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10f      	bne.n	800273c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2b0f      	cmp	r3, #15
 8002720:	d809      	bhi.n	8002736 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002722:	2200      	movs	r2, #0
 8002724:	6879      	ldr	r1, [r7, #4]
 8002726:	f04f 30ff 	mov.w	r0, #4294967295
 800272a:	f003 f842 	bl	80057b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800272e:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <HAL_InitTick+0x70>)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6013      	str	r3, [r2, #0]
 8002734:	e007      	b.n	8002746 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	73fb      	strb	r3, [r7, #15]
 800273a:	e004      	b.n	8002746 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	73fb      	strb	r3, [r7, #15]
 8002740:	e001      	b.n	8002746 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002746:	7bfb      	ldrb	r3, [r7, #15]
}
 8002748:	4618      	mov	r0, r3
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	20000008 	.word	0x20000008
 8002754:	20000000 	.word	0x20000000
 8002758:	20000004 	.word	0x20000004

0800275c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002760:	4b05      	ldr	r3, [pc, #20]	@ (8002778 <HAL_IncTick+0x1c>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <HAL_IncTick+0x20>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4413      	add	r3, r2
 800276a:	4a03      	ldr	r2, [pc, #12]	@ (8002778 <HAL_IncTick+0x1c>)
 800276c:	6013      	str	r3, [r2, #0]
}
 800276e:	bf00      	nop
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	20000718 	.word	0x20000718
 800277c:	20000008 	.word	0x20000008

08002780 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  return uwTick;
 8002784:	4b03      	ldr	r3, [pc, #12]	@ (8002794 <HAL_GetTick+0x14>)
 8002786:	681b      	ldr	r3, [r3, #0]
}
 8002788:	4618      	mov	r0, r3
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	20000718 	.word	0x20000718

08002798 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	431a      	orrs	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	609a      	str	r2, [r3, #8]
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
 80027c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	431a      	orrs	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	609a      	str	r2, [r3, #8]
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002800:	b480      	push	{r7}
 8002802:	b087      	sub	sp, #28
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
 800280c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	3360      	adds	r3, #96	@ 0x60
 8002812:	461a      	mov	r2, r3
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <LL_ADC_SetOffset+0x44>)
 8002822:	4013      	ands	r3, r2
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	430a      	orrs	r2, r1
 800282e:	4313      	orrs	r3, r2
 8002830:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002838:	bf00      	nop
 800283a:	371c      	adds	r7, #28
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	03fff000 	.word	0x03fff000

08002848 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3360      	adds	r3, #96	@ 0x60
 8002856:	461a      	mov	r2, r3
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002868:	4618      	mov	r0, r3
 800286a:	3714      	adds	r7, #20
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002874:	b480      	push	{r7}
 8002876:	b087      	sub	sp, #28
 8002878:	af00      	add	r7, sp, #0
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	60b9      	str	r1, [r7, #8]
 800287e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	3360      	adds	r3, #96	@ 0x60
 8002884:	461a      	mov	r2, r3
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	431a      	orrs	r2, r3
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800289e:	bf00      	nop
 80028a0:	371c      	adds	r7, #28
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b087      	sub	sp, #28
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	60f8      	str	r0, [r7, #12]
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	3360      	adds	r3, #96	@ 0x60
 80028ba:	461a      	mov	r2, r3
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4413      	add	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	431a      	orrs	r2, r3
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80028d4:	bf00      	nop
 80028d6:	371c      	adds	r7, #28
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b087      	sub	sp, #28
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	3360      	adds	r3, #96	@ 0x60
 80028f0:	461a      	mov	r2, r3
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	4413      	add	r3, r2
 80028f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	431a      	orrs	r2, r3
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800290a:	bf00      	nop
 800290c:	371c      	adds	r7, #28
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002916:	b480      	push	{r7}
 8002918:	b083      	sub	sp, #12
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
 800291e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	695b      	ldr	r3, [r3, #20]
 8002924:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	431a      	orrs	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	615a      	str	r2, [r3, #20]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800294c:	2b00      	cmp	r3, #0
 800294e:	d101      	bne.n	8002954 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002950:	2301      	movs	r3, #1
 8002952:	e000      	b.n	8002956 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002962:	b480      	push	{r7}
 8002964:	b087      	sub	sp, #28
 8002966:	af00      	add	r7, sp, #0
 8002968:	60f8      	str	r0, [r7, #12]
 800296a:	60b9      	str	r1, [r7, #8]
 800296c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	3330      	adds	r3, #48	@ 0x30
 8002972:	461a      	mov	r2, r3
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	0a1b      	lsrs	r3, r3, #8
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	4413      	add	r3, r2
 8002980:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	f003 031f 	and.w	r3, r3, #31
 800298c:	211f      	movs	r1, #31
 800298e:	fa01 f303 	lsl.w	r3, r1, r3
 8002992:	43db      	mvns	r3, r3
 8002994:	401a      	ands	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	0e9b      	lsrs	r3, r3, #26
 800299a:	f003 011f 	and.w	r1, r3, #31
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	f003 031f 	and.w	r3, r3, #31
 80029a4:	fa01 f303 	lsl.w	r3, r1, r3
 80029a8:	431a      	orrs	r2, r3
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80029ae:	bf00      	nop
 80029b0:	371c      	adds	r7, #28
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80029ce:	2301      	movs	r3, #1
 80029d0:	e000      	b.n	80029d4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b087      	sub	sp, #28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	3314      	adds	r3, #20
 80029f0:	461a      	mov	r2, r3
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	0e5b      	lsrs	r3, r3, #25
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	f003 0304 	and.w	r3, r3, #4
 80029fc:	4413      	add	r3, r2
 80029fe:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	0d1b      	lsrs	r3, r3, #20
 8002a08:	f003 031f 	and.w	r3, r3, #31
 8002a0c:	2107      	movs	r1, #7
 8002a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a12:	43db      	mvns	r3, r3
 8002a14:	401a      	ands	r2, r3
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	0d1b      	lsrs	r3, r3, #20
 8002a1a:	f003 031f 	and.w	r3, r3, #31
 8002a1e:	6879      	ldr	r1, [r7, #4]
 8002a20:	fa01 f303 	lsl.w	r3, r1, r3
 8002a24:	431a      	orrs	r2, r3
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002a2a:	bf00      	nop
 8002a2c:	371c      	adds	r7, #28
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
	...

08002a38 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a50:	43db      	mvns	r3, r3
 8002a52:	401a      	ands	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f003 0318 	and.w	r3, r3, #24
 8002a5a:	4908      	ldr	r1, [pc, #32]	@ (8002a7c <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a5c:	40d9      	lsrs	r1, r3
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	400b      	ands	r3, r1
 8002a62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a66:	431a      	orrs	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002a6e:	bf00      	nop
 8002a70:	3714      	adds	r7, #20
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	0007ffff 	.word	0x0007ffff

08002a80 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 031f 	and.w	r3, r3, #31
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002ac8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	6093      	str	r3, [r2, #8]
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002aec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002af0:	d101      	bne.n	8002af6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002b14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b18:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b40:	d101      	bne.n	8002b46 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002b42:	2301      	movs	r3, #1
 8002b44:	e000      	b.n	8002b48 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b68:	f043 0201 	orr.w	r2, r3, #1
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b90:	f043 0202 	orr.w	r2, r3, #2
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f003 0301 	and.w	r3, r3, #1
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d101      	bne.n	8002bbc <LL_ADC_IsEnabled+0x18>
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e000      	b.n	8002bbe <LL_ADC_IsEnabled+0x1a>
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr

08002bca <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	b083      	sub	sp, #12
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d101      	bne.n	8002be2 <LL_ADC_IsDisableOngoing+0x18>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <LL_ADC_IsDisableOngoing+0x1a>
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c04:	f043 0204 	orr.w	r2, r3, #4
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d101      	bne.n	8002c30 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e000      	b.n	8002c32 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr

08002c3e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f003 0308 	and.w	r3, r3, #8
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d101      	bne.n	8002c56 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c52:	2301      	movs	r3, #1
 8002c54:	e000      	b.n	8002c58 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c64:	b590      	push	{r4, r7, lr}
 8002c66:	b089      	sub	sp, #36	@ 0x24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e167      	b.n	8002f4e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d109      	bne.n	8002ca0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f7fe fb23 	bl	80012d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff ff19 	bl	8002adc <LL_ADC_IsDeepPowerDownEnabled>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d004      	beq.n	8002cba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7ff feff 	bl	8002ab8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff ff34 	bl	8002b2c <LL_ADC_IsInternalRegulatorEnabled>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d115      	bne.n	8002cf6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff ff18 	bl	8002b04 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cd4:	4ba0      	ldr	r3, [pc, #640]	@ (8002f58 <HAL_ADC_Init+0x2f4>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	099b      	lsrs	r3, r3, #6
 8002cda:	4aa0      	ldr	r2, [pc, #640]	@ (8002f5c <HAL_ADC_Init+0x2f8>)
 8002cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce0:	099b      	lsrs	r3, r3, #6
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ce8:	e002      	b.n	8002cf0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	3b01      	subs	r3, #1
 8002cee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1f9      	bne.n	8002cea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff ff16 	bl	8002b2c <LL_ADC_IsInternalRegulatorEnabled>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d10d      	bne.n	8002d22 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0a:	f043 0210 	orr.w	r2, r3, #16
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d16:	f043 0201 	orr.w	r2, r3, #1
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff ff76 	bl	8002c18 <LL_ADC_REG_IsConversionOngoing>
 8002d2c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d32:	f003 0310 	and.w	r3, r3, #16
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f040 8100 	bne.w	8002f3c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f040 80fc 	bne.w	8002f3c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d48:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002d4c:	f043 0202 	orr.w	r2, r3, #2
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff ff23 	bl	8002ba4 <LL_ADC_IsEnabled>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d111      	bne.n	8002d88 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d64:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002d68:	f7ff ff1c 	bl	8002ba4 <LL_ADC_IsEnabled>
 8002d6c:	4604      	mov	r4, r0
 8002d6e:	487c      	ldr	r0, [pc, #496]	@ (8002f60 <HAL_ADC_Init+0x2fc>)
 8002d70:	f7ff ff18 	bl	8002ba4 <LL_ADC_IsEnabled>
 8002d74:	4603      	mov	r3, r0
 8002d76:	4323      	orrs	r3, r4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d105      	bne.n	8002d88 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	4619      	mov	r1, r3
 8002d82:	4878      	ldr	r0, [pc, #480]	@ (8002f64 <HAL_ADC_Init+0x300>)
 8002d84:	f7ff fd08 	bl	8002798 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	7f5b      	ldrb	r3, [r3, #29]
 8002d8c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d92:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002d98:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002d9e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002da6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002da8:	4313      	orrs	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d106      	bne.n	8002dc4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	045b      	lsls	r3, r3, #17
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d009      	beq.n	8002de0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68da      	ldr	r2, [r3, #12]
 8002de6:	4b60      	ldr	r3, [pc, #384]	@ (8002f68 <HAL_ADC_Init+0x304>)
 8002de8:	4013      	ands	r3, r2
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6812      	ldr	r2, [r2, #0]
 8002dee:	69b9      	ldr	r1, [r7, #24]
 8002df0:	430b      	orrs	r3, r1
 8002df2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff ff15 	bl	8002c3e <LL_ADC_INJ_IsConversionOngoing>
 8002e14:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d16d      	bne.n	8002ef8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d16a      	bne.n	8002ef8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e26:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e2e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e30:	4313      	orrs	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e3e:	f023 0302 	bic.w	r3, r3, #2
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	69b9      	ldr	r1, [r7, #24]
 8002e48:	430b      	orrs	r3, r1
 8002e4a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d017      	beq.n	8002e84 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	691a      	ldr	r2, [r3, #16]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002e62:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002e6c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002e70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	6911      	ldr	r1, [r2, #16]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	430b      	orrs	r3, r1
 8002e7e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002e82:	e013      	b.n	8002eac <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	691a      	ldr	r2, [r3, #16]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002e92:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	6812      	ldr	r2, [r2, #0]
 8002ea0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002ea4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ea8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d118      	bne.n	8002ee8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002ec0:	f023 0304 	bic.w	r3, r3, #4
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002ecc:	4311      	orrs	r1, r2
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ed2:	4311      	orrs	r1, r2
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f042 0201 	orr.w	r2, r2, #1
 8002ee4:	611a      	str	r2, [r3, #16]
 8002ee6:	e007      	b.n	8002ef8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	691a      	ldr	r2, [r3, #16]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0201 	bic.w	r2, r2, #1
 8002ef6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	695b      	ldr	r3, [r3, #20]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d10c      	bne.n	8002f1a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f06:	f023 010f 	bic.w	r1, r3, #15
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	1e5a      	subs	r2, r3, #1
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f18:	e007      	b.n	8002f2a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 020f 	bic.w	r2, r2, #15
 8002f28:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2e:	f023 0303 	bic.w	r3, r3, #3
 8002f32:	f043 0201 	orr.w	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f3a:	e007      	b.n	8002f4c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f40:	f043 0210 	orr.w	r2, r3, #16
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3724      	adds	r7, #36	@ 0x24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd90      	pop	{r4, r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000000 	.word	0x20000000
 8002f5c:	053e2d63 	.word	0x053e2d63
 8002f60:	50000100 	.word	0x50000100
 8002f64:	50000300 	.word	0x50000300
 8002f68:	fff04007 	.word	0xfff04007

08002f6c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f74:	4859      	ldr	r0, [pc, #356]	@ (80030dc <HAL_ADC_Start+0x170>)
 8002f76:	f7ff fd83 	bl	8002a80 <LL_ADC_GetMultimode>
 8002f7a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fe49 	bl	8002c18 <LL_ADC_REG_IsConversionOngoing>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f040 809f 	bne.w	80030cc <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d101      	bne.n	8002f9c <HAL_ADC_Start+0x30>
 8002f98:	2302      	movs	r3, #2
 8002f9a:	e09a      	b.n	80030d2 <HAL_ADC_Start+0x166>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f000 fed3 	bl	8003d50 <ADC_Enable>
 8002faa:	4603      	mov	r3, r0
 8002fac:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002fae:	7dfb      	ldrb	r3, [r7, #23]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	f040 8086 	bne.w	80030c2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002fbe:	f023 0301 	bic.w	r3, r3, #1
 8002fc2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a44      	ldr	r2, [pc, #272]	@ (80030e0 <HAL_ADC_Start+0x174>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d002      	beq.n	8002fda <HAL_ADC_Start+0x6e>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	e001      	b.n	8002fde <HAL_ADC_Start+0x72>
 8002fda:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6812      	ldr	r2, [r2, #0]
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d002      	beq.n	8002fec <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d105      	bne.n	8002ff8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ffc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003000:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003004:	d106      	bne.n	8003014 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800300a:	f023 0206 	bic.w	r2, r3, #6
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	661a      	str	r2, [r3, #96]	@ 0x60
 8003012:	e002      	b.n	800301a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	221c      	movs	r2, #28
 8003020:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a2c      	ldr	r2, [pc, #176]	@ (80030e0 <HAL_ADC_Start+0x174>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d002      	beq.n	800303a <HAL_ADC_Start+0xce>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	e001      	b.n	800303e <HAL_ADC_Start+0xd2>
 800303a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6812      	ldr	r2, [r2, #0]
 8003042:	4293      	cmp	r3, r2
 8003044:	d008      	beq.n	8003058 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	2b05      	cmp	r3, #5
 8003050:	d002      	beq.n	8003058 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	2b09      	cmp	r3, #9
 8003056:	d114      	bne.n	8003082 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d007      	beq.n	8003076 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800306e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff fdb8 	bl	8002bf0 <LL_ADC_REG_StartConversion>
 8003080:	e026      	b.n	80030d0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003086:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a13      	ldr	r2, [pc, #76]	@ (80030e0 <HAL_ADC_Start+0x174>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d002      	beq.n	800309e <HAL_ADC_Start+0x132>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	e001      	b.n	80030a2 <HAL_ADC_Start+0x136>
 800309e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80030a2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00f      	beq.n	80030d0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030c0:	e006      	b.n	80030d0 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80030ca:	e001      	b.n	80030d0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030cc:	2302      	movs	r3, #2
 80030ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80030d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	50000300 	.word	0x50000300
 80030e0:	50000100 	.word	0x50000100

080030e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
	...

08003100 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08a      	sub	sp, #40	@ 0x28
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003108:	2300      	movs	r3, #0
 800310a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800311c:	4883      	ldr	r0, [pc, #524]	@ (800332c <HAL_ADC_IRQHandler+0x22c>)
 800311e:	f7ff fcaf 	bl	8002a80 <LL_ADC_GetMultimode>
 8003122:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d017      	beq.n	800315e <HAL_ADC_IRQHandler+0x5e>
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	f003 0302 	and.w	r3, r3, #2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d012      	beq.n	800315e <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	d105      	bne.n	8003150 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003148:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f001 fa9d 	bl	8004690 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2202      	movs	r2, #2
 800315c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b00      	cmp	r3, #0
 8003166:	d004      	beq.n	8003172 <HAL_ADC_IRQHandler+0x72>
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	f003 0304 	and.w	r3, r3, #4
 800316e:	2b00      	cmp	r3, #0
 8003170:	d10a      	bne.n	8003188 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003178:	2b00      	cmp	r3, #0
 800317a:	f000 8085 	beq.w	8003288 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	f003 0308 	and.w	r3, r3, #8
 8003184:	2b00      	cmp	r3, #0
 8003186:	d07f      	beq.n	8003288 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318c:	f003 0310 	and.w	r3, r3, #16
 8003190:	2b00      	cmp	r3, #0
 8003192:	d105      	bne.n	80031a0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003198:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7ff fbc9 	bl	800293c <LL_ADC_REG_IsTriggerSourceSWStart>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d064      	beq.n	800327a <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a5e      	ldr	r2, [pc, #376]	@ (8003330 <HAL_ADC_IRQHandler+0x230>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d002      	beq.n	80031c0 <HAL_ADC_IRQHandler+0xc0>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	e001      	b.n	80031c4 <HAL_ADC_IRQHandler+0xc4>
 80031c0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	6812      	ldr	r2, [r2, #0]
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d008      	beq.n	80031de <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d005      	beq.n	80031de <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2b05      	cmp	r3, #5
 80031d6:	d002      	beq.n	80031de <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	2b09      	cmp	r3, #9
 80031dc:	d104      	bne.n	80031e8 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	623b      	str	r3, [r7, #32]
 80031e6:	e00d      	b.n	8003204 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a50      	ldr	r2, [pc, #320]	@ (8003330 <HAL_ADC_IRQHandler+0x230>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d002      	beq.n	80031f8 <HAL_ADC_IRQHandler+0xf8>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	e001      	b.n	80031fc <HAL_ADC_IRQHandler+0xfc>
 80031f8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80031fc:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003204:	6a3b      	ldr	r3, [r7, #32]
 8003206:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d135      	bne.n	800327a <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0308 	and.w	r3, r3, #8
 8003218:	2b08      	cmp	r3, #8
 800321a:	d12e      	bne.n	800327a <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff fcf9 	bl	8002c18 <LL_ADC_REG_IsConversionOngoing>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d11a      	bne.n	8003262 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 020c 	bic.w	r2, r2, #12
 800323a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003240:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800324c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d112      	bne.n	800327a <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003258:	f043 0201 	orr.w	r2, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003260:	e00b      	b.n	800327a <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003266:	f043 0210 	orr.w	r2, r3, #16
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003272:	f043 0201 	orr.w	r2, r3, #1
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f95a 	bl	8003534 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	220c      	movs	r2, #12
 8003286:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0320 	and.w	r3, r3, #32
 800328e:	2b00      	cmp	r3, #0
 8003290:	d004      	beq.n	800329c <HAL_ADC_IRQHandler+0x19c>
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	f003 0320 	and.w	r3, r3, #32
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10b      	bne.n	80032b4 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 809e 	beq.w	80033e4 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	f000 8098 	beq.w	80033e4 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b8:	f003 0310 	and.w	r3, r3, #16
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d105      	bne.n	80032cc <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff fb72 	bl	80029ba <LL_ADC_INJ_IsTriggerSourceSWStart>
 80032d6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff fb2d 	bl	800293c <LL_ADC_REG_IsTriggerSourceSWStart>
 80032e2:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a11      	ldr	r2, [pc, #68]	@ (8003330 <HAL_ADC_IRQHandler+0x230>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d002      	beq.n	80032f4 <HAL_ADC_IRQHandler+0x1f4>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	e001      	b.n	80032f8 <HAL_ADC_IRQHandler+0x1f8>
 80032f4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d008      	beq.n	8003312 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	2b06      	cmp	r3, #6
 800330a:	d002      	beq.n	8003312 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	2b07      	cmp	r3, #7
 8003310:	d104      	bne.n	800331c <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	623b      	str	r3, [r7, #32]
 800331a:	e011      	b.n	8003340 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a03      	ldr	r2, [pc, #12]	@ (8003330 <HAL_ADC_IRQHandler+0x230>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d006      	beq.n	8003334 <HAL_ADC_IRQHandler+0x234>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	e005      	b.n	8003338 <HAL_ADC_IRQHandler+0x238>
 800332c:	50000300 	.word	0x50000300
 8003330:	50000100 	.word	0x50000100
 8003334:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003338:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d047      	beq.n	80033d6 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003346:	6a3b      	ldr	r3, [r7, #32]
 8003348:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d007      	beq.n	8003360 <HAL_ADC_IRQHandler+0x260>
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d03f      	beq.n	80033d6 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800335c:	2b00      	cmp	r3, #0
 800335e:	d13a      	bne.n	80033d6 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800336a:	2b40      	cmp	r3, #64	@ 0x40
 800336c:	d133      	bne.n	80033d6 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d12e      	bne.n	80033d6 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff fc5e 	bl	8002c3e <LL_ADC_INJ_IsConversionOngoing>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d11a      	bne.n	80033be <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	685a      	ldr	r2, [r3, #4]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003396:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800339c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d112      	bne.n	80033d6 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b4:	f043 0201 	orr.w	r2, r3, #1
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80033bc:	e00b      	b.n	80033d6 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c2:	f043 0210 	orr.w	r2, r3, #16
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ce:	f043 0201 	orr.w	r2, r3, #1
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f00a f80c 	bl	800d3f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2260      	movs	r2, #96	@ 0x60
 80033e2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d011      	beq.n	8003412 <HAL_ADC_IRQHandler+0x312>
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00c      	beq.n	8003412 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f000 f89f 	bl	8003548 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2280      	movs	r2, #128	@ 0x80
 8003410:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d012      	beq.n	8003442 <HAL_ADC_IRQHandler+0x342>
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00d      	beq.n	8003442 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800342a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f001 f918 	bl	8004668 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003440:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003448:	2b00      	cmp	r3, #0
 800344a:	d012      	beq.n	8003472 <HAL_ADC_IRQHandler+0x372>
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00d      	beq.n	8003472 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f001 f90a 	bl	800467c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003470:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	f003 0310 	and.w	r3, r3, #16
 8003478:	2b00      	cmp	r3, #0
 800347a:	d036      	beq.n	80034ea <HAL_ADC_IRQHandler+0x3ea>
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	f003 0310 	and.w	r3, r3, #16
 8003482:	2b00      	cmp	r3, #0
 8003484:	d031      	beq.n	80034ea <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800348a:	2b00      	cmp	r3, #0
 800348c:	d102      	bne.n	8003494 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 800348e:	2301      	movs	r3, #1
 8003490:	627b      	str	r3, [r7, #36]	@ 0x24
 8003492:	e014      	b.n	80034be <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d008      	beq.n	80034ac <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800349a:	4825      	ldr	r0, [pc, #148]	@ (8003530 <HAL_ADC_IRQHandler+0x430>)
 800349c:	f7ff fafe 	bl	8002a9c <LL_ADC_GetMultiDMATransfer>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00b      	beq.n	80034be <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80034a6:	2301      	movs	r3, #1
 80034a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80034aa:	e008      	b.n	80034be <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80034ba:	2301      	movs	r3, #1
 80034bc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80034be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d10e      	bne.n	80034e2 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d4:	f043 0202 	orr.w	r2, r3, #2
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 f83d 	bl	800355c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2210      	movs	r2, #16
 80034e8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d018      	beq.n	8003526 <HAL_ADC_IRQHandler+0x426>
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d013      	beq.n	8003526 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003502:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800350e:	f043 0208 	orr.w	r2, r3, #8
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800351e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f001 f897 	bl	8004654 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003526:	bf00      	nop
 8003528:	3728      	adds	r7, #40	@ 0x28
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	50000300 	.word	0x50000300

08003534 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b0b6      	sub	sp, #216	@ 0xd8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003580:	2300      	movs	r3, #0
 8003582:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800358a:	2b01      	cmp	r3, #1
 800358c:	d101      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x22>
 800358e:	2302      	movs	r3, #2
 8003590:	e3c8      	b.n	8003d24 <HAL_ADC_ConfigChannel+0x7b4>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff fb3a 	bl	8002c18 <LL_ADC_REG_IsConversionOngoing>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f040 83ad 	bne.w	8003d06 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	6859      	ldr	r1, [r3, #4]
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	461a      	mov	r2, r3
 80035ba:	f7ff f9d2 	bl	8002962 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7ff fb28 	bl	8002c18 <LL_ADC_REG_IsConversionOngoing>
 80035c8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fb34 	bl	8002c3e <LL_ADC_INJ_IsConversionOngoing>
 80035d6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f040 81d9 	bne.w	8003996 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f040 81d4 	bne.w	8003996 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035f6:	d10f      	bne.n	8003618 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6818      	ldr	r0, [r3, #0]
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2200      	movs	r2, #0
 8003602:	4619      	mov	r1, r3
 8003604:	f7ff f9ec 	bl	80029e0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003610:	4618      	mov	r0, r3
 8003612:	f7ff f980 	bl	8002916 <LL_ADC_SetSamplingTimeCommonConfig>
 8003616:	e00e      	b.n	8003636 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6818      	ldr	r0, [r3, #0]
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	6819      	ldr	r1, [r3, #0]
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	461a      	mov	r2, r3
 8003626:	f7ff f9db 	bl	80029e0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2100      	movs	r1, #0
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff f970 	bl	8002916 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	695a      	ldr	r2, [r3, #20]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	08db      	lsrs	r3, r3, #3
 8003642:	f003 0303 	and.w	r3, r3, #3
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	2b04      	cmp	r3, #4
 8003656:	d022      	beq.n	800369e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6818      	ldr	r0, [r3, #0]
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	6919      	ldr	r1, [r3, #16]
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003668:	f7ff f8ca 	bl	8002800 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	6919      	ldr	r1, [r3, #16]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	461a      	mov	r2, r3
 800367a:	f7ff f916 	bl	80028aa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6818      	ldr	r0, [r3, #0]
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800368a:	2b01      	cmp	r3, #1
 800368c:	d102      	bne.n	8003694 <HAL_ADC_ConfigChannel+0x124>
 800368e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003692:	e000      	b.n	8003696 <HAL_ADC_ConfigChannel+0x126>
 8003694:	2300      	movs	r3, #0
 8003696:	461a      	mov	r2, r3
 8003698:	f7ff f922 	bl	80028e0 <LL_ADC_SetOffsetSaturation>
 800369c:	e17b      	b.n	8003996 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2100      	movs	r1, #0
 80036a4:	4618      	mov	r0, r3
 80036a6:	f7ff f8cf 	bl	8002848 <LL_ADC_GetOffsetChannel>
 80036aa:	4603      	mov	r3, r0
 80036ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10a      	bne.n	80036ca <HAL_ADC_ConfigChannel+0x15a>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2100      	movs	r1, #0
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff f8c4 	bl	8002848 <LL_ADC_GetOffsetChannel>
 80036c0:	4603      	mov	r3, r0
 80036c2:	0e9b      	lsrs	r3, r3, #26
 80036c4:	f003 021f 	and.w	r2, r3, #31
 80036c8:	e01e      	b.n	8003708 <HAL_ADC_ConfigChannel+0x198>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2100      	movs	r1, #0
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff f8b9 	bl	8002848 <LL_ADC_GetOffsetChannel>
 80036d6:	4603      	mov	r3, r0
 80036d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80036e0:	fa93 f3a3 	rbit	r3, r3
 80036e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80036ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80036f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d101      	bne.n	80036fc <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80036f8:	2320      	movs	r3, #32
 80036fa:	e004      	b.n	8003706 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80036fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003700:	fab3 f383 	clz	r3, r3
 8003704:	b2db      	uxtb	r3, r3
 8003706:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003710:	2b00      	cmp	r3, #0
 8003712:	d105      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x1b0>
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	0e9b      	lsrs	r3, r3, #26
 800371a:	f003 031f 	and.w	r3, r3, #31
 800371e:	e018      	b.n	8003752 <HAL_ADC_ConfigChannel+0x1e2>
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003728:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800372c:	fa93 f3a3 	rbit	r3, r3
 8003730:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003734:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003738:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800373c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003744:	2320      	movs	r3, #32
 8003746:	e004      	b.n	8003752 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003748:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800374c:	fab3 f383 	clz	r3, r3
 8003750:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003752:	429a      	cmp	r2, r3
 8003754:	d106      	bne.n	8003764 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2200      	movs	r2, #0
 800375c:	2100      	movs	r1, #0
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff f888 	bl	8002874 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2101      	movs	r1, #1
 800376a:	4618      	mov	r0, r3
 800376c:	f7ff f86c 	bl	8002848 <LL_ADC_GetOffsetChannel>
 8003770:	4603      	mov	r3, r0
 8003772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10a      	bne.n	8003790 <HAL_ADC_ConfigChannel+0x220>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2101      	movs	r1, #1
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff f861 	bl	8002848 <LL_ADC_GetOffsetChannel>
 8003786:	4603      	mov	r3, r0
 8003788:	0e9b      	lsrs	r3, r3, #26
 800378a:	f003 021f 	and.w	r2, r3, #31
 800378e:	e01e      	b.n	80037ce <HAL_ADC_ConfigChannel+0x25e>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2101      	movs	r1, #1
 8003796:	4618      	mov	r0, r3
 8003798:	f7ff f856 	bl	8002848 <LL_ADC_GetOffsetChannel>
 800379c:	4603      	mov	r3, r0
 800379e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80037a6:	fa93 f3a3 	rbit	r3, r3
 80037aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80037ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80037b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80037be:	2320      	movs	r3, #32
 80037c0:	e004      	b.n	80037cc <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80037c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037c6:	fab3 f383 	clz	r3, r3
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d105      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0x276>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	0e9b      	lsrs	r3, r3, #26
 80037e0:	f003 031f 	and.w	r3, r3, #31
 80037e4:	e018      	b.n	8003818 <HAL_ADC_ConfigChannel+0x2a8>
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037f2:	fa93 f3a3 	rbit	r3, r3
 80037f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80037fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003802:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800380a:	2320      	movs	r3, #32
 800380c:	e004      	b.n	8003818 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800380e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003812:	fab3 f383 	clz	r3, r3
 8003816:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003818:	429a      	cmp	r2, r3
 800381a:	d106      	bne.n	800382a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2200      	movs	r2, #0
 8003822:	2101      	movs	r1, #1
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff f825 	bl	8002874 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2102      	movs	r1, #2
 8003830:	4618      	mov	r0, r3
 8003832:	f7ff f809 	bl	8002848 <LL_ADC_GetOffsetChannel>
 8003836:	4603      	mov	r3, r0
 8003838:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800383c:	2b00      	cmp	r3, #0
 800383e:	d10a      	bne.n	8003856 <HAL_ADC_ConfigChannel+0x2e6>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2102      	movs	r1, #2
 8003846:	4618      	mov	r0, r3
 8003848:	f7fe fffe 	bl	8002848 <LL_ADC_GetOffsetChannel>
 800384c:	4603      	mov	r3, r0
 800384e:	0e9b      	lsrs	r3, r3, #26
 8003850:	f003 021f 	and.w	r2, r3, #31
 8003854:	e01e      	b.n	8003894 <HAL_ADC_ConfigChannel+0x324>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	2102      	movs	r1, #2
 800385c:	4618      	mov	r0, r3
 800385e:	f7fe fff3 	bl	8002848 <LL_ADC_GetOffsetChannel>
 8003862:	4603      	mov	r3, r0
 8003864:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003868:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800386c:	fa93 f3a3 	rbit	r3, r3
 8003870:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003874:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003878:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800387c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003884:	2320      	movs	r3, #32
 8003886:	e004      	b.n	8003892 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003888:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800388c:	fab3 f383 	clz	r3, r3
 8003890:	b2db      	uxtb	r3, r3
 8003892:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800389c:	2b00      	cmp	r3, #0
 800389e:	d105      	bne.n	80038ac <HAL_ADC_ConfigChannel+0x33c>
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	0e9b      	lsrs	r3, r3, #26
 80038a6:	f003 031f 	and.w	r3, r3, #31
 80038aa:	e016      	b.n	80038da <HAL_ADC_ConfigChannel+0x36a>
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038b8:	fa93 f3a3 	rbit	r3, r3
 80038bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80038be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80038c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80038cc:	2320      	movs	r3, #32
 80038ce:	e004      	b.n	80038da <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80038d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038d4:	fab3 f383 	clz	r3, r3
 80038d8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80038da:	429a      	cmp	r2, r3
 80038dc:	d106      	bne.n	80038ec <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2200      	movs	r2, #0
 80038e4:	2102      	movs	r1, #2
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fe ffc4 	bl	8002874 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2103      	movs	r1, #3
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7fe ffa8 	bl	8002848 <LL_ADC_GetOffsetChannel>
 80038f8:	4603      	mov	r3, r0
 80038fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10a      	bne.n	8003918 <HAL_ADC_ConfigChannel+0x3a8>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2103      	movs	r1, #3
 8003908:	4618      	mov	r0, r3
 800390a:	f7fe ff9d 	bl	8002848 <LL_ADC_GetOffsetChannel>
 800390e:	4603      	mov	r3, r0
 8003910:	0e9b      	lsrs	r3, r3, #26
 8003912:	f003 021f 	and.w	r2, r3, #31
 8003916:	e017      	b.n	8003948 <HAL_ADC_ConfigChannel+0x3d8>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2103      	movs	r1, #3
 800391e:	4618      	mov	r0, r3
 8003920:	f7fe ff92 	bl	8002848 <LL_ADC_GetOffsetChannel>
 8003924:	4603      	mov	r3, r0
 8003926:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800392a:	fa93 f3a3 	rbit	r3, r3
 800392e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003930:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003932:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003934:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800393a:	2320      	movs	r3, #32
 800393c:	e003      	b.n	8003946 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800393e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003940:	fab3 f383 	clz	r3, r3
 8003944:	b2db      	uxtb	r3, r3
 8003946:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003950:	2b00      	cmp	r3, #0
 8003952:	d105      	bne.n	8003960 <HAL_ADC_ConfigChannel+0x3f0>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	0e9b      	lsrs	r3, r3, #26
 800395a:	f003 031f 	and.w	r3, r3, #31
 800395e:	e011      	b.n	8003984 <HAL_ADC_ConfigChannel+0x414>
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003966:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003968:	fa93 f3a3 	rbit	r3, r3
 800396c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800396e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003970:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003972:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003978:	2320      	movs	r3, #32
 800397a:	e003      	b.n	8003984 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800397c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800397e:	fab3 f383 	clz	r3, r3
 8003982:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003984:	429a      	cmp	r2, r3
 8003986:	d106      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2200      	movs	r2, #0
 800398e:	2103      	movs	r1, #3
 8003990:	4618      	mov	r0, r3
 8003992:	f7fe ff6f 	bl	8002874 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4618      	mov	r0, r3
 800399c:	f7ff f902 	bl	8002ba4 <LL_ADC_IsEnabled>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f040 8140 	bne.w	8003c28 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6818      	ldr	r0, [r3, #0]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	6819      	ldr	r1, [r3, #0]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	461a      	mov	r2, r3
 80039b6:	f7ff f83f 	bl	8002a38 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	4a8f      	ldr	r2, [pc, #572]	@ (8003bfc <HAL_ADC_ConfigChannel+0x68c>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	f040 8131 	bne.w	8003c28 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10b      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x47e>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	0e9b      	lsrs	r3, r3, #26
 80039dc:	3301      	adds	r3, #1
 80039de:	f003 031f 	and.w	r3, r3, #31
 80039e2:	2b09      	cmp	r3, #9
 80039e4:	bf94      	ite	ls
 80039e6:	2301      	movls	r3, #1
 80039e8:	2300      	movhi	r3, #0
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	e019      	b.n	8003a22 <HAL_ADC_ConfigChannel+0x4b2>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039f6:	fa93 f3a3 	rbit	r3, r3
 80039fa:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80039fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039fe:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003a00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003a06:	2320      	movs	r3, #32
 8003a08:	e003      	b.n	8003a12 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003a0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a0c:	fab3 f383 	clz	r3, r3
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	3301      	adds	r3, #1
 8003a14:	f003 031f 	and.w	r3, r3, #31
 8003a18:	2b09      	cmp	r3, #9
 8003a1a:	bf94      	ite	ls
 8003a1c:	2301      	movls	r3, #1
 8003a1e:	2300      	movhi	r3, #0
 8003a20:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d079      	beq.n	8003b1a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d107      	bne.n	8003a42 <HAL_ADC_ConfigChannel+0x4d2>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	0e9b      	lsrs	r3, r3, #26
 8003a38:	3301      	adds	r3, #1
 8003a3a:	069b      	lsls	r3, r3, #26
 8003a3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a40:	e015      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x4fe>
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a4a:	fa93 f3a3 	rbit	r3, r3
 8003a4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003a50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a52:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003a54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003a5a:	2320      	movs	r3, #32
 8003a5c:	e003      	b.n	8003a66 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003a5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a60:	fab3 f383 	clz	r3, r3
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	3301      	adds	r3, #1
 8003a68:	069b      	lsls	r3, r3, #26
 8003a6a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d109      	bne.n	8003a8e <HAL_ADC_ConfigChannel+0x51e>
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	0e9b      	lsrs	r3, r3, #26
 8003a80:	3301      	adds	r3, #1
 8003a82:	f003 031f 	and.w	r3, r3, #31
 8003a86:	2101      	movs	r1, #1
 8003a88:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8c:	e017      	b.n	8003abe <HAL_ADC_ConfigChannel+0x54e>
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a96:	fa93 f3a3 	rbit	r3, r3
 8003a9a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003a9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003aa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003aa6:	2320      	movs	r3, #32
 8003aa8:	e003      	b.n	8003ab2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003aaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003aac:	fab3 f383 	clz	r3, r3
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	f003 031f 	and.w	r3, r3, #31
 8003ab8:	2101      	movs	r1, #1
 8003aba:	fa01 f303 	lsl.w	r3, r1, r3
 8003abe:	ea42 0103 	orr.w	r1, r2, r3
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10a      	bne.n	8003ae4 <HAL_ADC_ConfigChannel+0x574>
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	0e9b      	lsrs	r3, r3, #26
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	f003 021f 	and.w	r2, r3, #31
 8003ada:	4613      	mov	r3, r2
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	4413      	add	r3, r2
 8003ae0:	051b      	lsls	r3, r3, #20
 8003ae2:	e018      	b.n	8003b16 <HAL_ADC_ConfigChannel+0x5a6>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aec:	fa93 f3a3 	rbit	r3, r3
 8003af0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003af6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d101      	bne.n	8003b00 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003afc:	2320      	movs	r3, #32
 8003afe:	e003      	b.n	8003b08 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003b00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b02:	fab3 f383 	clz	r3, r3
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	3301      	adds	r3, #1
 8003b0a:	f003 021f 	and.w	r2, r3, #31
 8003b0e:	4613      	mov	r3, r2
 8003b10:	005b      	lsls	r3, r3, #1
 8003b12:	4413      	add	r3, r2
 8003b14:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b16:	430b      	orrs	r3, r1
 8003b18:	e081      	b.n	8003c1e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d107      	bne.n	8003b36 <HAL_ADC_ConfigChannel+0x5c6>
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	0e9b      	lsrs	r3, r3, #26
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	069b      	lsls	r3, r3, #26
 8003b30:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b34:	e015      	b.n	8003b62 <HAL_ADC_ConfigChannel+0x5f2>
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b3e:	fa93 f3a3 	rbit	r3, r3
 8003b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b46:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003b4e:	2320      	movs	r3, #32
 8003b50:	e003      	b.n	8003b5a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b54:	fab3 f383 	clz	r3, r3
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	069b      	lsls	r3, r3, #26
 8003b5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d109      	bne.n	8003b82 <HAL_ADC_ConfigChannel+0x612>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	0e9b      	lsrs	r3, r3, #26
 8003b74:	3301      	adds	r3, #1
 8003b76:	f003 031f 	and.w	r3, r3, #31
 8003b7a:	2101      	movs	r1, #1
 8003b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b80:	e017      	b.n	8003bb2 <HAL_ADC_ConfigChannel+0x642>
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	fa93 f3a3 	rbit	r3, r3
 8003b8e:	61fb      	str	r3, [r7, #28]
  return result;
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003b9a:	2320      	movs	r3, #32
 8003b9c:	e003      	b.n	8003ba6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba0:	fab3 f383 	clz	r3, r3
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	f003 031f 	and.w	r3, r3, #31
 8003bac:	2101      	movs	r1, #1
 8003bae:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb2:	ea42 0103 	orr.w	r1, r2, r3
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10d      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x66e>
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	0e9b      	lsrs	r3, r3, #26
 8003bc8:	3301      	adds	r3, #1
 8003bca:	f003 021f 	and.w	r2, r3, #31
 8003bce:	4613      	mov	r3, r2
 8003bd0:	005b      	lsls	r3, r3, #1
 8003bd2:	4413      	add	r3, r2
 8003bd4:	3b1e      	subs	r3, #30
 8003bd6:	051b      	lsls	r3, r3, #20
 8003bd8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003bdc:	e01e      	b.n	8003c1c <HAL_ADC_ConfigChannel+0x6ac>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	fa93 f3a3 	rbit	r3, r3
 8003bea:	613b      	str	r3, [r7, #16]
  return result;
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d104      	bne.n	8003c00 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003bf6:	2320      	movs	r3, #32
 8003bf8:	e006      	b.n	8003c08 <HAL_ADC_ConfigChannel+0x698>
 8003bfa:	bf00      	nop
 8003bfc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	fab3 f383 	clz	r3, r3
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	3301      	adds	r3, #1
 8003c0a:	f003 021f 	and.w	r2, r3, #31
 8003c0e:	4613      	mov	r3, r2
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	4413      	add	r3, r2
 8003c14:	3b1e      	subs	r3, #30
 8003c16:	051b      	lsls	r3, r3, #20
 8003c18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c1c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c22:	4619      	mov	r1, r3
 8003c24:	f7fe fedc 	bl	80029e0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d2c <HAL_ADC_ConfigChannel+0x7bc>)
 8003c2e:	4013      	ands	r3, r2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d071      	beq.n	8003d18 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c34:	483e      	ldr	r0, [pc, #248]	@ (8003d30 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c36:	f7fe fdd5 	bl	80027e4 <LL_ADC_GetCommonPathInternalCh>
 8003c3a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a3c      	ldr	r2, [pc, #240]	@ (8003d34 <HAL_ADC_ConfigChannel+0x7c4>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d004      	beq.n	8003c52 <HAL_ADC_ConfigChannel+0x6e2>
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a3a      	ldr	r2, [pc, #232]	@ (8003d38 <HAL_ADC_ConfigChannel+0x7c8>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d127      	bne.n	8003ca2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d121      	bne.n	8003ca2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c66:	d157      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c6c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c70:	4619      	mov	r1, r3
 8003c72:	482f      	ldr	r0, [pc, #188]	@ (8003d30 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c74:	f7fe fda3 	bl	80027be <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c78:	4b30      	ldr	r3, [pc, #192]	@ (8003d3c <HAL_ADC_ConfigChannel+0x7cc>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	099b      	lsrs	r3, r3, #6
 8003c7e:	4a30      	ldr	r2, [pc, #192]	@ (8003d40 <HAL_ADC_ConfigChannel+0x7d0>)
 8003c80:	fba2 2303 	umull	r2, r3, r2, r3
 8003c84:	099b      	lsrs	r3, r3, #6
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	4613      	mov	r3, r2
 8003c8a:	005b      	lsls	r3, r3, #1
 8003c8c:	4413      	add	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003c92:	e002      	b.n	8003c9a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1f9      	bne.n	8003c94 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ca0:	e03a      	b.n	8003d18 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a27      	ldr	r2, [pc, #156]	@ (8003d44 <HAL_ADC_ConfigChannel+0x7d4>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d113      	bne.n	8003cd4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003cac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10d      	bne.n	8003cd4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a22      	ldr	r2, [pc, #136]	@ (8003d48 <HAL_ADC_ConfigChannel+0x7d8>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d02a      	beq.n	8003d18 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cca:	4619      	mov	r1, r3
 8003ccc:	4818      	ldr	r0, [pc, #96]	@ (8003d30 <HAL_ADC_ConfigChannel+0x7c0>)
 8003cce:	f7fe fd76 	bl	80027be <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cd2:	e021      	b.n	8003d18 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a1c      	ldr	r2, [pc, #112]	@ (8003d4c <HAL_ADC_ConfigChannel+0x7dc>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d11c      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003cde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ce2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d116      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a16      	ldr	r2, [pc, #88]	@ (8003d48 <HAL_ADC_ConfigChannel+0x7d8>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d011      	beq.n	8003d18 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cf4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cf8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	480c      	ldr	r0, [pc, #48]	@ (8003d30 <HAL_ADC_ConfigChannel+0x7c0>)
 8003d00:	f7fe fd5d 	bl	80027be <LL_ADC_SetCommonPathInternalCh>
 8003d04:	e008      	b.n	8003d18 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d0a:	f043 0220 	orr.w	r2, r3, #32
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d20:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	37d8      	adds	r7, #216	@ 0xd8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	80080000 	.word	0x80080000
 8003d30:	50000300 	.word	0x50000300
 8003d34:	c3210000 	.word	0xc3210000
 8003d38:	90c00010 	.word	0x90c00010
 8003d3c:	20000000 	.word	0x20000000
 8003d40:	053e2d63 	.word	0x053e2d63
 8003d44:	c7520000 	.word	0xc7520000
 8003d48:	50000100 	.word	0x50000100
 8003d4c:	cb840000 	.word	0xcb840000

08003d50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe ff1f 	bl	8002ba4 <LL_ADC_IsEnabled>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d169      	bne.n	8003e40 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689a      	ldr	r2, [r3, #8]
 8003d72:	4b36      	ldr	r3, [pc, #216]	@ (8003e4c <ADC_Enable+0xfc>)
 8003d74:	4013      	ands	r3, r2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00d      	beq.n	8003d96 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d7e:	f043 0210 	orr.w	r2, r3, #16
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d8a:	f043 0201 	orr.w	r2, r3, #1
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e055      	b.n	8003e42 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fe feda 	bl	8002b54 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003da0:	482b      	ldr	r0, [pc, #172]	@ (8003e50 <ADC_Enable+0x100>)
 8003da2:	f7fe fd1f 	bl	80027e4 <LL_ADC_GetCommonPathInternalCh>
 8003da6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003da8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d013      	beq.n	8003dd8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003db0:	4b28      	ldr	r3, [pc, #160]	@ (8003e54 <ADC_Enable+0x104>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	099b      	lsrs	r3, r3, #6
 8003db6:	4a28      	ldr	r2, [pc, #160]	@ (8003e58 <ADC_Enable+0x108>)
 8003db8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbc:	099b      	lsrs	r3, r3, #6
 8003dbe:	1c5a      	adds	r2, r3, #1
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	4413      	add	r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003dca:	e002      	b.n	8003dd2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1f9      	bne.n	8003dcc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003dd8:	f7fe fcd2 	bl	8002780 <HAL_GetTick>
 8003ddc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003dde:	e028      	b.n	8003e32 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7fe fedd 	bl	8002ba4 <LL_ADC_IsEnabled>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d104      	bne.n	8003dfa <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7fe fead 	bl	8002b54 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003dfa:	f7fe fcc1 	bl	8002780 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d914      	bls.n	8003e32 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d00d      	beq.n	8003e32 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1a:	f043 0210 	orr.w	r2, r3, #16
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e26:	f043 0201 	orr.w	r2, r3, #1
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e007      	b.n	8003e42 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0301 	and.w	r3, r3, #1
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d1cf      	bne.n	8003de0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3710      	adds	r7, #16
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	8000003f 	.word	0x8000003f
 8003e50:	50000300 	.word	0x50000300
 8003e54:	20000000 	.word	0x20000000
 8003e58:	053e2d63 	.word	0x053e2d63

08003e5c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fe feae 	bl	8002bca <LL_ADC_IsDisableOngoing>
 8003e6e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7fe fe95 	bl	8002ba4 <LL_ADC_IsEnabled>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d047      	beq.n	8003f10 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d144      	bne.n	8003f10 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 030d 	and.w	r3, r3, #13
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d10c      	bne.n	8003eae <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7fe fe6f 	bl	8002b7c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2203      	movs	r2, #3
 8003ea4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ea6:	f7fe fc6b 	bl	8002780 <HAL_GetTick>
 8003eaa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003eac:	e029      	b.n	8003f02 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb2:	f043 0210 	orr.w	r2, r3, #16
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ebe:	f043 0201 	orr.w	r2, r3, #1
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e023      	b.n	8003f12 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003eca:	f7fe fc59 	bl	8002780 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d914      	bls.n	8003f02 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00d      	beq.n	8003f02 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eea:	f043 0210 	orr.w	r2, r3, #16
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ef6:	f043 0201 	orr.w	r2, r3, #1
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e007      	b.n	8003f12 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1dc      	bne.n	8003eca <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <LL_ADC_SetCommonPathInternalCh>:
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
 8003f22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	609a      	str	r2, [r3, #8]
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <LL_ADC_GetCommonPathInternalCh>:
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <LL_ADC_SetOffset>:
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
 8003f68:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	3360      	adds	r3, #96	@ 0x60
 8003f6e:	461a      	mov	r2, r3
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4413      	add	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	4b08      	ldr	r3, [pc, #32]	@ (8003fa0 <LL_ADC_SetOffset+0x44>)
 8003f7e:	4013      	ands	r3, r2
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	601a      	str	r2, [r3, #0]
}
 8003f94:	bf00      	nop
 8003f96:	371c      	adds	r7, #28
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr
 8003fa0:	03fff000 	.word	0x03fff000

08003fa4 <LL_ADC_GetOffsetChannel>:
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	3360      	adds	r3, #96	@ 0x60
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3714      	adds	r7, #20
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <LL_ADC_SetOffsetState>:
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b087      	sub	sp, #28
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	3360      	adds	r3, #96	@ 0x60
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	431a      	orrs	r2, r3
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	601a      	str	r2, [r3, #0]
}
 8003ffa:	bf00      	nop
 8003ffc:	371c      	adds	r7, #28
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <LL_ADC_SetOffsetSign>:
{
 8004006:	b480      	push	{r7}
 8004008:	b087      	sub	sp, #28
 800400a:	af00      	add	r7, sp, #0
 800400c:	60f8      	str	r0, [r7, #12]
 800400e:	60b9      	str	r1, [r7, #8]
 8004010:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	3360      	adds	r3, #96	@ 0x60
 8004016:	461a      	mov	r2, r3
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	4413      	add	r3, r2
 800401e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	431a      	orrs	r2, r3
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	601a      	str	r2, [r3, #0]
}
 8004030:	bf00      	nop
 8004032:	371c      	adds	r7, #28
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <LL_ADC_SetOffsetSaturation>:
{
 800403c:	b480      	push	{r7}
 800403e:	b087      	sub	sp, #28
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	3360      	adds	r3, #96	@ 0x60
 800404c:	461a      	mov	r2, r3
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	4413      	add	r3, r2
 8004054:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	431a      	orrs	r2, r3
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	601a      	str	r2, [r3, #0]
}
 8004066:	bf00      	nop
 8004068:	371c      	adds	r7, #28
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8004072:	b480      	push	{r7}
 8004074:	b083      	sub	sp, #12
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
 800407a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	695b      	ldr	r3, [r3, #20]
 8004080:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	431a      	orrs	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	615a      	str	r2, [r3, #20]
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <LL_ADC_INJ_GetTrigAuto>:
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <LL_ADC_SetChannelSamplingTime>:
{
 80040b4:	b480      	push	{r7}
 80040b6:	b087      	sub	sp, #28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	3314      	adds	r3, #20
 80040c4:	461a      	mov	r2, r3
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	0e5b      	lsrs	r3, r3, #25
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	f003 0304 	and.w	r3, r3, #4
 80040d0:	4413      	add	r3, r2
 80040d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	0d1b      	lsrs	r3, r3, #20
 80040dc:	f003 031f 	and.w	r3, r3, #31
 80040e0:	2107      	movs	r1, #7
 80040e2:	fa01 f303 	lsl.w	r3, r1, r3
 80040e6:	43db      	mvns	r3, r3
 80040e8:	401a      	ands	r2, r3
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	0d1b      	lsrs	r3, r3, #20
 80040ee:	f003 031f 	and.w	r3, r3, #31
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	fa01 f303 	lsl.w	r3, r1, r3
 80040f8:	431a      	orrs	r2, r3
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	601a      	str	r2, [r3, #0]
}
 80040fe:	bf00      	nop
 8004100:	371c      	adds	r7, #28
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
	...

0800410c <LL_ADC_SetChannelSingleDiff>:
{
 800410c:	b480      	push	{r7}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004124:	43db      	mvns	r3, r3
 8004126:	401a      	ands	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f003 0318 	and.w	r3, r3, #24
 800412e:	4908      	ldr	r1, [pc, #32]	@ (8004150 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004130:	40d9      	lsrs	r1, r3
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	400b      	ands	r3, r1
 8004136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800413a:	431a      	orrs	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8004142:	bf00      	nop
 8004144:	3714      	adds	r7, #20
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	0007ffff 	.word	0x0007ffff

08004154 <LL_ADC_GetMultimode>:
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f003 031f 	and.w	r3, r3, #31
}
 8004164:	4618      	mov	r0, r3
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <LL_ADC_IsEnabled>:
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 0301 	and.w	r3, r3, #1
 8004180:	2b01      	cmp	r3, #1
 8004182:	d101      	bne.n	8004188 <LL_ADC_IsEnabled+0x18>
 8004184:	2301      	movs	r3, #1
 8004186:	e000      	b.n	800418a <LL_ADC_IsEnabled+0x1a>
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <LL_ADC_StartCalibration>:
{
 8004196:	b480      	push	{r7}
 8004198:	b083      	sub	sp, #12
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
 800419e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80041a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80041b2:	4313      	orrs	r3, r2
 80041b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	609a      	str	r2, [r3, #8]
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <LL_ADC_IsCalibrationOnGoing>:
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041dc:	d101      	bne.n	80041e2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80041de:	2301      	movs	r3, #1
 80041e0:	e000      	b.n	80041e4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <LL_ADC_REG_IsConversionOngoing>:
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f003 0304 	and.w	r3, r3, #4
 8004200:	2b04      	cmp	r3, #4
 8004202:	d101      	bne.n	8004208 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004204:	2301      	movs	r3, #1
 8004206:	e000      	b.n	800420a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <LL_ADC_INJ_StartConversion>:
{
 8004216:	b480      	push	{r7}
 8004218:	b083      	sub	sp, #12
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004226:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800422a:	f043 0208 	orr.w	r2, r3, #8
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	609a      	str	r2, [r3, #8]
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr

0800423e <LL_ADC_INJ_IsConversionOngoing>:
{
 800423e:	b480      	push	{r7}
 8004240:	b083      	sub	sp, #12
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 0308 	and.w	r3, r3, #8
 800424e:	2b08      	cmp	r3, #8
 8004250:	d101      	bne.n	8004256 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004252:	2301      	movs	r3, #1
 8004254:	e000      	b.n	8004258 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800426e:	2300      	movs	r3, #0
 8004270:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004278:	2b01      	cmp	r3, #1
 800427a:	d101      	bne.n	8004280 <HAL_ADCEx_Calibration_Start+0x1c>
 800427c:	2302      	movs	r3, #2
 800427e:	e04d      	b.n	800431c <HAL_ADCEx_Calibration_Start+0xb8>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f7ff fde7 	bl	8003e5c <ADC_Disable>
 800428e:	4603      	mov	r3, r0
 8004290:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004292:	7bfb      	ldrb	r3, [r7, #15]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d136      	bne.n	8004306 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800429c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80042a0:	f023 0302 	bic.w	r3, r3, #2
 80042a4:	f043 0202 	orr.w	r2, r3, #2
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6839      	ldr	r1, [r7, #0]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f7ff ff6f 	bl	8004196 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042b8:	e014      	b.n	80042e4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	3301      	adds	r3, #1
 80042be:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	4a18      	ldr	r2, [pc, #96]	@ (8004324 <HAL_ADCEx_Calibration_Start+0xc0>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d90d      	bls.n	80042e4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042cc:	f023 0312 	bic.w	r3, r3, #18
 80042d0:	f043 0210 	orr.w	r2, r3, #16
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e01b      	b.n	800431c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff ff6d 	bl	80041c8 <LL_ADC_IsCalibrationOnGoing>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1e2      	bne.n	80042ba <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042f8:	f023 0303 	bic.w	r3, r3, #3
 80042fc:	f043 0201 	orr.w	r2, r3, #1
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004304:	e005      	b.n	8004312 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800430a:	f043 0210 	orr.w	r2, r3, #16
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800431a:	7bfb      	ldrb	r3, [r7, #15]
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	0004de01 	.word	0x0004de01

08004328 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004330:	4853      	ldr	r0, [pc, #332]	@ (8004480 <HAL_ADCEx_InjectedStart+0x158>)
 8004332:	f7ff ff0f 	bl	8004154 <LL_ADC_GetMultimode>
 8004336:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff ff7e 	bl	800423e <LL_ADC_INJ_IsConversionOngoing>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d001      	beq.n	800434c <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 8004348:	2302      	movs	r3, #2
 800434a:	e094      	b.n	8004476 <HAL_ADCEx_InjectedStart+0x14e>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004356:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800435e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10a      	bne.n	800437c <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d107      	bne.n	800437c <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004370:	f043 0220 	orr.w	r2, r3, #32
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e07c      	b.n	8004476 <HAL_ADCEx_InjectedStart+0x14e>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004382:	2b01      	cmp	r3, #1
 8004384:	d101      	bne.n	800438a <HAL_ADCEx_InjectedStart+0x62>
 8004386:	2302      	movs	r3, #2
 8004388:	e075      	b.n	8004476 <HAL_ADCEx_InjectedStart+0x14e>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f7ff fcdc 	bl	8003d50 <ADC_Enable>
 8004398:	4603      	mov	r3, r0
 800439a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800439c:	7bfb      	ldrb	r3, [r7, #15]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d164      	bne.n	800446c <HAL_ADCEx_InjectedStart+0x144>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d006      	beq.n	80043bc <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b2:	f023 0208 	bic.w	r2, r3, #8
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	661a      	str	r2, [r3, #96]	@ 0x60
 80043ba:	e002      	b.n	80043c2 <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80043ca:	f023 0301 	bic.w	r3, r3, #1
 80043ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a2a      	ldr	r2, [pc, #168]	@ (8004484 <HAL_ADCEx_InjectedStart+0x15c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d002      	beq.n	80043e6 <HAL_ADCEx_InjectedStart+0xbe>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	e001      	b.n	80043ea <HAL_ADCEx_InjectedStart+0xc2>
 80043e6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	6812      	ldr	r2, [r2, #0]
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d002      	beq.n	80043f8 <HAL_ADCEx_InjectedStart+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d105      	bne.n	8004404 <HAL_ADCEx_InjectedStart+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2260      	movs	r2, #96	@ 0x60
 800440a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a1a      	ldr	r2, [pc, #104]	@ (8004484 <HAL_ADCEx_InjectedStart+0x15c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d002      	beq.n	8004424 <HAL_ADCEx_InjectedStart+0xfc>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	e001      	b.n	8004428 <HAL_ADCEx_InjectedStart+0x100>
 8004424:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	6812      	ldr	r2, [r2, #0]
 800442c:	4293      	cmp	r3, r2
 800442e:	d008      	beq.n	8004442 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d005      	beq.n	8004442 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	2b06      	cmp	r3, #6
 800443a:	d002      	beq.n	8004442 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	2b07      	cmp	r3, #7
 8004440:	d10d      	bne.n	800445e <HAL_ADCEx_InjectedStart+0x136>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff fe26 	bl	8004098 <LL_ADC_INJ_GetTrigAuto>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d110      	bne.n	8004474 <HAL_ADCEx_InjectedStart+0x14c>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4618      	mov	r0, r3
 8004458:	f7ff fedd 	bl	8004216 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800445c:	e00a      	b.n	8004474 <HAL_ADCEx_InjectedStart+0x14c>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004462:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	65da      	str	r2, [r3, #92]	@ 0x5c
 800446a:	e003      	b.n	8004474 <HAL_ADCEx_InjectedStart+0x14c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004474:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004476:	4618      	mov	r0, r3
 8004478:	3718      	adds	r7, #24
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	50000300 	.word	0x50000300
 8004484:	50000100 	.word	0x50000100

08004488 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004490:	486e      	ldr	r0, [pc, #440]	@ (800464c <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 8004492:	f7ff fe5f 	bl	8004154 <LL_ADC_GetMultimode>
 8004496:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4618      	mov	r0, r3
 800449e:	f7ff fece 	bl	800423e <LL_ADC_INJ_IsConversionOngoing>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d001      	beq.n	80044ac <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 80044a8:	2302      	movs	r3, #2
 80044aa:	e0ca      	b.n	8004642 <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044b6:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044be:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10a      	bne.n	80044dc <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d107      	bne.n	80044dc <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d0:	f043 0220 	orr.w	r2, r3, #32
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e0b2      	b.n	8004642 <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d101      	bne.n	80044ea <HAL_ADCEx_InjectedStart_IT+0x62>
 80044e6:	2302      	movs	r3, #2
 80044e8:	e0ab      	b.n	8004642 <HAL_ADCEx_InjectedStart_IT+0x1ba>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2201      	movs	r2, #1
 80044ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7ff fc2c 	bl	8003d50 <ADC_Enable>
 80044f8:	4603      	mov	r3, r0
 80044fa:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80044fc:	7bfb      	ldrb	r3, [r7, #15]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f040 809a 	bne.w	8004638 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800450c:	2b00      	cmp	r3, #0
 800450e:	d006      	beq.n	800451e <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004514:	f023 0208 	bic.w	r2, r3, #8
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	661a      	str	r2, [r3, #96]	@ 0x60
 800451c:	e002      	b.n	8004524 <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004528:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800452c:	f023 0301 	bic.w	r3, r3, #1
 8004530:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a44      	ldr	r2, [pc, #272]	@ (8004650 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d002      	beq.n	8004548 <HAL_ADCEx_InjectedStart_IT+0xc0>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	e001      	b.n	800454c <HAL_ADCEx_InjectedStart_IT+0xc4>
 8004548:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	6812      	ldr	r2, [r2, #0]
 8004550:	4293      	cmp	r3, r2
 8004552:	d002      	beq.n	800455a <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d105      	bne.n	8004566 <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800455e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2260      	movs	r2, #96	@ 0x60
 800456c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d007      	beq.n	8004594 <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004592:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	2b08      	cmp	r3, #8
 800459a:	d110      	bne.n	80045be <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0220 	bic.w	r2, r2, #32
 80045aa:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045ba:	605a      	str	r2, [r3, #4]
          break;
 80045bc:	e010      	b.n	80045e0 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045cc:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f042 0220 	orr.w	r2, r2, #32
 80045dc:	605a      	str	r2, [r3, #4]
          break;
 80045de:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a1a      	ldr	r2, [pc, #104]	@ (8004650 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d002      	beq.n	80045f0 <HAL_ADCEx_InjectedStart_IT+0x168>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	e001      	b.n	80045f4 <HAL_ADCEx_InjectedStart_IT+0x16c>
 80045f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6812      	ldr	r2, [r2, #0]
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d008      	beq.n	800460e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d005      	beq.n	800460e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	2b06      	cmp	r3, #6
 8004606:	d002      	beq.n	800460e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	2b07      	cmp	r3, #7
 800460c:	d10d      	bne.n	800462a <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4618      	mov	r0, r3
 8004614:	f7ff fd40 	bl	8004098 <LL_ADC_INJ_GetTrigAuto>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d110      	bne.n	8004640 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f7ff fdf7 	bl	8004216 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004628:	e00a      	b.n	8004640 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800462e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004636:	e003      	b.n	8004640 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004640:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004642:	4618      	mov	r0, r3
 8004644:	3718      	adds	r7, #24
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	50000300 	.word	0x50000300
 8004650:	50000100 	.word	0x50000100

08004654 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b0b6      	sub	sp, #216	@ 0xd8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80046b4:	2300      	movs	r3, #0
 80046b6:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 80046b8:	2300      	movs	r3, #0
 80046ba:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d102      	bne.n	80046ce <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80046c8:	2302      	movs	r3, #2
 80046ca:	f000 bcb5 	b.w	8005038 <HAL_ADCEx_InjectedConfigChannel+0x994>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2201      	movs	r2, #1
 80046d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d003      	beq.n	80046e6 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d130      	bne.n	8004748 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	2b09      	cmp	r3, #9
 80046ec:	d179      	bne.n	80047e2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d010      	beq.n	8004718 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	0e9b      	lsrs	r3, r3, #26
 80046fc:	025b      	lsls	r3, r3, #9
 80046fe:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004706:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800470a:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004710:	4313      	orrs	r3, r2
 8004712:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004716:	e007      	b.n	8004728 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	0e9b      	lsrs	r3, r3, #26
 800471e:	025b      	lsls	r3, r3, #9
 8004720:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8004724:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800472e:	4b84      	ldr	r3, [pc, #528]	@ (8004940 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004730:	4013      	ands	r3, r2
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6812      	ldr	r2, [r2, #0]
 8004736:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800473a:	430b      	orrs	r3, r1
 800473c:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004744:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004746:	e04c      	b.n	80047e2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800474c:	2b00      	cmp	r3, #0
 800474e:	d11d      	bne.n	800478c <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	6a1a      	ldr	r2, [r3, #32]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00d      	beq.n	8004782 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004770:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8004774:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800477a:	4313      	orrs	r3, r2
 800477c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004780:	e004      	b.n	800478c <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	3b01      	subs	r3, #1
 8004788:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	0e9b      	lsrs	r3, r3, #26
 8004792:	f003 021f 	and.w	r2, r3, #31
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f003 031f 	and.w	r3, r3, #31
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80047a6:	4313      	orrs	r3, r2
 80047a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047b0:	1e5a      	subs	r2, r3, #1
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80047ba:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80047be:	431a      	orrs	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10a      	bne.n	80047e2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80047d2:	4b5b      	ldr	r3, [pc, #364]	@ (8004940 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80047d4:	4013      	ands	r3, r2
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6812      	ldr	r2, [r2, #0]
 80047de:	430b      	orrs	r3, r1
 80047e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7ff fd29 	bl	800423e <LL_ADC_INJ_IsConversionOngoing>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d124      	bne.n	800483c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d112      	bne.n	8004822 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800480c:	055a      	lsls	r2, r3, #21
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004814:	051b      	lsls	r3, r3, #20
 8004816:	431a      	orrs	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	60da      	str	r2, [r3, #12]
 8004820:	e00c      	b.n	800483c <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004832:	055a      	lsls	r2, r3, #21
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	430a      	orrs	r2, r1
 800483a:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4618      	mov	r0, r3
 8004842:	f7ff fcd5 	bl	80041f0 <LL_ADC_REG_IsConversionOngoing>
 8004846:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4618      	mov	r0, r3
 8004850:	f7ff fcf5 	bl	800423e <LL_ADC_INJ_IsConversionOngoing>
 8004854:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004858:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800485c:	2b00      	cmp	r3, #0
 800485e:	f040 822e 	bne.w	8004cbe <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004862:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004866:	2b00      	cmp	r3, #0
 8004868:	f040 8229 	bne.w	8004cbe <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004870:	2b00      	cmp	r3, #0
 8004872:	d003      	beq.n	800487c <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004878:	2b00      	cmp	r3, #0
 800487a:	d116      	bne.n	80048aa <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004882:	2b01      	cmp	r3, #1
 8004884:	d108      	bne.n	8004898 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8004894:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004896:	e01f      	b.n	80048d8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80048a6:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80048a8:	e016      	b.n	80048d8 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d109      	bne.n	80048c8 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048b8:	f043 0220 	orr.w	r2, r3, #32
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80048c6:	e007      	b.n	80048d8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80048d6:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d110      	bne.n	8004904 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f4:	430b      	orrs	r3, r1
 80048f6:	431a      	orrs	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f042 0202 	orr.w	r2, r2, #2
 8004900:	611a      	str	r2, [r3, #16]
 8004902:	e007      	b.n	8004914 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	691a      	ldr	r2, [r3, #16]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f022 0202 	bic.w	r2, r2, #2
 8004912:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800491c:	d112      	bne.n	8004944 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6818      	ldr	r0, [r3, #0]
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2200      	movs	r2, #0
 8004928:	4619      	mov	r1, r3
 800492a:	f7ff fbc3 	bl	80040b4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004936:	4618      	mov	r0, r3
 8004938:	f7ff fb9b 	bl	8004072 <LL_ADC_SetSamplingTimeCommonConfig>
 800493c:	e011      	b.n	8004962 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 800493e:	bf00      	nop
 8004940:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6818      	ldr	r0, [r3, #0]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004950:	461a      	mov	r2, r3
 8004952:	f7ff fbaf 	bl	80040b4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2100      	movs	r1, #0
 800495c:	4618      	mov	r0, r3
 800495e:	f7ff fb88 	bl	8004072 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	695a      	ldr	r2, [r3, #20]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	08db      	lsrs	r3, r3, #3
 800496e:	f003 0303 	and.w	r3, r3, #3
 8004972:	005b      	lsls	r3, r3, #1
 8004974:	fa02 f303 	lsl.w	r3, r2, r3
 8004978:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	691b      	ldr	r3, [r3, #16]
 8004980:	2b04      	cmp	r3, #4
 8004982:	d022      	beq.n	80049ca <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6818      	ldr	r0, [r3, #0]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	6919      	ldr	r1, [r3, #16]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004994:	f7ff fae2 	bl	8003f5c <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6818      	ldr	r0, [r3, #0]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	6919      	ldr	r1, [r3, #16]
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	461a      	mov	r2, r3
 80049a6:	f7ff fb2e 	bl	8004006 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6818      	ldr	r0, [r3, #0]
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d102      	bne.n	80049c0 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80049ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049be:	e000      	b.n	80049c2 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 80049c0:	2300      	movs	r3, #0
 80049c2:	461a      	mov	r2, r3
 80049c4:	f7ff fb3a 	bl	800403c <LL_ADC_SetOffsetSaturation>
 80049c8:	e179      	b.n	8004cbe <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2100      	movs	r1, #0
 80049d0:	4618      	mov	r0, r3
 80049d2:	f7ff fae7 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 80049d6:	4603      	mov	r3, r0
 80049d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d10a      	bne.n	80049f6 <HAL_ADCEx_InjectedConfigChannel+0x352>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2100      	movs	r1, #0
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7ff fadc 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 80049ec:	4603      	mov	r3, r0
 80049ee:	0e9b      	lsrs	r3, r3, #26
 80049f0:	f003 021f 	and.w	r2, r3, #31
 80049f4:	e01e      	b.n	8004a34 <HAL_ADCEx_InjectedConfigChannel+0x390>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2100      	movs	r1, #0
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7ff fad1 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004a02:	4603      	mov	r3, r0
 8004a04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a08:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a0c:	fa93 f3a3 	rbit	r3, r3
 8004a10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8004a14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8004a1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d101      	bne.n	8004a28 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8004a24:	2320      	movs	r3, #32
 8004a26:	e004      	b.n	8004a32 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8004a28:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a2c:	fab3 f383 	clz	r3, r3
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d105      	bne.n	8004a4c <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	0e9b      	lsrs	r3, r3, #26
 8004a46:	f003 031f 	and.w	r3, r3, #31
 8004a4a:	e018      	b.n	8004a7e <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a58:	fa93 f3a3 	rbit	r3, r3
 8004a5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004a60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004a68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d101      	bne.n	8004a74 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8004a70:	2320      	movs	r3, #32
 8004a72:	e004      	b.n	8004a7e <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8004a74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a78:	fab3 f383 	clz	r3, r3
 8004a7c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d106      	bne.n	8004a90 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2200      	movs	r2, #0
 8004a88:	2100      	movs	r1, #0
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f7ff faa0 	bl	8003fd0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2101      	movs	r1, #1
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7ff fa84 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10a      	bne.n	8004abc <HAL_ADCEx_InjectedConfigChannel+0x418>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2101      	movs	r1, #1
 8004aac:	4618      	mov	r0, r3
 8004aae:	f7ff fa79 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	0e9b      	lsrs	r3, r3, #26
 8004ab6:	f003 021f 	and.w	r2, r3, #31
 8004aba:	e01e      	b.n	8004afa <HAL_ADCEx_InjectedConfigChannel+0x456>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2101      	movs	r1, #1
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7ff fa6e 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ad2:	fa93 f3a3 	rbit	r3, r3
 8004ad6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004ada:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ade:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004ae2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8004aea:	2320      	movs	r3, #32
 8004aec:	e004      	b.n	8004af8 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8004aee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004af2:	fab3 f383 	clz	r3, r3
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d105      	bne.n	8004b12 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	0e9b      	lsrs	r3, r3, #26
 8004b0c:	f003 031f 	and.w	r3, r3, #31
 8004b10:	e018      	b.n	8004b44 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b1e:	fa93 f3a3 	rbit	r3, r3
 8004b22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004b26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b2a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004b2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8004b36:	2320      	movs	r3, #32
 8004b38:	e004      	b.n	8004b44 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8004b3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b3e:	fab3 f383 	clz	r3, r3
 8004b42:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d106      	bne.n	8004b56 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	2101      	movs	r1, #1
 8004b50:	4618      	mov	r0, r3
 8004b52:	f7ff fa3d 	bl	8003fd0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2102      	movs	r1, #2
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7ff fa21 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004b62:	4603      	mov	r3, r0
 8004b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10a      	bne.n	8004b82 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2102      	movs	r1, #2
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7ff fa16 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	0e9b      	lsrs	r3, r3, #26
 8004b7c:	f003 021f 	and.w	r2, r3, #31
 8004b80:	e01e      	b.n	8004bc0 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2102      	movs	r1, #2
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f7ff fa0b 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b98:	fa93 f3a3 	rbit	r3, r3
 8004b9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004ba0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ba4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004ba8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d101      	bne.n	8004bb4 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8004bb0:	2320      	movs	r3, #32
 8004bb2:	e004      	b.n	8004bbe <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8004bb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bb8:	fab3 f383 	clz	r3, r3
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d105      	bne.n	8004bd8 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	0e9b      	lsrs	r3, r3, #26
 8004bd2:	f003 031f 	and.w	r3, r3, #31
 8004bd6:	e014      	b.n	8004c02 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bde:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004be0:	fa93 f3a3 	rbit	r3, r3
 8004be4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004be6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004be8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004bec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8004bf4:	2320      	movs	r3, #32
 8004bf6:	e004      	b.n	8004c02 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8004bf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004bfc:	fab3 f383 	clz	r3, r3
 8004c00:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d106      	bne.n	8004c14 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2102      	movs	r1, #2
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff f9de 	bl	8003fd0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2103      	movs	r1, #3
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7ff f9c2 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004c20:	4603      	mov	r3, r0
 8004c22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10a      	bne.n	8004c40 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	2103      	movs	r1, #3
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7ff f9b7 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004c36:	4603      	mov	r3, r0
 8004c38:	0e9b      	lsrs	r3, r3, #26
 8004c3a:	f003 021f 	and.w	r2, r3, #31
 8004c3e:	e017      	b.n	8004c70 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2103      	movs	r1, #3
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7ff f9ac 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c50:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c52:	fa93 f3a3 	rbit	r3, r3
 8004c56:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004c58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c5a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004c5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8004c62:	2320      	movs	r3, #32
 8004c64:	e003      	b.n	8004c6e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8004c66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c68:	fab3 f383 	clz	r3, r3
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d105      	bne.n	8004c88 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	0e9b      	lsrs	r3, r3, #26
 8004c82:	f003 031f 	and.w	r3, r3, #31
 8004c86:	e011      	b.n	8004cac <HAL_ADCEx_InjectedConfigChannel+0x608>
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c90:	fa93 f3a3 	rbit	r3, r3
 8004c94:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004c96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c98:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004c9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d101      	bne.n	8004ca4 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8004ca0:	2320      	movs	r3, #32
 8004ca2:	e003      	b.n	8004cac <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8004ca4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ca6:	fab3 f383 	clz	r3, r3
 8004caa:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d106      	bne.n	8004cbe <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2103      	movs	r1, #3
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7ff f989 	bl	8003fd0 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7ff fa54 	bl	8004170 <LL_ADC_IsEnabled>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f040 8140 	bne.w	8004f50 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6818      	ldr	r0, [r3, #0]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	6819      	ldr	r1, [r3, #0]
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	461a      	mov	r2, r3
 8004cde:	f7ff fa15 	bl	800410c <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	4a8f      	ldr	r2, [pc, #572]	@ (8004f24 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	f040 8131 	bne.w	8004f50 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10b      	bne.n	8004d16 <HAL_ADCEx_InjectedConfigChannel+0x672>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	0e9b      	lsrs	r3, r3, #26
 8004d04:	3301      	adds	r3, #1
 8004d06:	f003 031f 	and.w	r3, r3, #31
 8004d0a:	2b09      	cmp	r3, #9
 8004d0c:	bf94      	ite	ls
 8004d0e:	2301      	movls	r3, #1
 8004d10:	2300      	movhi	r3, #0
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	e019      	b.n	8004d4a <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d1e:	fa93 f3a3 	rbit	r3, r3
 8004d22:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004d24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d26:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004d28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d101      	bne.n	8004d32 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8004d2e:	2320      	movs	r3, #32
 8004d30:	e003      	b.n	8004d3a <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8004d32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d34:	fab3 f383 	clz	r3, r3
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	f003 031f 	and.w	r3, r3, #31
 8004d40:	2b09      	cmp	r3, #9
 8004d42:	bf94      	ite	ls
 8004d44:	2301      	movls	r3, #1
 8004d46:	2300      	movhi	r3, #0
 8004d48:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d079      	beq.n	8004e42 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d107      	bne.n	8004d6a <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	0e9b      	lsrs	r3, r3, #26
 8004d60:	3301      	adds	r3, #1
 8004d62:	069b      	lsls	r3, r3, #26
 8004d64:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d68:	e015      	b.n	8004d96 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d72:	fa93 f3a3 	rbit	r3, r3
 8004d76:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004d78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d7a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004d7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d101      	bne.n	8004d86 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8004d82:	2320      	movs	r3, #32
 8004d84:	e003      	b.n	8004d8e <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8004d86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d88:	fab3 f383 	clz	r3, r3
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	3301      	adds	r3, #1
 8004d90:	069b      	lsls	r3, r3, #26
 8004d92:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d109      	bne.n	8004db6 <HAL_ADCEx_InjectedConfigChannel+0x712>
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	0e9b      	lsrs	r3, r3, #26
 8004da8:	3301      	adds	r3, #1
 8004daa:	f003 031f 	and.w	r3, r3, #31
 8004dae:	2101      	movs	r1, #1
 8004db0:	fa01 f303 	lsl.w	r3, r1, r3
 8004db4:	e017      	b.n	8004de6 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dbe:	fa93 f3a3 	rbit	r3, r3
 8004dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dc6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004dc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8004dce:	2320      	movs	r3, #32
 8004dd0:	e003      	b.n	8004dda <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8004dd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dd4:	fab3 f383 	clz	r3, r3
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	3301      	adds	r3, #1
 8004ddc:	f003 031f 	and.w	r3, r3, #31
 8004de0:	2101      	movs	r1, #1
 8004de2:	fa01 f303 	lsl.w	r3, r1, r3
 8004de6:	ea42 0103 	orr.w	r1, r2, r3
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10a      	bne.n	8004e0c <HAL_ADCEx_InjectedConfigChannel+0x768>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	0e9b      	lsrs	r3, r3, #26
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	f003 021f 	and.w	r2, r3, #31
 8004e02:	4613      	mov	r3, r2
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	4413      	add	r3, r2
 8004e08:	051b      	lsls	r3, r3, #20
 8004e0a:	e018      	b.n	8004e3e <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e14:	fa93 f3a3 	rbit	r3, r3
 8004e18:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d101      	bne.n	8004e28 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8004e24:	2320      	movs	r3, #32
 8004e26:	e003      	b.n	8004e30 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8004e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e2a:	fab3 f383 	clz	r3, r3
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	3301      	adds	r3, #1
 8004e32:	f003 021f 	and.w	r2, r3, #31
 8004e36:	4613      	mov	r3, r2
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	4413      	add	r3, r2
 8004e3c:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e3e:	430b      	orrs	r3, r1
 8004e40:	e081      	b.n	8004f46 <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d107      	bne.n	8004e5e <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	0e9b      	lsrs	r3, r3, #26
 8004e54:	3301      	adds	r3, #1
 8004e56:	069b      	lsls	r3, r3, #26
 8004e58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e5c:	e015      	b.n	8004e8a <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e66:	fa93 f3a3 	rbit	r3, r3
 8004e6a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8004e76:	2320      	movs	r3, #32
 8004e78:	e003      	b.n	8004e82 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8004e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e7c:	fab3 f383 	clz	r3, r3
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	3301      	adds	r3, #1
 8004e84:	069b      	lsls	r3, r3, #26
 8004e86:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d109      	bne.n	8004eaa <HAL_ADCEx_InjectedConfigChannel+0x806>
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	0e9b      	lsrs	r3, r3, #26
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	f003 031f 	and.w	r3, r3, #31
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ea8:	e017      	b.n	8004eda <HAL_ADCEx_InjectedConfigChannel+0x836>
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	fa93 f3a3 	rbit	r3, r3
 8004eb6:	61bb      	str	r3, [r7, #24]
  return result;
 8004eb8:	69bb      	ldr	r3, [r7, #24]
 8004eba:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004ebc:	6a3b      	ldr	r3, [r7, #32]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8004ec2:	2320      	movs	r3, #32
 8004ec4:	e003      	b.n	8004ece <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	fab3 f383 	clz	r3, r3
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	3301      	adds	r3, #1
 8004ed0:	f003 031f 	and.w	r3, r3, #31
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8004eda:	ea42 0103 	orr.w	r1, r2, r3
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10d      	bne.n	8004f06 <HAL_ADCEx_InjectedConfigChannel+0x862>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	0e9b      	lsrs	r3, r3, #26
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	f003 021f 	and.w	r2, r3, #31
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	005b      	lsls	r3, r3, #1
 8004efa:	4413      	add	r3, r2
 8004efc:	3b1e      	subs	r3, #30
 8004efe:	051b      	lsls	r3, r3, #20
 8004f00:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004f04:	e01e      	b.n	8004f44 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	fa93 f3a3 	rbit	r3, r3
 8004f12:	60fb      	str	r3, [r7, #12]
  return result;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d104      	bne.n	8004f28 <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8004f1e:	2320      	movs	r3, #32
 8004f20:	e006      	b.n	8004f30 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8004f22:	bf00      	nop
 8004f24:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	fab3 f383 	clz	r3, r3
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	3301      	adds	r3, #1
 8004f32:	f003 021f 	and.w	r2, r3, #31
 8004f36:	4613      	mov	r3, r2
 8004f38:	005b      	lsls	r3, r3, #1
 8004f3a:	4413      	add	r3, r2
 8004f3c:	3b1e      	subs	r3, #30
 8004f3e:	051b      	lsls	r3, r3, #20
 8004f40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f44:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	f7ff f8b2 	bl	80040b4 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	4b3a      	ldr	r3, [pc, #232]	@ (8005040 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8004f56:	4013      	ands	r3, r2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d067      	beq.n	800502c <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f5c:	4839      	ldr	r0, [pc, #228]	@ (8005044 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004f5e:	f7fe ffef 	bl	8003f40 <LL_ADC_GetCommonPathInternalCh>
 8004f62:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a37      	ldr	r2, [pc, #220]	@ (8005048 <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d004      	beq.n	8004f7a <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a35      	ldr	r2, [pc, #212]	@ (800504c <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d127      	bne.n	8004fca <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004f7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d121      	bne.n	8004fca <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f8e:	d14d      	bne.n	800502c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f94:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f98:	4619      	mov	r1, r3
 8004f9a:	482a      	ldr	r0, [pc, #168]	@ (8005044 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004f9c:	f7fe ffbd 	bl	8003f1a <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004fa0:	4b2b      	ldr	r3, [pc, #172]	@ (8005050 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	099b      	lsrs	r3, r3, #6
 8004fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8005054 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8004fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fac:	099a      	lsrs	r2, r3, #6
 8004fae:	4613      	mov	r3, r2
 8004fb0:	005b      	lsls	r3, r3, #1
 8004fb2:	4413      	add	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8004fb8:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004fba:	e002      	b.n	8004fc2 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1f9      	bne.n	8004fbc <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fc8:	e030      	b.n	800502c <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a22      	ldr	r2, [pc, #136]	@ (8005058 <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d113      	bne.n	8004ffc <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004fd4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004fd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10d      	bne.n	8004ffc <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800505c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d020      	beq.n	800502c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004fee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	4813      	ldr	r0, [pc, #76]	@ (8005044 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004ff6:	f7fe ff90 	bl	8003f1a <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ffa:	e017      	b.n	800502c <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a17      	ldr	r2, [pc, #92]	@ (8005060 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d112      	bne.n	800502c <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005006:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800500a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10c      	bne.n	800502c <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a11      	ldr	r2, [pc, #68]	@ (800505c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d007      	beq.n	800502c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800501c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005020:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005024:	4619      	mov	r1, r3
 8005026:	4807      	ldr	r0, [pc, #28]	@ (8005044 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8005028:	f7fe ff77 	bl	8003f1a <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005034:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005038:	4618      	mov	r0, r3
 800503a:	37d8      	adds	r7, #216	@ 0xd8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	80080000 	.word	0x80080000
 8005044:	50000300 	.word	0x50000300
 8005048:	c3210000 	.word	0xc3210000
 800504c:	90c00010 	.word	0x90c00010
 8005050:	20000000 	.word	0x20000000
 8005054:	053e2d63 	.word	0x053e2d63
 8005058:	c7520000 	.word	0xc7520000
 800505c:	50000100 	.word	0x50000100
 8005060:	cb840000 	.word	0xcb840000

08005064 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005064:	b590      	push	{r4, r7, lr}
 8005066:	b0a1      	sub	sp, #132	@ 0x84
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800506e:	2300      	movs	r3, #0
 8005070:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800507a:	2b01      	cmp	r3, #1
 800507c:	d101      	bne.n	8005082 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800507e:	2302      	movs	r3, #2
 8005080:	e08b      	b.n	800519a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800508a:	2300      	movs	r3, #0
 800508c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800508e:	2300      	movs	r3, #0
 8005090:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800509a:	d102      	bne.n	80050a2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800509c:	4b41      	ldr	r3, [pc, #260]	@ (80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800509e:	60bb      	str	r3, [r7, #8]
 80050a0:	e001      	b.n	80050a6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80050a2:	2300      	movs	r3, #0
 80050a4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10b      	bne.n	80050c4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b0:	f043 0220 	orr.w	r2, r3, #32
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e06a      	b.n	800519a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7ff f892 	bl	80041f0 <LL_ADC_REG_IsConversionOngoing>
 80050cc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff f88c 	bl	80041f0 <LL_ADC_REG_IsConversionOngoing>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d14c      	bne.n	8005178 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80050de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d149      	bne.n	8005178 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80050e4:	4b30      	ldr	r3, [pc, #192]	@ (80051a8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80050e6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d028      	beq.n	8005142 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80050f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	6859      	ldr	r1, [r3, #4]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005102:	035b      	lsls	r3, r3, #13
 8005104:	430b      	orrs	r3, r1
 8005106:	431a      	orrs	r2, r3
 8005108:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800510a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800510c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005110:	f7ff f82e 	bl	8004170 <LL_ADC_IsEnabled>
 8005114:	4604      	mov	r4, r0
 8005116:	4823      	ldr	r0, [pc, #140]	@ (80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005118:	f7ff f82a 	bl	8004170 <LL_ADC_IsEnabled>
 800511c:	4603      	mov	r3, r0
 800511e:	4323      	orrs	r3, r4
 8005120:	2b00      	cmp	r3, #0
 8005122:	d133      	bne.n	800518c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005124:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800512c:	f023 030f 	bic.w	r3, r3, #15
 8005130:	683a      	ldr	r2, [r7, #0]
 8005132:	6811      	ldr	r1, [r2, #0]
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	6892      	ldr	r2, [r2, #8]
 8005138:	430a      	orrs	r2, r1
 800513a:	431a      	orrs	r2, r3
 800513c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800513e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005140:	e024      	b.n	800518c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005142:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800514a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800514c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800514e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005152:	f7ff f80d 	bl	8004170 <LL_ADC_IsEnabled>
 8005156:	4604      	mov	r4, r0
 8005158:	4812      	ldr	r0, [pc, #72]	@ (80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800515a:	f7ff f809 	bl	8004170 <LL_ADC_IsEnabled>
 800515e:	4603      	mov	r3, r0
 8005160:	4323      	orrs	r3, r4
 8005162:	2b00      	cmp	r3, #0
 8005164:	d112      	bne.n	800518c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005166:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800516e:	f023 030f 	bic.w	r3, r3, #15
 8005172:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005174:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005176:	e009      	b.n	800518c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800517c:	f043 0220 	orr.w	r2, r3, #32
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800518a:	e000      	b.n	800518e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800518c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005196:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800519a:	4618      	mov	r0, r3
 800519c:	3784      	adds	r7, #132	@ 0x84
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd90      	pop	{r4, r7, pc}
 80051a2:	bf00      	nop
 80051a4:	50000100 	.word	0x50000100
 80051a8:	50000300 	.word	0x50000300

080051ac <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80051b4:	4b05      	ldr	r3, [pc, #20]	@ (80051cc <LL_EXTI_EnableIT_0_31+0x20>)
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	4904      	ldr	r1, [pc, #16]	@ (80051cc <LL_EXTI_EnableIT_0_31+0x20>)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4313      	orrs	r3, r2
 80051be:	600b      	str	r3, [r1, #0]
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr
 80051cc:	40010400 	.word	0x40010400

080051d0 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80051d8:	4b06      	ldr	r3, [pc, #24]	@ (80051f4 <LL_EXTI_DisableIT_0_31+0x24>)
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	43db      	mvns	r3, r3
 80051e0:	4904      	ldr	r1, [pc, #16]	@ (80051f4 <LL_EXTI_DisableIT_0_31+0x24>)
 80051e2:	4013      	ands	r3, r2
 80051e4:	600b      	str	r3, [r1, #0]
}
 80051e6:	bf00      	nop
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	40010400 	.word	0x40010400

080051f8 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005200:	4b05      	ldr	r3, [pc, #20]	@ (8005218 <LL_EXTI_EnableEvent_0_31+0x20>)
 8005202:	685a      	ldr	r2, [r3, #4]
 8005204:	4904      	ldr	r1, [pc, #16]	@ (8005218 <LL_EXTI_EnableEvent_0_31+0x20>)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4313      	orrs	r3, r2
 800520a:	604b      	str	r3, [r1, #4]

}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	40010400 	.word	0x40010400

0800521c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005224:	4b06      	ldr	r3, [pc, #24]	@ (8005240 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005226:	685a      	ldr	r2, [r3, #4]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	43db      	mvns	r3, r3
 800522c:	4904      	ldr	r1, [pc, #16]	@ (8005240 <LL_EXTI_DisableEvent_0_31+0x24>)
 800522e:	4013      	ands	r3, r2
 8005230:	604b      	str	r3, [r1, #4]
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	40010400 	.word	0x40010400

08005244 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005244:	b480      	push	{r7}
 8005246:	b083      	sub	sp, #12
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800524c:	4b05      	ldr	r3, [pc, #20]	@ (8005264 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800524e:	689a      	ldr	r2, [r3, #8]
 8005250:	4904      	ldr	r1, [pc, #16]	@ (8005264 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4313      	orrs	r3, r2
 8005256:	608b      	str	r3, [r1, #8]

}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	40010400 	.word	0x40010400

08005268 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005270:	4b06      	ldr	r3, [pc, #24]	@ (800528c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8005272:	689a      	ldr	r2, [r3, #8]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	43db      	mvns	r3, r3
 8005278:	4904      	ldr	r1, [pc, #16]	@ (800528c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800527a:	4013      	ands	r3, r2
 800527c:	608b      	str	r3, [r1, #8]

}
 800527e:	bf00      	nop
 8005280:	370c      	adds	r7, #12
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	40010400 	.word	0x40010400

08005290 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005298:	4b05      	ldr	r3, [pc, #20]	@ (80052b0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800529a:	68da      	ldr	r2, [r3, #12]
 800529c:	4904      	ldr	r1, [pc, #16]	@ (80052b0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	60cb      	str	r3, [r1, #12]
}
 80052a4:	bf00      	nop
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr
 80052b0:	40010400 	.word	0x40010400

080052b4 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80052bc:	4b06      	ldr	r3, [pc, #24]	@ (80052d8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80052be:	68da      	ldr	r2, [r3, #12]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	43db      	mvns	r3, r3
 80052c4:	4904      	ldr	r1, [pc, #16]	@ (80052d8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80052c6:	4013      	ands	r3, r2
 80052c8:	60cb      	str	r3, [r1, #12]
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	40010400 	.word	0x40010400

080052dc <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80052e4:	4b07      	ldr	r3, [pc, #28]	@ (8005304 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80052e6:	695a      	ldr	r2, [r3, #20]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4013      	ands	r3, r2
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d101      	bne.n	80052f6 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr
 8005304:	40010400 	.word	0x40010400

08005308 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005310:	4a04      	ldr	r2, [pc, #16]	@ (8005324 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6153      	str	r3, [r2, #20]
}
 8005316:	bf00      	nop
 8005318:	370c      	adds	r7, #12
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	40010400 	.word	0x40010400

08005328 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b088      	sub	sp, #32
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005330:	2300      	movs	r3, #0
 8005332:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005334:	2300      	movs	r3, #0
 8005336:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d102      	bne.n	8005344 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	77fb      	strb	r3, [r7, #31]
 8005342:	e0bc      	b.n	80054be <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800534e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005352:	d102      	bne.n	800535a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	77fb      	strb	r3, [r7, #31]
 8005358:	e0b1      	b.n	80054be <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	7f5b      	ldrb	r3, [r3, #29]
 800535e:	b2db      	uxtb	r3, r3
 8005360:	2b00      	cmp	r3, #0
 8005362:	d108      	bne.n	8005376 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f7fc f8a7 	bl	80014c4 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005380:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	695b      	ldr	r3, [r3, #20]
 8005390:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	68db      	ldr	r3, [r3, #12]
 8005396:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 800539c:	4313      	orrs	r3, r2
 800539e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	4b48      	ldr	r3, [pc, #288]	@ (80054c8 <HAL_COMP_Init+0x1a0>)
 80053a8:	4013      	ands	r3, r2
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	6812      	ldr	r2, [r2, #0]
 80053ae:	6979      	ldr	r1, [r7, #20]
 80053b0:	430b      	orrs	r3, r1
 80053b2:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d016      	beq.n	80053f0 <HAL_COMP_Init+0xc8>
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d113      	bne.n	80053f0 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053c8:	4b40      	ldr	r3, [pc, #256]	@ (80054cc <HAL_COMP_Init+0x1a4>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	099b      	lsrs	r3, r3, #6
 80053ce:	4a40      	ldr	r2, [pc, #256]	@ (80054d0 <HAL_COMP_Init+0x1a8>)
 80053d0:	fba2 2303 	umull	r2, r3, r2, r3
 80053d4:	099b      	lsrs	r3, r3, #6
 80053d6:	1c5a      	adds	r2, r3, #1
 80053d8:	4613      	mov	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	4413      	add	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80053e2:	e002      	b.n	80053ea <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	3b01      	subs	r3, #1
 80053e8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d1f9      	bne.n	80053e4 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a37      	ldr	r2, [pc, #220]	@ (80054d4 <HAL_COMP_Init+0x1ac>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d012      	beq.n	8005420 <HAL_COMP_Init+0xf8>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a36      	ldr	r2, [pc, #216]	@ (80054d8 <HAL_COMP_Init+0x1b0>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d00a      	beq.n	800541a <HAL_COMP_Init+0xf2>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a34      	ldr	r2, [pc, #208]	@ (80054dc <HAL_COMP_Init+0x1b4>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d102      	bne.n	8005414 <HAL_COMP_Init+0xec>
 800540e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8005412:	e007      	b.n	8005424 <HAL_COMP_Init+0xfc>
 8005414:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005418:	e004      	b.n	8005424 <HAL_COMP_Init+0xfc>
 800541a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800541e:	e001      	b.n	8005424 <HAL_COMP_Init+0xfc>
 8005420:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005424:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	f003 0303 	and.w	r3, r3, #3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d037      	beq.n	80054a2 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	f003 0310 	and.w	r3, r3, #16
 800543a:	2b00      	cmp	r3, #0
 800543c:	d003      	beq.n	8005446 <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800543e:	6938      	ldr	r0, [r7, #16]
 8005440:	f7ff ff00 	bl	8005244 <LL_EXTI_EnableRisingTrig_0_31>
 8005444:	e002      	b.n	800544c <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8005446:	6938      	ldr	r0, [r7, #16]
 8005448:	f7ff ff0e 	bl	8005268 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	699b      	ldr	r3, [r3, #24]
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	d003      	beq.n	8005460 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8005458:	6938      	ldr	r0, [r7, #16]
 800545a:	f7ff ff19 	bl	8005290 <LL_EXTI_EnableFallingTrig_0_31>
 800545e:	e002      	b.n	8005466 <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8005460:	6938      	ldr	r0, [r7, #16]
 8005462:	f7ff ff27 	bl	80052b4 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8005466:	6938      	ldr	r0, [r7, #16]
 8005468:	f7ff ff4e 	bl	8005308 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	699b      	ldr	r3, [r3, #24]
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8005478:	6938      	ldr	r0, [r7, #16]
 800547a:	f7ff febd 	bl	80051f8 <LL_EXTI_EnableEvent_0_31>
 800547e:	e002      	b.n	8005486 <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8005480:	6938      	ldr	r0, [r7, #16]
 8005482:	f7ff fecb 	bl	800521c <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8005492:	6938      	ldr	r0, [r7, #16]
 8005494:	f7ff fe8a 	bl	80051ac <LL_EXTI_EnableIT_0_31>
 8005498:	e009      	b.n	80054ae <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 800549a:	6938      	ldr	r0, [r7, #16]
 800549c:	f7ff fe98 	bl	80051d0 <LL_EXTI_DisableIT_0_31>
 80054a0:	e005      	b.n	80054ae <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 80054a2:	6938      	ldr	r0, [r7, #16]
 80054a4:	f7ff feba 	bl	800521c <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 80054a8:	6938      	ldr	r0, [r7, #16]
 80054aa:	f7ff fe91 	bl	80051d0 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	7f5b      	ldrb	r3, [r3, #29]
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d102      	bne.n	80054be <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80054be:	7ffb      	ldrb	r3, [r7, #31]
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3720      	adds	r7, #32
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	ff007e0f 	.word	0xff007e0f
 80054cc:	20000000 	.word	0x20000000
 80054d0:	053e2d63 	.word	0x053e2d63
 80054d4:	40010200 	.word	0x40010200
 80054d8:	40010204 	.word	0x40010204
 80054dc:	40010208 	.word	0x40010208

080054e0 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b085      	sub	sp, #20
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 80054e8:	2300      	movs	r3, #0
 80054ea:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80054ec:	2300      	movs	r3, #0
 80054ee:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d102      	bne.n	80054fc <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	73fb      	strb	r3, [r7, #15]
 80054fa:	e02e      	b.n	800555a <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005506:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800550a:	d102      	bne.n	8005512 <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	73fb      	strb	r3, [r7, #15]
 8005510:	e023      	b.n	800555a <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	7f5b      	ldrb	r3, [r3, #29]
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b01      	cmp	r3, #1
 800551a:	d11c      	bne.n	8005556 <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f042 0201 	orr.w	r2, r2, #1
 800552a:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2202      	movs	r2, #2
 8005530:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 8005532:	4b0d      	ldr	r3, [pc, #52]	@ (8005568 <HAL_COMP_Start+0x88>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a0d      	ldr	r2, [pc, #52]	@ (800556c <HAL_COMP_Start+0x8c>)
 8005538:	fba2 2303 	umull	r2, r3, r2, r3
 800553c:	0cda      	lsrs	r2, r3, #19
 800553e:	4613      	mov	r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	4413      	add	r3, r2
 8005544:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005546:	e002      	b.n	800554e <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	3b01      	subs	r3, #1
 800554c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1f9      	bne.n	8005548 <HAL_COMP_Start+0x68>
 8005554:	e001      	b.n	800555a <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800555a:	7bfb      	ldrb	r3, [r7, #15]
}
 800555c:	4618      	mov	r0, r3
 800555e:	3714      	adds	r7, #20
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr
 8005568:	20000000 	.word	0x20000000
 800556c:	431bde83 	.word	0x431bde83

08005570 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a17      	ldr	r2, [pc, #92]	@ (80055dc <HAL_COMP_IRQHandler+0x6c>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d012      	beq.n	80055a8 <HAL_COMP_IRQHandler+0x38>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a16      	ldr	r2, [pc, #88]	@ (80055e0 <HAL_COMP_IRQHandler+0x70>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d00a      	beq.n	80055a2 <HAL_COMP_IRQHandler+0x32>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a14      	ldr	r2, [pc, #80]	@ (80055e4 <HAL_COMP_IRQHandler+0x74>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d102      	bne.n	800559c <HAL_COMP_IRQHandler+0x2c>
 8005596:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800559a:	e007      	b.n	80055ac <HAL_COMP_IRQHandler+0x3c>
 800559c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80055a0:	e004      	b.n	80055ac <HAL_COMP_IRQHandler+0x3c>
 80055a2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80055a6:	e001      	b.n	80055ac <HAL_COMP_IRQHandler+0x3c>
 80055a8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80055ac:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 80055ae:	2300      	movs	r3, #0
 80055b0:	60fb      	str	r3, [r7, #12]
    {
      tmp_comp_exti_flag_set = 1UL;
    }
  }
#else
  if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 80055b2:	68b8      	ldr	r0, [r7, #8]
 80055b4:	f7ff fe92 	bl	80052dc <LL_EXTI_IsActiveFlag_0_31>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <HAL_COMP_IRQHandler+0x52>
  {
    tmp_comp_exti_flag_set = 1UL;
 80055be:	2301      	movs	r3, #1
 80055c0:	60fb      	str	r3, [r7, #12]
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d005      	beq.n	80055d4 <HAL_COMP_IRQHandler+0x64>
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
    }
#else
    LL_EXTI_ClearFlag_0_31(exti_line);
 80055c8:	68b8      	ldr	r0, [r7, #8]
 80055ca:	f7ff fe9d 	bl	8005308 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f80a 	bl	80055e8 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 80055d4:	bf00      	nop
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	40010200 	.word	0x40010200
 80055e0:	40010204 	.word	0x40010204
 80055e4:	40010208 	.word	0x40010208

080055e8 <HAL_COMP_TriggerCallback>:
  * @brief  Comparator trigger callback.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_TriggerCallback should be implemented in the user file
   */
}
 80055f0:	bf00      	nop
 80055f2:	370c      	adds	r7, #12
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f003 0307 	and.w	r3, r3, #7
 800560a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800560c:	4b0c      	ldr	r3, [pc, #48]	@ (8005640 <__NVIC_SetPriorityGrouping+0x44>)
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005618:	4013      	ands	r3, r2
 800561a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005624:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005628:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800562c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800562e:	4a04      	ldr	r2, [pc, #16]	@ (8005640 <__NVIC_SetPriorityGrouping+0x44>)
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	60d3      	str	r3, [r2, #12]
}
 8005634:	bf00      	nop
 8005636:	3714      	adds	r7, #20
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	e000ed00 	.word	0xe000ed00

08005644 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005644:	b480      	push	{r7}
 8005646:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005648:	4b04      	ldr	r3, [pc, #16]	@ (800565c <__NVIC_GetPriorityGrouping+0x18>)
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	0a1b      	lsrs	r3, r3, #8
 800564e:	f003 0307 	and.w	r3, r3, #7
}
 8005652:	4618      	mov	r0, r3
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr
 800565c:	e000ed00 	.word	0xe000ed00

08005660 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	4603      	mov	r3, r0
 8005668:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800566a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800566e:	2b00      	cmp	r3, #0
 8005670:	db0b      	blt.n	800568a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005672:	79fb      	ldrb	r3, [r7, #7]
 8005674:	f003 021f 	and.w	r2, r3, #31
 8005678:	4907      	ldr	r1, [pc, #28]	@ (8005698 <__NVIC_EnableIRQ+0x38>)
 800567a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567e:	095b      	lsrs	r3, r3, #5
 8005680:	2001      	movs	r0, #1
 8005682:	fa00 f202 	lsl.w	r2, r0, r2
 8005686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800568a:	bf00      	nop
 800568c:	370c      	adds	r7, #12
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	e000e100 	.word	0xe000e100

0800569c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	4603      	mov	r3, r0
 80056a4:	6039      	str	r1, [r7, #0]
 80056a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	db0a      	blt.n	80056c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	b2da      	uxtb	r2, r3
 80056b4:	490c      	ldr	r1, [pc, #48]	@ (80056e8 <__NVIC_SetPriority+0x4c>)
 80056b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ba:	0112      	lsls	r2, r2, #4
 80056bc:	b2d2      	uxtb	r2, r2
 80056be:	440b      	add	r3, r1
 80056c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056c4:	e00a      	b.n	80056dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	b2da      	uxtb	r2, r3
 80056ca:	4908      	ldr	r1, [pc, #32]	@ (80056ec <__NVIC_SetPriority+0x50>)
 80056cc:	79fb      	ldrb	r3, [r7, #7]
 80056ce:	f003 030f 	and.w	r3, r3, #15
 80056d2:	3b04      	subs	r3, #4
 80056d4:	0112      	lsls	r2, r2, #4
 80056d6:	b2d2      	uxtb	r2, r2
 80056d8:	440b      	add	r3, r1
 80056da:	761a      	strb	r2, [r3, #24]
}
 80056dc:	bf00      	nop
 80056de:	370c      	adds	r7, #12
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr
 80056e8:	e000e100 	.word	0xe000e100
 80056ec:	e000ed00 	.word	0xe000ed00

080056f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b089      	sub	sp, #36	@ 0x24
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f003 0307 	and.w	r3, r3, #7
 8005702:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	f1c3 0307 	rsb	r3, r3, #7
 800570a:	2b04      	cmp	r3, #4
 800570c:	bf28      	it	cs
 800570e:	2304      	movcs	r3, #4
 8005710:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	3304      	adds	r3, #4
 8005716:	2b06      	cmp	r3, #6
 8005718:	d902      	bls.n	8005720 <NVIC_EncodePriority+0x30>
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	3b03      	subs	r3, #3
 800571e:	e000      	b.n	8005722 <NVIC_EncodePriority+0x32>
 8005720:	2300      	movs	r3, #0
 8005722:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005724:	f04f 32ff 	mov.w	r2, #4294967295
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	fa02 f303 	lsl.w	r3, r2, r3
 800572e:	43da      	mvns	r2, r3
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	401a      	ands	r2, r3
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005738:	f04f 31ff 	mov.w	r1, #4294967295
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	fa01 f303 	lsl.w	r3, r1, r3
 8005742:	43d9      	mvns	r1, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005748:	4313      	orrs	r3, r2
         );
}
 800574a:	4618      	mov	r0, r3
 800574c:	3724      	adds	r7, #36	@ 0x24
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
	...

08005758 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	3b01      	subs	r3, #1
 8005764:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005768:	d301      	bcc.n	800576e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800576a:	2301      	movs	r3, #1
 800576c:	e00f      	b.n	800578e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800576e:	4a0a      	ldr	r2, [pc, #40]	@ (8005798 <SysTick_Config+0x40>)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	3b01      	subs	r3, #1
 8005774:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005776:	210f      	movs	r1, #15
 8005778:	f04f 30ff 	mov.w	r0, #4294967295
 800577c:	f7ff ff8e 	bl	800569c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005780:	4b05      	ldr	r3, [pc, #20]	@ (8005798 <SysTick_Config+0x40>)
 8005782:	2200      	movs	r2, #0
 8005784:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005786:	4b04      	ldr	r3, [pc, #16]	@ (8005798 <SysTick_Config+0x40>)
 8005788:	2207      	movs	r2, #7
 800578a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	e000e010 	.word	0xe000e010

0800579c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f7ff ff29 	bl	80055fc <__NVIC_SetPriorityGrouping>
}
 80057aa:	bf00      	nop
 80057ac:	3708      	adds	r7, #8
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b086      	sub	sp, #24
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	4603      	mov	r3, r0
 80057ba:	60b9      	str	r1, [r7, #8]
 80057bc:	607a      	str	r2, [r7, #4]
 80057be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80057c0:	f7ff ff40 	bl	8005644 <__NVIC_GetPriorityGrouping>
 80057c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	68b9      	ldr	r1, [r7, #8]
 80057ca:	6978      	ldr	r0, [r7, #20]
 80057cc:	f7ff ff90 	bl	80056f0 <NVIC_EncodePriority>
 80057d0:	4602      	mov	r2, r0
 80057d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057d6:	4611      	mov	r1, r2
 80057d8:	4618      	mov	r0, r3
 80057da:	f7ff ff5f 	bl	800569c <__NVIC_SetPriority>
}
 80057de:	bf00      	nop
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b082      	sub	sp, #8
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	4603      	mov	r3, r0
 80057ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f7ff ff33 	bl	8005660 <__NVIC_EnableIRQ>
}
 80057fa:	bf00      	nop
 80057fc:	3708      	adds	r7, #8
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}

08005802 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b082      	sub	sp, #8
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7ff ffa4 	bl	8005758 <SysTick_Config>
 8005810:	4603      	mov	r3, r0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b082      	sub	sp, #8
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d101      	bne.n	800582c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e014      	b.n	8005856 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	791b      	ldrb	r3, [r3, #4]
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d105      	bne.n	8005842 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7fb feb7 	bl	80015b0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2202      	movs	r2, #2
 8005846:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3708      	adds	r7, #8
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
	...

08005860 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e056      	b.n	8005922 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	795b      	ldrb	r3, [r3, #5]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d101      	bne.n	8005880 <HAL_DAC_Start+0x20>
 800587c:	2302      	movs	r3, #2
 800587e:	e050      	b.n	8005922 <HAL_DAC_Start+0xc2>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2202      	movs	r2, #2
 800588a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6819      	ldr	r1, [r3, #0]
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	f003 0310 	and.w	r3, r3, #16
 8005898:	2201      	movs	r2, #1
 800589a:	409a      	lsls	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	430a      	orrs	r2, r1
 80058a2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80058a4:	4b22      	ldr	r3, [pc, #136]	@ (8005930 <HAL_DAC_Start+0xd0>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	099b      	lsrs	r3, r3, #6
 80058aa:	4a22      	ldr	r2, [pc, #136]	@ (8005934 <HAL_DAC_Start+0xd4>)
 80058ac:	fba2 2303 	umull	r2, r3, r2, r3
 80058b0:	099b      	lsrs	r3, r3, #6
 80058b2:	3301      	adds	r3, #1
 80058b4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80058b6:	e002      	b.n	80058be <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	3b01      	subs	r3, #1
 80058bc:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d1f9      	bne.n	80058b8 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10f      	bne.n	80058ea <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d11d      	bne.n	8005914 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685a      	ldr	r2, [r3, #4]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 0201 	orr.w	r2, r2, #1
 80058e6:	605a      	str	r2, [r3, #4]
 80058e8:	e014      	b.n	8005914 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	f003 0310 	and.w	r3, r3, #16
 80058fa:	2102      	movs	r1, #2
 80058fc:	fa01 f303 	lsl.w	r3, r1, r3
 8005900:	429a      	cmp	r2, r3
 8005902:	d107      	bne.n	8005914 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	685a      	ldr	r2, [r3, #4]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0202 	orr.w	r2, r2, #2
 8005912:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	20000000 	.word	0x20000000
 8005934:	053e2d63 	.word	0x053e2d63

08005938 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005938:	b480      	push	{r7}
 800593a:	b087      	sub	sp, #28
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
 8005944:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005946:	2300      	movs	r3, #0
 8005948:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d101      	bne.n	8005954 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e018      	b.n	8005986 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d105      	bne.n	8005972 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4413      	add	r3, r2
 800596c:	3308      	adds	r3, #8
 800596e:	617b      	str	r3, [r7, #20]
 8005970:	e004      	b.n	800597c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005972:	697a      	ldr	r2, [r7, #20]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4413      	add	r3, r2
 8005978:	3314      	adds	r3, #20
 800597a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	461a      	mov	r2, r3
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	371c      	adds	r7, #28
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
	...

08005994 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b08a      	sub	sp, #40	@ 0x28
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059a0:	2300      	movs	r3, #0
 80059a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d002      	beq.n	80059b0 <HAL_DAC_ConfigChannel+0x1c>
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e19e      	b.n	8005cf2 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	795b      	ldrb	r3, [r3, #5]
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d101      	bne.n	80059c0 <HAL_DAC_ConfigChannel+0x2c>
 80059bc:	2302      	movs	r3, #2
 80059be:	e198      	b.n	8005cf2 <HAL_DAC_ConfigChannel+0x35e>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2201      	movs	r2, #1
 80059c4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2202      	movs	r2, #2
 80059ca:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	2b04      	cmp	r3, #4
 80059d2:	d17a      	bne.n	8005aca <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80059d4:	f7fc fed4 	bl	8002780 <HAL_GetTick>
 80059d8:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d13d      	bne.n	8005a5c <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059e0:	e018      	b.n	8005a14 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80059e2:	f7fc fecd 	bl	8002780 <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d911      	bls.n	8005a14 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	f043 0208 	orr.w	r2, r3, #8
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2203      	movs	r2, #3
 8005a0e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e16e      	b.n	8005cf2 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d1df      	bne.n	80059e2 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8005a2c:	e020      	b.n	8005a70 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005a2e:	f7fc fea7 	bl	8002780 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d90f      	bls.n	8005a5c <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	da0a      	bge.n	8005a5c <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	f043 0208 	orr.w	r2, r3, #8
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2203      	movs	r2, #3
 8005a56:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e14a      	b.n	8005cf2 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	dbe3      	blt.n	8005a2e <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a6e:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f003 0310 	and.w	r3, r3, #16
 8005a7c:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005a80:	fa01 f303 	lsl.w	r3, r1, r3
 8005a84:	43db      	mvns	r3, r3
 8005a86:	ea02 0103 	and.w	r1, r2, r3
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f003 0310 	and.w	r3, r3, #16
 8005a94:	409a      	lsls	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f003 0310 	and.w	r3, r3, #16
 8005aaa:	21ff      	movs	r1, #255	@ 0xff
 8005aac:	fa01 f303 	lsl.w	r3, r1, r3
 8005ab0:	43db      	mvns	r3, r3
 8005ab2:	ea02 0103 	and.w	r1, r2, r3
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f003 0310 	and.w	r3, r3, #16
 8005ac0:	409a      	lsls	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	69db      	ldr	r3, [r3, #28]
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d11d      	bne.n	8005b0e <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f003 0310 	and.w	r3, r3, #16
 8005ae0:	221f      	movs	r2, #31
 8005ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae6:	43db      	mvns	r3, r3
 8005ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aea:	4013      	ands	r3, r2
 8005aec:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f003 0310 	and.w	r3, r3, #16
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b02:	4313      	orrs	r3, r2
 8005b04:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b0c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b14:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f003 0310 	and.w	r3, r3, #16
 8005b1c:	2207      	movs	r2, #7
 8005b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b22:	43db      	mvns	r3, r3
 8005b24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b26:	4013      	ands	r3, r2
 8005b28:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d102      	bne.n	8005b38 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8005b32:	2300      	movs	r3, #0
 8005b34:	623b      	str	r3, [r7, #32]
 8005b36:	e00f      	b.n	8005b58 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	699b      	ldr	r3, [r3, #24]
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	d102      	bne.n	8005b46 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005b40:	2301      	movs	r3, #1
 8005b42:	623b      	str	r3, [r7, #32]
 8005b44:	e008      	b.n	8005b58 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d102      	bne.n	8005b54 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	623b      	str	r3, [r7, #32]
 8005b52:	e001      	b.n	8005b58 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005b54:	2300      	movs	r3, #0
 8005b56:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	689a      	ldr	r2, [r3, #8]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	6a3a      	ldr	r2, [r7, #32]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f003 0310 	and.w	r3, r3, #16
 8005b6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b72:	fa02 f303 	lsl.w	r3, r2, r3
 8005b76:	43db      	mvns	r3, r3
 8005b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	791b      	ldrb	r3, [r3, #4]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d102      	bne.n	8005b8c <HAL_DAC_ConfigChannel+0x1f8>
 8005b86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b8a:	e000      	b.n	8005b8e <HAL_DAC_ConfigChannel+0x1fa>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f003 0310 	and.w	r3, r3, #16
 8005b9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba2:	43db      	mvns	r3, r3
 8005ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	795b      	ldrb	r3, [r3, #5]
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d102      	bne.n	8005bb8 <HAL_DAC_ConfigChannel+0x224>
 8005bb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bb6:	e000      	b.n	8005bba <HAL_DAC_ConfigChannel+0x226>
 8005bb8:	2300      	movs	r3, #0
 8005bba:	697a      	ldr	r2, [r7, #20]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d114      	bne.n	8005bfa <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005bd0:	f001 fd92 	bl	80076f8 <HAL_RCC_GetHCLKFreq>
 8005bd4:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	4a48      	ldr	r2, [pc, #288]	@ (8005cfc <HAL_DAC_ConfigChannel+0x368>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d904      	bls.n	8005be8 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005be4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005be6:	e00f      	b.n	8005c08 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	4a45      	ldr	r2, [pc, #276]	@ (8005d00 <HAL_DAC_ConfigChannel+0x36c>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d90a      	bls.n	8005c06 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005bf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bf8:	e006      	b.n	8005c08 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c00:	4313      	orrs	r3, r2
 8005c02:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c04:	e000      	b.n	8005c08 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005c06:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f003 0310 	and.w	r3, r3, #16
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	fa02 f303 	lsl.w	r3, r2, r3
 8005c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c16:	4313      	orrs	r3, r2
 8005c18:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	6819      	ldr	r1, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f003 0310 	and.w	r3, r3, #16
 8005c2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005c32:	fa02 f303 	lsl.w	r3, r2, r3
 8005c36:	43da      	mvns	r2, r3
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	400a      	ands	r2, r1
 8005c3e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f003 0310 	and.w	r3, r3, #16
 8005c4e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005c52:	fa02 f303 	lsl.w	r3, r2, r3
 8005c56:	43db      	mvns	r3, r3
 8005c58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f003 0310 	and.w	r3, r3, #16
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c72:	4313      	orrs	r3, r2
 8005c74:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c7c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	6819      	ldr	r1, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f003 0310 	and.w	r3, r3, #16
 8005c8a:	22c0      	movs	r2, #192	@ 0xc0
 8005c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c90:	43da      	mvns	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	400a      	ands	r2, r1
 8005c98:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	089b      	lsrs	r3, r3, #2
 8005ca0:	f003 030f 	and.w	r3, r3, #15
 8005ca4:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	089b      	lsrs	r3, r3, #2
 8005cac:	021b      	lsls	r3, r3, #8
 8005cae:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f003 0310 	and.w	r3, r3, #16
 8005cc4:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8005cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ccc:	43db      	mvns	r3, r3
 8005cce:	ea02 0103 	and.w	r1, r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f003 0310 	and.w	r3, r3, #16
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	409a      	lsls	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005cf0:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3728      	adds	r7, #40	@ 0x28
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	09896800 	.word	0x09896800
 8005d00:	04c4b400 	.word	0x04c4b400

08005d04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e08d      	b.n	8005e32 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	4b47      	ldr	r3, [pc, #284]	@ (8005e3c <HAL_DMA_Init+0x138>)
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d80f      	bhi.n	8005d42 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	461a      	mov	r2, r3
 8005d28:	4b45      	ldr	r3, [pc, #276]	@ (8005e40 <HAL_DMA_Init+0x13c>)
 8005d2a:	4413      	add	r3, r2
 8005d2c:	4a45      	ldr	r2, [pc, #276]	@ (8005e44 <HAL_DMA_Init+0x140>)
 8005d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d32:	091b      	lsrs	r3, r3, #4
 8005d34:	009a      	lsls	r2, r3, #2
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a42      	ldr	r2, [pc, #264]	@ (8005e48 <HAL_DMA_Init+0x144>)
 8005d3e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d40:	e00e      	b.n	8005d60 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	461a      	mov	r2, r3
 8005d48:	4b40      	ldr	r3, [pc, #256]	@ (8005e4c <HAL_DMA_Init+0x148>)
 8005d4a:	4413      	add	r3, r2
 8005d4c:	4a3d      	ldr	r2, [pc, #244]	@ (8005e44 <HAL_DMA_Init+0x140>)
 8005d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d52:	091b      	lsrs	r3, r3, #4
 8005d54:	009a      	lsls	r2, r3, #2
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a3c      	ldr	r2, [pc, #240]	@ (8005e50 <HAL_DMA_Init+0x14c>)
 8005d5e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2202      	movs	r2, #2
 8005d64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d7a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005d84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	691b      	ldr	r3, [r3, #16]
 8005d8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 fa76 	bl	80062a4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dc0:	d102      	bne.n	8005dc8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685a      	ldr	r2, [r3, #4]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dd0:	b2d2      	uxtb	r2, r2
 8005dd2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd8:	687a      	ldr	r2, [r7, #4]
 8005dda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ddc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d010      	beq.n	8005e08 <HAL_DMA_Init+0x104>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	2b04      	cmp	r3, #4
 8005dec:	d80c      	bhi.n	8005e08 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f000 fa96 	bl	8006320 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005df8:	2200      	movs	r2, #0
 8005dfa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005e04:	605a      	str	r2, [r3, #4]
 8005e06:	e008      	b.n	8005e1a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	40020407 	.word	0x40020407
 8005e40:	bffdfff8 	.word	0xbffdfff8
 8005e44:	cccccccd 	.word	0xcccccccd
 8005e48:	40020000 	.word	0x40020000
 8005e4c:	bffdfbf8 	.word	0xbffdfbf8
 8005e50:	40020400 	.word	0x40020400

08005e54 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
 8005e60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e62:	2300      	movs	r3, #0
 8005e64:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d101      	bne.n	8005e74 <HAL_DMA_Start_IT+0x20>
 8005e70:	2302      	movs	r3, #2
 8005e72:	e066      	b.n	8005f42 <HAL_DMA_Start_IT+0xee>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d155      	bne.n	8005f34 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f022 0201 	bic.w	r2, r2, #1
 8005ea4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	68b9      	ldr	r1, [r7, #8]
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 f9bb 	bl	8006228 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d008      	beq.n	8005ecc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f042 020e 	orr.w	r2, r2, #14
 8005ec8:	601a      	str	r2, [r3, #0]
 8005eca:	e00f      	b.n	8005eec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f022 0204 	bic.w	r2, r2, #4
 8005eda:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 020a 	orr.w	r2, r2, #10
 8005eea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d007      	beq.n	8005f0a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f08:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d007      	beq.n	8005f22 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f20:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f042 0201 	orr.w	r2, r2, #1
 8005f30:	601a      	str	r2, [r3, #0]
 8005f32:	e005      	b.n	8005f40 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3718      	adds	r7, #24
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	b085      	sub	sp, #20
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f52:	2300      	movs	r3, #0
 8005f54:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d005      	beq.n	8005f6e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2204      	movs	r2, #4
 8005f66:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	73fb      	strb	r3, [r7, #15]
 8005f6c:	e037      	b.n	8005fde <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f022 020e 	bic.w	r2, r2, #14
 8005f7c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f8c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f022 0201 	bic.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fa2:	f003 021f 	and.w	r2, r3, #31
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005faa:	2101      	movs	r1, #1
 8005fac:	fa01 f202 	lsl.w	r2, r1, r2
 8005fb0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005fba:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d00c      	beq.n	8005fde <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fd2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005fdc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3714      	adds	r7, #20
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b084      	sub	sp, #16
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006004:	2300      	movs	r3, #0
 8006006:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800600e:	b2db      	uxtb	r3, r3
 8006010:	2b02      	cmp	r3, #2
 8006012:	d00d      	beq.n	8006030 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2204      	movs	r2, #4
 8006018:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	73fb      	strb	r3, [r7, #15]
 800602e:	e047      	b.n	80060c0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 020e 	bic.w	r2, r2, #14
 800603e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f022 0201 	bic.w	r2, r2, #1
 800604e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800605a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800605e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006064:	f003 021f 	and.w	r2, r3, #31
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800606c:	2101      	movs	r1, #1
 800606e:	fa01 f202 	lsl.w	r2, r1, r2
 8006072:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800607c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006082:	2b00      	cmp	r3, #0
 8006084:	d00c      	beq.n	80060a0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006090:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006094:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800609e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d003      	beq.n	80060c0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	4798      	blx	r3
    }
  }
  return status;
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80060ca:	b580      	push	{r7, lr}
 80060cc:	b084      	sub	sp, #16
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e6:	f003 031f 	and.w	r3, r3, #31
 80060ea:	2204      	movs	r2, #4
 80060ec:	409a      	lsls	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	4013      	ands	r3, r2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d026      	beq.n	8006144 <HAL_DMA_IRQHandler+0x7a>
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	f003 0304 	and.w	r3, r3, #4
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d021      	beq.n	8006144 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0320 	and.w	r3, r3, #32
 800610a:	2b00      	cmp	r3, #0
 800610c:	d107      	bne.n	800611e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f022 0204 	bic.w	r2, r2, #4
 800611c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006122:	f003 021f 	and.w	r2, r3, #31
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800612a:	2104      	movs	r1, #4
 800612c:	fa01 f202 	lsl.w	r2, r1, r2
 8006130:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006136:	2b00      	cmp	r3, #0
 8006138:	d071      	beq.n	800621e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006142:	e06c      	b.n	800621e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006148:	f003 031f 	and.w	r3, r3, #31
 800614c:	2202      	movs	r2, #2
 800614e:	409a      	lsls	r2, r3
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	4013      	ands	r3, r2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d02e      	beq.n	80061b6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d029      	beq.n	80061b6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0320 	and.w	r3, r3, #32
 800616c:	2b00      	cmp	r3, #0
 800616e:	d10b      	bne.n	8006188 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f022 020a 	bic.w	r2, r2, #10
 800617e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800618c:	f003 021f 	and.w	r2, r3, #31
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006194:	2102      	movs	r1, #2
 8006196:	fa01 f202 	lsl.w	r2, r1, r2
 800619a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d038      	beq.n	800621e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80061b4:	e033      	b.n	800621e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ba:	f003 031f 	and.w	r3, r3, #31
 80061be:	2208      	movs	r2, #8
 80061c0:	409a      	lsls	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	4013      	ands	r3, r2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d02a      	beq.n	8006220 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	f003 0308 	and.w	r3, r3, #8
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d025      	beq.n	8006220 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f022 020e 	bic.w	r2, r2, #14
 80061e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e8:	f003 021f 	and.w	r2, r3, #31
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f0:	2101      	movs	r1, #1
 80061f2:	fa01 f202 	lsl.w	r2, r1, r2
 80061f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006212:	2b00      	cmp	r3, #0
 8006214:	d004      	beq.n	8006220 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800621e:	bf00      	nop
 8006220:	bf00      	nop
}
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
 8006234:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800623e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006244:	2b00      	cmp	r3, #0
 8006246:	d004      	beq.n	8006252 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006250:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006256:	f003 021f 	and.w	r2, r3, #31
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800625e:	2101      	movs	r1, #1
 8006260:	fa01 f202 	lsl.w	r2, r1, r2
 8006264:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	683a      	ldr	r2, [r7, #0]
 800626c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	2b10      	cmp	r3, #16
 8006274:	d108      	bne.n	8006288 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006286:	e007      	b.n	8006298 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	687a      	ldr	r2, [r7, #4]
 8006296:	60da      	str	r2, [r3, #12]
}
 8006298:	bf00      	nop
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b087      	sub	sp, #28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	461a      	mov	r2, r3
 80062b2:	4b16      	ldr	r3, [pc, #88]	@ (800630c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d802      	bhi.n	80062be <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80062b8:	4b15      	ldr	r3, [pc, #84]	@ (8006310 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80062ba:	617b      	str	r3, [r7, #20]
 80062bc:	e001      	b.n	80062c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80062be:	4b15      	ldr	r3, [pc, #84]	@ (8006314 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80062c0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	3b08      	subs	r3, #8
 80062ce:	4a12      	ldr	r2, [pc, #72]	@ (8006318 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80062d0:	fba2 2303 	umull	r2, r3, r2, r3
 80062d4:	091b      	lsrs	r3, r3, #4
 80062d6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062dc:	089b      	lsrs	r3, r3, #2
 80062de:	009a      	lsls	r2, r3, #2
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	4413      	add	r3, r2
 80062e4:	461a      	mov	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a0b      	ldr	r2, [pc, #44]	@ (800631c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80062ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f003 031f 	and.w	r3, r3, #31
 80062f6:	2201      	movs	r2, #1
 80062f8:	409a      	lsls	r2, r3
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80062fe:	bf00      	nop
 8006300:	371c      	adds	r7, #28
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	40020407 	.word	0x40020407
 8006310:	40020800 	.word	0x40020800
 8006314:	40020820 	.word	0x40020820
 8006318:	cccccccd 	.word	0xcccccccd
 800631c:	40020880 	.word	0x40020880

08006320 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006320:	b480      	push	{r7}
 8006322:	b085      	sub	sp, #20
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	b2db      	uxtb	r3, r3
 800632e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006330:	68fa      	ldr	r2, [r7, #12]
 8006332:	4b0b      	ldr	r3, [pc, #44]	@ (8006360 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006334:	4413      	add	r3, r2
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	461a      	mov	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a08      	ldr	r2, [pc, #32]	@ (8006364 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006342:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	3b01      	subs	r3, #1
 8006348:	f003 031f 	and.w	r3, r3, #31
 800634c:	2201      	movs	r2, #1
 800634e:	409a      	lsls	r2, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006354:	bf00      	nop
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr
 8006360:	1000823f 	.word	0x1000823f
 8006364:	40020940 	.word	0x40020940

08006368 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d101      	bne.n	800637a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e147      	b.n	800660a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d106      	bne.n	8006394 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7fb f9a6 	bl	80016e0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	699a      	ldr	r2, [r3, #24]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f022 0210 	bic.w	r2, r2, #16
 80063a2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063a4:	f7fc f9ec 	bl	8002780 <HAL_GetTick>
 80063a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80063aa:	e012      	b.n	80063d2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80063ac:	f7fc f9e8 	bl	8002780 <HAL_GetTick>
 80063b0:	4602      	mov	r2, r0
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	2b0a      	cmp	r3, #10
 80063b8:	d90b      	bls.n	80063d2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063be:	f043 0201 	orr.w	r2, r3, #1
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2203      	movs	r2, #3
 80063ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e11b      	b.n	800660a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	699b      	ldr	r3, [r3, #24]
 80063d8:	f003 0308 	and.w	r3, r3, #8
 80063dc:	2b08      	cmp	r3, #8
 80063de:	d0e5      	beq.n	80063ac <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	699a      	ldr	r2, [r3, #24]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 0201 	orr.w	r2, r2, #1
 80063ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063f0:	f7fc f9c6 	bl	8002780 <HAL_GetTick>
 80063f4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80063f6:	e012      	b.n	800641e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80063f8:	f7fc f9c2 	bl	8002780 <HAL_GetTick>
 80063fc:	4602      	mov	r2, r0
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	2b0a      	cmp	r3, #10
 8006404:	d90b      	bls.n	800641e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800640a:	f043 0201 	orr.w	r2, r3, #1
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2203      	movs	r2, #3
 8006416:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e0f5      	b.n	800660a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	f003 0301 	and.w	r3, r3, #1
 8006428:	2b00      	cmp	r3, #0
 800642a:	d0e5      	beq.n	80063f8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	699a      	ldr	r2, [r3, #24]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f042 0202 	orr.w	r2, r2, #2
 800643a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a74      	ldr	r2, [pc, #464]	@ (8006614 <HAL_FDCAN_Init+0x2ac>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d103      	bne.n	800644e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006446:	4a74      	ldr	r2, [pc, #464]	@ (8006618 <HAL_FDCAN_Init+0x2b0>)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	7c1b      	ldrb	r3, [r3, #16]
 8006452:	2b01      	cmp	r3, #1
 8006454:	d108      	bne.n	8006468 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	699a      	ldr	r2, [r3, #24]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006464:	619a      	str	r2, [r3, #24]
 8006466:	e007      	b.n	8006478 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	699a      	ldr	r2, [r3, #24]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006476:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	7c5b      	ldrb	r3, [r3, #17]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d108      	bne.n	8006492 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	699a      	ldr	r2, [r3, #24]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800648e:	619a      	str	r2, [r3, #24]
 8006490:	e007      	b.n	80064a2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	699a      	ldr	r2, [r3, #24]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80064a0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	7c9b      	ldrb	r3, [r3, #18]
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d108      	bne.n	80064bc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	699a      	ldr	r2, [r3, #24]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80064b8:	619a      	str	r2, [r3, #24]
 80064ba:	e007      	b.n	80064cc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	699a      	ldr	r2, [r3, #24]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064ca:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	699b      	ldr	r3, [r3, #24]
 80064d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	689a      	ldr	r2, [r3, #8]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	699a      	ldr	r2, [r3, #24]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80064f0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	691a      	ldr	r2, [r3, #16]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f022 0210 	bic.w	r2, r2, #16
 8006500:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d108      	bne.n	800651c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	699a      	ldr	r2, [r3, #24]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f042 0204 	orr.w	r2, r2, #4
 8006518:	619a      	str	r2, [r3, #24]
 800651a:	e02c      	b.n	8006576 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d028      	beq.n	8006576 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	2b02      	cmp	r3, #2
 800652a:	d01c      	beq.n	8006566 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	699a      	ldr	r2, [r3, #24]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800653a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	691a      	ldr	r2, [r3, #16]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f042 0210 	orr.w	r2, r2, #16
 800654a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	2b03      	cmp	r3, #3
 8006552:	d110      	bne.n	8006576 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	699a      	ldr	r2, [r3, #24]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f042 0220 	orr.w	r2, r2, #32
 8006562:	619a      	str	r2, [r3, #24]
 8006564:	e007      	b.n	8006576 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	699a      	ldr	r2, [r3, #24]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f042 0220 	orr.w	r2, r2, #32
 8006574:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	3b01      	subs	r3, #1
 800657c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	69db      	ldr	r3, [r3, #28]
 8006582:	3b01      	subs	r3, #1
 8006584:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006586:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a1b      	ldr	r3, [r3, #32]
 800658c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800658e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	3b01      	subs	r3, #1
 8006598:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800659e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80065a0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065aa:	d115      	bne.n	80065d8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b6:	3b01      	subs	r3, #1
 80065b8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065ba:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065c0:	3b01      	subs	r3, #1
 80065c2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80065c4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065cc:	3b01      	subs	r3, #1
 80065ce:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065d4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065d6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	430a      	orrs	r2, r1
 80065ea:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f000 f814 	bl	800661c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	40006400 	.word	0x40006400
 8006618:	40006500 	.word	0x40006500

0800661c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800661c:	b480      	push	{r7}
 800661e:	b085      	sub	sp, #20
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006624:	4b27      	ldr	r3, [pc, #156]	@ (80066c4 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8006626:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	68ba      	ldr	r2, [r7, #8]
 800662c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006636:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800663e:	041a      	lsls	r2, r3, #16
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	430a      	orrs	r2, r1
 8006646:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800665c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006664:	061a      	lsls	r2, r3, #24
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	60fb      	str	r3, [r7, #12]
 800669c:	e005      	b.n	80066aa <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	3304      	adds	r3, #4
 80066a8:	60fb      	str	r3, [r7, #12]
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d3f3      	bcc.n	800669e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80066b6:	bf00      	nop
 80066b8:	bf00      	nop
 80066ba:	3714      	adds	r7, #20
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr
 80066c4:	4000a400 	.word	0x4000a400

080066c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b087      	sub	sp, #28
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80066d2:	2300      	movs	r3, #0
 80066d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80066d6:	e15a      	b.n	800698e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	2101      	movs	r1, #1
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	fa01 f303 	lsl.w	r3, r1, r3
 80066e4:	4013      	ands	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f000 814c 	beq.w	8006988 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	f003 0303 	and.w	r3, r3, #3
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d005      	beq.n	8006708 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006704:	2b02      	cmp	r3, #2
 8006706:	d130      	bne.n	800676a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	005b      	lsls	r3, r3, #1
 8006712:	2203      	movs	r2, #3
 8006714:	fa02 f303 	lsl.w	r3, r2, r3
 8006718:	43db      	mvns	r3, r3
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	4013      	ands	r3, r2
 800671e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	68da      	ldr	r2, [r3, #12]
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	005b      	lsls	r3, r3, #1
 8006728:	fa02 f303 	lsl.w	r3, r2, r3
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	4313      	orrs	r3, r2
 8006730:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800673e:	2201      	movs	r2, #1
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	fa02 f303 	lsl.w	r3, r2, r3
 8006746:	43db      	mvns	r3, r3
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	4013      	ands	r3, r2
 800674c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	091b      	lsrs	r3, r3, #4
 8006754:	f003 0201 	and.w	r2, r3, #1
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	fa02 f303 	lsl.w	r3, r2, r3
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	4313      	orrs	r3, r2
 8006762:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	f003 0303 	and.w	r3, r3, #3
 8006772:	2b03      	cmp	r3, #3
 8006774:	d017      	beq.n	80067a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	005b      	lsls	r3, r3, #1
 8006780:	2203      	movs	r2, #3
 8006782:	fa02 f303 	lsl.w	r3, r2, r3
 8006786:	43db      	mvns	r3, r3
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	4013      	ands	r3, r2
 800678c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	689a      	ldr	r2, [r3, #8]
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	005b      	lsls	r3, r3, #1
 8006796:	fa02 f303 	lsl.w	r3, r2, r3
 800679a:	693a      	ldr	r2, [r7, #16]
 800679c:	4313      	orrs	r3, r2
 800679e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f003 0303 	and.w	r3, r3, #3
 80067ae:	2b02      	cmp	r3, #2
 80067b0:	d123      	bne.n	80067fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	08da      	lsrs	r2, r3, #3
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	3208      	adds	r2, #8
 80067ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	f003 0307 	and.w	r3, r3, #7
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	220f      	movs	r2, #15
 80067ca:	fa02 f303 	lsl.w	r3, r2, r3
 80067ce:	43db      	mvns	r3, r3
 80067d0:	693a      	ldr	r2, [r7, #16]
 80067d2:	4013      	ands	r3, r2
 80067d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	691a      	ldr	r2, [r3, #16]
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	f003 0307 	and.w	r3, r3, #7
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	fa02 f303 	lsl.w	r3, r2, r3
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	08da      	lsrs	r2, r3, #3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	3208      	adds	r2, #8
 80067f4:	6939      	ldr	r1, [r7, #16]
 80067f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	005b      	lsls	r3, r3, #1
 8006804:	2203      	movs	r2, #3
 8006806:	fa02 f303 	lsl.w	r3, r2, r3
 800680a:	43db      	mvns	r3, r3
 800680c:	693a      	ldr	r2, [r7, #16]
 800680e:	4013      	ands	r3, r2
 8006810:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	f003 0203 	and.w	r2, r3, #3
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	005b      	lsls	r3, r3, #1
 800681e:	fa02 f303 	lsl.w	r3, r2, r3
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	4313      	orrs	r3, r2
 8006826:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006836:	2b00      	cmp	r3, #0
 8006838:	f000 80a6 	beq.w	8006988 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800683c:	4b5b      	ldr	r3, [pc, #364]	@ (80069ac <HAL_GPIO_Init+0x2e4>)
 800683e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006840:	4a5a      	ldr	r2, [pc, #360]	@ (80069ac <HAL_GPIO_Init+0x2e4>)
 8006842:	f043 0301 	orr.w	r3, r3, #1
 8006846:	6613      	str	r3, [r2, #96]	@ 0x60
 8006848:	4b58      	ldr	r3, [pc, #352]	@ (80069ac <HAL_GPIO_Init+0x2e4>)
 800684a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800684c:	f003 0301 	and.w	r3, r3, #1
 8006850:	60bb      	str	r3, [r7, #8]
 8006852:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006854:	4a56      	ldr	r2, [pc, #344]	@ (80069b0 <HAL_GPIO_Init+0x2e8>)
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	089b      	lsrs	r3, r3, #2
 800685a:	3302      	adds	r3, #2
 800685c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006860:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	f003 0303 	and.w	r3, r3, #3
 8006868:	009b      	lsls	r3, r3, #2
 800686a:	220f      	movs	r2, #15
 800686c:	fa02 f303 	lsl.w	r3, r2, r3
 8006870:	43db      	mvns	r3, r3
 8006872:	693a      	ldr	r2, [r7, #16]
 8006874:	4013      	ands	r3, r2
 8006876:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800687e:	d01f      	beq.n	80068c0 <HAL_GPIO_Init+0x1f8>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a4c      	ldr	r2, [pc, #304]	@ (80069b4 <HAL_GPIO_Init+0x2ec>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d019      	beq.n	80068bc <HAL_GPIO_Init+0x1f4>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a4b      	ldr	r2, [pc, #300]	@ (80069b8 <HAL_GPIO_Init+0x2f0>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d013      	beq.n	80068b8 <HAL_GPIO_Init+0x1f0>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	4a4a      	ldr	r2, [pc, #296]	@ (80069bc <HAL_GPIO_Init+0x2f4>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d00d      	beq.n	80068b4 <HAL_GPIO_Init+0x1ec>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a49      	ldr	r2, [pc, #292]	@ (80069c0 <HAL_GPIO_Init+0x2f8>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d007      	beq.n	80068b0 <HAL_GPIO_Init+0x1e8>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a48      	ldr	r2, [pc, #288]	@ (80069c4 <HAL_GPIO_Init+0x2fc>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d101      	bne.n	80068ac <HAL_GPIO_Init+0x1e4>
 80068a8:	2305      	movs	r3, #5
 80068aa:	e00a      	b.n	80068c2 <HAL_GPIO_Init+0x1fa>
 80068ac:	2306      	movs	r3, #6
 80068ae:	e008      	b.n	80068c2 <HAL_GPIO_Init+0x1fa>
 80068b0:	2304      	movs	r3, #4
 80068b2:	e006      	b.n	80068c2 <HAL_GPIO_Init+0x1fa>
 80068b4:	2303      	movs	r3, #3
 80068b6:	e004      	b.n	80068c2 <HAL_GPIO_Init+0x1fa>
 80068b8:	2302      	movs	r3, #2
 80068ba:	e002      	b.n	80068c2 <HAL_GPIO_Init+0x1fa>
 80068bc:	2301      	movs	r3, #1
 80068be:	e000      	b.n	80068c2 <HAL_GPIO_Init+0x1fa>
 80068c0:	2300      	movs	r3, #0
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	f002 0203 	and.w	r2, r2, #3
 80068c8:	0092      	lsls	r2, r2, #2
 80068ca:	4093      	lsls	r3, r2
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068d2:	4937      	ldr	r1, [pc, #220]	@ (80069b0 <HAL_GPIO_Init+0x2e8>)
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	089b      	lsrs	r3, r3, #2
 80068d8:	3302      	adds	r3, #2
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80068e0:	4b39      	ldr	r3, [pc, #228]	@ (80069c8 <HAL_GPIO_Init+0x300>)
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	43db      	mvns	r3, r3
 80068ea:	693a      	ldr	r2, [r7, #16]
 80068ec:	4013      	ands	r3, r2
 80068ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d003      	beq.n	8006904 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	4313      	orrs	r3, r2
 8006902:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006904:	4a30      	ldr	r2, [pc, #192]	@ (80069c8 <HAL_GPIO_Init+0x300>)
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800690a:	4b2f      	ldr	r3, [pc, #188]	@ (80069c8 <HAL_GPIO_Init+0x300>)
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	43db      	mvns	r3, r3
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	4013      	ands	r3, r2
 8006918:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d003      	beq.n	800692e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	4313      	orrs	r3, r2
 800692c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800692e:	4a26      	ldr	r2, [pc, #152]	@ (80069c8 <HAL_GPIO_Init+0x300>)
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006934:	4b24      	ldr	r3, [pc, #144]	@ (80069c8 <HAL_GPIO_Init+0x300>)
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	43db      	mvns	r3, r3
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	4013      	ands	r3, r2
 8006942:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	4313      	orrs	r3, r2
 8006956:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006958:	4a1b      	ldr	r2, [pc, #108]	@ (80069c8 <HAL_GPIO_Init+0x300>)
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800695e:	4b1a      	ldr	r3, [pc, #104]	@ (80069c8 <HAL_GPIO_Init+0x300>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	43db      	mvns	r3, r3
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	4013      	ands	r3, r2
 800696c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800697a:	693a      	ldr	r2, [r7, #16]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	4313      	orrs	r3, r2
 8006980:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006982:	4a11      	ldr	r2, [pc, #68]	@ (80069c8 <HAL_GPIO_Init+0x300>)
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	3301      	adds	r3, #1
 800698c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	fa22 f303 	lsr.w	r3, r2, r3
 8006998:	2b00      	cmp	r3, #0
 800699a:	f47f ae9d 	bne.w	80066d8 <HAL_GPIO_Init+0x10>
  }
}
 800699e:	bf00      	nop
 80069a0:	bf00      	nop
 80069a2:	371c      	adds	r7, #28
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr
 80069ac:	40021000 	.word	0x40021000
 80069b0:	40010000 	.word	0x40010000
 80069b4:	48000400 	.word	0x48000400
 80069b8:	48000800 	.word	0x48000800
 80069bc:	48000c00 	.word	0x48000c00
 80069c0:	48001000 	.word	0x48001000
 80069c4:	48001400 	.word	0x48001400
 80069c8:	40010400 	.word	0x40010400

080069cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	460b      	mov	r3, r1
 80069d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	691a      	ldr	r2, [r3, #16]
 80069dc:	887b      	ldrh	r3, [r7, #2]
 80069de:	4013      	ands	r3, r2
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d002      	beq.n	80069ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069e4:	2301      	movs	r3, #1
 80069e6:	73fb      	strb	r3, [r7, #15]
 80069e8:	e001      	b.n	80069ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069ea:	2300      	movs	r3, #0
 80069ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	460b      	mov	r3, r1
 8006a06:	807b      	strh	r3, [r7, #2]
 8006a08:	4613      	mov	r3, r2
 8006a0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a0c:	787b      	ldrb	r3, [r7, #1]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d003      	beq.n	8006a1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a12:	887a      	ldrh	r2, [r7, #2]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a18:	e002      	b.n	8006a20 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a1a:	887a      	ldrh	r2, [r7, #2]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006a20:	bf00      	nop
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a34:	2300      	movs	r3, #0
 8006a36:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e0bb      	b.n	8006bba <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b05      	cmp	r3, #5
 8006a4c:	d101      	bne.n	8006a52 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e0b3      	b.n	8006bba <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d101      	bne.n	8006a62 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e0ab      	b.n	8006bba <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a62:	4b58      	ldr	r3, [pc, #352]	@ (8006bc4 <HAL_OPAMP_Init+0x198>)
 8006a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a66:	4a57      	ldr	r2, [pc, #348]	@ (8006bc4 <HAL_OPAMP_Init+0x198>)
 8006a68:	f043 0301 	orr.w	r3, r3, #1
 8006a6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8006a6e:	4b55      	ldr	r3, [pc, #340]	@ (8006bc4 <HAL_OPAMP_Init+0x198>)
 8006a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a72:	f003 0301 	and.w	r3, r3, #1
 8006a76:	60bb      	str	r3, [r7, #8]
 8006a78:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d103      	bne.n	8006a8e <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f7fb f868 	bl	8001b64 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	2b40      	cmp	r3, #64	@ 0x40
 8006a9a:	d003      	beq.n	8006aa4 <HAL_OPAMP_Init+0x78>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	2b60      	cmp	r3, #96	@ 0x60
 8006aa2:	d133      	bne.n	8006b0c <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f023 0110 	bic.w	r1, r3, #16
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	4b41      	ldr	r3, [pc, #260]	@ (8006bc8 <HAL_OPAMP_Init+0x19c>)
 8006ac2:	4013      	ands	r3, r2
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	6851      	ldr	r1, [r2, #4]
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6892      	ldr	r2, [r2, #8]
 8006acc:	4311      	orrs	r1, r2
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	6912      	ldr	r2, [r2, #16]
 8006ad2:	430a      	orrs	r2, r1
 8006ad4:	6879      	ldr	r1, [r7, #4]
 8006ad6:	7d09      	ldrb	r1, [r1, #20]
 8006ad8:	2901      	cmp	r1, #1
 8006ada:	d102      	bne.n	8006ae2 <HAL_OPAMP_Init+0xb6>
 8006adc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006ae0:	e000      	b.n	8006ae4 <HAL_OPAMP_Init+0xb8>
 8006ae2:	2100      	movs	r1, #0
 8006ae4:	4311      	orrs	r1, r2
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006aea:	4311      	orrs	r1, r2
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006af0:	4311      	orrs	r1, r2
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006af6:	04d2      	lsls	r2, r2, #19
 8006af8:	4311      	orrs	r1, r2
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006afe:	0612      	lsls	r2, r2, #24
 8006b00:	4311      	orrs	r1, r2
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	6812      	ldr	r2, [r2, #0]
 8006b06:	430b      	orrs	r3, r1
 8006b08:	6013      	str	r3, [r2, #0]
 8006b0a:	e035      	b.n	8006b78 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f023 0110 	bic.w	r1, r3, #16
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	430a      	orrs	r2, r1
 8006b20:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	4b27      	ldr	r3, [pc, #156]	@ (8006bc8 <HAL_OPAMP_Init+0x19c>)
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6851      	ldr	r1, [r2, #4]
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	6892      	ldr	r2, [r2, #8]
 8006b34:	4311      	orrs	r1, r2
 8006b36:	687a      	ldr	r2, [r7, #4]
 8006b38:	68d2      	ldr	r2, [r2, #12]
 8006b3a:	4311      	orrs	r1, r2
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	6912      	ldr	r2, [r2, #16]
 8006b40:	430a      	orrs	r2, r1
 8006b42:	6879      	ldr	r1, [r7, #4]
 8006b44:	7d09      	ldrb	r1, [r1, #20]
 8006b46:	2901      	cmp	r1, #1
 8006b48:	d102      	bne.n	8006b50 <HAL_OPAMP_Init+0x124>
 8006b4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006b4e:	e000      	b.n	8006b52 <HAL_OPAMP_Init+0x126>
 8006b50:	2100      	movs	r1, #0
 8006b52:	4311      	orrs	r1, r2
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006b58:	4311      	orrs	r1, r2
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006b5e:	4311      	orrs	r1, r2
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006b64:	04d2      	lsls	r2, r2, #19
 8006b66:	4311      	orrs	r1, r2
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b6c:	0612      	lsls	r2, r2, #24
 8006b6e:	4311      	orrs	r1, r2
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	6812      	ldr	r2, [r2, #0]
 8006b74:	430b      	orrs	r3, r1
 8006b76:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	699b      	ldr	r3, [r3, #24]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	db10      	blt.n	8006ba4 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	699a      	ldr	r2, [r3, #24]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	69db      	ldr	r3, [r3, #28]
 8006b94:	431a      	orrs	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	431a      	orrs	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	430a      	orrs	r2, r1
 8006ba2:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d103      	bne.n	8006bb8 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8006bb8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3710      	adds	r7, #16
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	40021000 	.word	0x40021000
 8006bc8:	e0003e11 	.word	0xe0003e11

08006bcc <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b085      	sub	sp, #20
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d102      	bne.n	8006be4 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	73fb      	strb	r3, [r7, #15]
 8006be2:	e01d      	b.n	8006c20 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006bea:	b2db      	uxtb	r3, r3
 8006bec:	2b05      	cmp	r3, #5
 8006bee:	d102      	bne.n	8006bf6 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	73fb      	strb	r3, [r7, #15]
 8006bf4:	e014      	b.n	8006c20 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d10c      	bne.n	8006c1c <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f042 0201 	orr.w	r2, r2, #1
 8006c10:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2204      	movs	r2, #4
 8006c16:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8006c1a:	e001      	b.n	8006c20 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8006c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3714      	adds	r7, #20
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
	...

08006c30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b085      	sub	sp, #20
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d141      	bne.n	8006cc2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006c3e:	4b4b      	ldr	r3, [pc, #300]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006c46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c4a:	d131      	bne.n	8006cb0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c4c:	4b47      	ldr	r3, [pc, #284]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c52:	4a46      	ldr	r2, [pc, #280]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006c5c:	4b43      	ldr	r3, [pc, #268]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006c64:	4a41      	ldr	r2, [pc, #260]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006c6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006c6c:	4b40      	ldr	r3, [pc, #256]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2232      	movs	r2, #50	@ 0x32
 8006c72:	fb02 f303 	mul.w	r3, r2, r3
 8006c76:	4a3f      	ldr	r2, [pc, #252]	@ (8006d74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006c78:	fba2 2303 	umull	r2, r3, r2, r3
 8006c7c:	0c9b      	lsrs	r3, r3, #18
 8006c7e:	3301      	adds	r3, #1
 8006c80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c82:	e002      	b.n	8006c8a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	3b01      	subs	r3, #1
 8006c88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c8a:	4b38      	ldr	r3, [pc, #224]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c8c:	695b      	ldr	r3, [r3, #20]
 8006c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c96:	d102      	bne.n	8006c9e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1f2      	bne.n	8006c84 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006c9e:	4b33      	ldr	r3, [pc, #204]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ca6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006caa:	d158      	bne.n	8006d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e057      	b.n	8006d60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006cb0:	4b2e      	ldr	r3, [pc, #184]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cb6:	4a2d      	ldr	r2, [pc, #180]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006cc0:	e04d      	b.n	8006d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cc8:	d141      	bne.n	8006d4e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006cca:	4b28      	ldr	r3, [pc, #160]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cd6:	d131      	bne.n	8006d3c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006cd8:	4b24      	ldr	r3, [pc, #144]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cde:	4a23      	ldr	r2, [pc, #140]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ce4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ce8:	4b20      	ldr	r3, [pc, #128]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006cf0:	4a1e      	ldr	r2, [pc, #120]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cf2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006cf6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8006d70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	2232      	movs	r2, #50	@ 0x32
 8006cfe:	fb02 f303 	mul.w	r3, r2, r3
 8006d02:	4a1c      	ldr	r2, [pc, #112]	@ (8006d74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006d04:	fba2 2303 	umull	r2, r3, r2, r3
 8006d08:	0c9b      	lsrs	r3, r3, #18
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d0e:	e002      	b.n	8006d16 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d16:	4b15      	ldr	r3, [pc, #84]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d18:	695b      	ldr	r3, [r3, #20]
 8006d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d22:	d102      	bne.n	8006d2a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d1f2      	bne.n	8006d10 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d2a:	4b10      	ldr	r3, [pc, #64]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d36:	d112      	bne.n	8006d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e011      	b.n	8006d60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d42:	4a0a      	ldr	r2, [pc, #40]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006d4c:	e007      	b.n	8006d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006d4e:	4b07      	ldr	r3, [pc, #28]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006d56:	4a05      	ldr	r2, [pc, #20]	@ (8006d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006d5c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006d5e:	2300      	movs	r3, #0
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3714      	adds	r7, #20
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr
 8006d6c:	40007000 	.word	0x40007000
 8006d70:	20000000 	.word	0x20000000
 8006d74:	431bde83 	.word	0x431bde83

08006d78 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006d7c:	4b05      	ldr	r3, [pc, #20]	@ (8006d94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	4a04      	ldr	r2, [pc, #16]	@ (8006d94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006d82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d86:	6093      	str	r3, [r2, #8]
}
 8006d88:	bf00      	nop
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	40007000 	.word	0x40007000

08006d98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b088      	sub	sp, #32
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d101      	bne.n	8006daa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e2fe      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0301 	and.w	r3, r3, #1
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d075      	beq.n	8006ea2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006db6:	4b97      	ldr	r3, [pc, #604]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f003 030c 	and.w	r3, r3, #12
 8006dbe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dc0:	4b94      	ldr	r3, [pc, #592]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	f003 0303 	and.w	r3, r3, #3
 8006dc8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006dca:	69bb      	ldr	r3, [r7, #24]
 8006dcc:	2b0c      	cmp	r3, #12
 8006dce:	d102      	bne.n	8006dd6 <HAL_RCC_OscConfig+0x3e>
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	2b03      	cmp	r3, #3
 8006dd4:	d002      	beq.n	8006ddc <HAL_RCC_OscConfig+0x44>
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	2b08      	cmp	r3, #8
 8006dda:	d10b      	bne.n	8006df4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ddc:	4b8d      	ldr	r3, [pc, #564]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d05b      	beq.n	8006ea0 <HAL_RCC_OscConfig+0x108>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d157      	bne.n	8006ea0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	e2d9      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dfc:	d106      	bne.n	8006e0c <HAL_RCC_OscConfig+0x74>
 8006dfe:	4b85      	ldr	r3, [pc, #532]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a84      	ldr	r2, [pc, #528]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e08:	6013      	str	r3, [r2, #0]
 8006e0a:	e01d      	b.n	8006e48 <HAL_RCC_OscConfig+0xb0>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e14:	d10c      	bne.n	8006e30 <HAL_RCC_OscConfig+0x98>
 8006e16:	4b7f      	ldr	r3, [pc, #508]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a7e      	ldr	r2, [pc, #504]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e20:	6013      	str	r3, [r2, #0]
 8006e22:	4b7c      	ldr	r3, [pc, #496]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a7b      	ldr	r2, [pc, #492]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e2c:	6013      	str	r3, [r2, #0]
 8006e2e:	e00b      	b.n	8006e48 <HAL_RCC_OscConfig+0xb0>
 8006e30:	4b78      	ldr	r3, [pc, #480]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a77      	ldr	r2, [pc, #476]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e3a:	6013      	str	r3, [r2, #0]
 8006e3c:	4b75      	ldr	r3, [pc, #468]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a74      	ldr	r2, [pc, #464]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d013      	beq.n	8006e78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e50:	f7fb fc96 	bl	8002780 <HAL_GetTick>
 8006e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e56:	e008      	b.n	8006e6a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e58:	f7fb fc92 	bl	8002780 <HAL_GetTick>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	1ad3      	subs	r3, r2, r3
 8006e62:	2b64      	cmp	r3, #100	@ 0x64
 8006e64:	d901      	bls.n	8006e6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e66:	2303      	movs	r3, #3
 8006e68:	e29e      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e6a:	4b6a      	ldr	r3, [pc, #424]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d0f0      	beq.n	8006e58 <HAL_RCC_OscConfig+0xc0>
 8006e76:	e014      	b.n	8006ea2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e78:	f7fb fc82 	bl	8002780 <HAL_GetTick>
 8006e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e7e:	e008      	b.n	8006e92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e80:	f7fb fc7e 	bl	8002780 <HAL_GetTick>
 8006e84:	4602      	mov	r2, r0
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	2b64      	cmp	r3, #100	@ 0x64
 8006e8c:	d901      	bls.n	8006e92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e8e:	2303      	movs	r3, #3
 8006e90:	e28a      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e92:	4b60      	ldr	r3, [pc, #384]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d1f0      	bne.n	8006e80 <HAL_RCC_OscConfig+0xe8>
 8006e9e:	e000      	b.n	8006ea2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ea0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 0302 	and.w	r3, r3, #2
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d075      	beq.n	8006f9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006eae:	4b59      	ldr	r3, [pc, #356]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f003 030c 	and.w	r3, r3, #12
 8006eb6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006eb8:	4b56      	ldr	r3, [pc, #344]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	f003 0303 	and.w	r3, r3, #3
 8006ec0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	2b0c      	cmp	r3, #12
 8006ec6:	d102      	bne.n	8006ece <HAL_RCC_OscConfig+0x136>
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	2b02      	cmp	r3, #2
 8006ecc:	d002      	beq.n	8006ed4 <HAL_RCC_OscConfig+0x13c>
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	2b04      	cmp	r3, #4
 8006ed2:	d11f      	bne.n	8006f14 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ed4:	4b4f      	ldr	r3, [pc, #316]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d005      	beq.n	8006eec <HAL_RCC_OscConfig+0x154>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d101      	bne.n	8006eec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e25d      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eec:	4b49      	ldr	r3, [pc, #292]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	061b      	lsls	r3, r3, #24
 8006efa:	4946      	ldr	r1, [pc, #280]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006efc:	4313      	orrs	r3, r2
 8006efe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006f00:	4b45      	ldr	r3, [pc, #276]	@ (8007018 <HAL_RCC_OscConfig+0x280>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4618      	mov	r0, r3
 8006f06:	f7fb fbef 	bl	80026e8 <HAL_InitTick>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d043      	beq.n	8006f98 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e249      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	68db      	ldr	r3, [r3, #12]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d023      	beq.n	8006f64 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f1c:	4b3d      	ldr	r3, [pc, #244]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a3c      	ldr	r2, [pc, #240]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f28:	f7fb fc2a 	bl	8002780 <HAL_GetTick>
 8006f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f2e:	e008      	b.n	8006f42 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f30:	f7fb fc26 	bl	8002780 <HAL_GetTick>
 8006f34:	4602      	mov	r2, r0
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	1ad3      	subs	r3, r2, r3
 8006f3a:	2b02      	cmp	r3, #2
 8006f3c:	d901      	bls.n	8006f42 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006f3e:	2303      	movs	r3, #3
 8006f40:	e232      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f42:	4b34      	ldr	r3, [pc, #208]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d0f0      	beq.n	8006f30 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f4e:	4b31      	ldr	r3, [pc, #196]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	061b      	lsls	r3, r3, #24
 8006f5c:	492d      	ldr	r1, [pc, #180]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	604b      	str	r3, [r1, #4]
 8006f62:	e01a      	b.n	8006f9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f64:	4b2b      	ldr	r3, [pc, #172]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a2a      	ldr	r2, [pc, #168]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006f6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f70:	f7fb fc06 	bl	8002780 <HAL_GetTick>
 8006f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f76:	e008      	b.n	8006f8a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f78:	f7fb fc02 	bl	8002780 <HAL_GetTick>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	2b02      	cmp	r3, #2
 8006f84:	d901      	bls.n	8006f8a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e20e      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f8a:	4b22      	ldr	r3, [pc, #136]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1f0      	bne.n	8006f78 <HAL_RCC_OscConfig+0x1e0>
 8006f96:	e000      	b.n	8006f9a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f98:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0308 	and.w	r3, r3, #8
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d041      	beq.n	800702a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	695b      	ldr	r3, [r3, #20]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d01c      	beq.n	8006fe8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fae:	4b19      	ldr	r3, [pc, #100]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006fb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fb4:	4a17      	ldr	r2, [pc, #92]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006fb6:	f043 0301 	orr.w	r3, r3, #1
 8006fba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fbe:	f7fb fbdf 	bl	8002780 <HAL_GetTick>
 8006fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fc4:	e008      	b.n	8006fd8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fc6:	f7fb fbdb 	bl	8002780 <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	2b02      	cmp	r3, #2
 8006fd2:	d901      	bls.n	8006fd8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006fd4:	2303      	movs	r3, #3
 8006fd6:	e1e7      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fde:	f003 0302 	and.w	r3, r3, #2
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d0ef      	beq.n	8006fc6 <HAL_RCC_OscConfig+0x22e>
 8006fe6:	e020      	b.n	800702a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fee:	4a09      	ldr	r2, [pc, #36]	@ (8007014 <HAL_RCC_OscConfig+0x27c>)
 8006ff0:	f023 0301 	bic.w	r3, r3, #1
 8006ff4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ff8:	f7fb fbc2 	bl	8002780 <HAL_GetTick>
 8006ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ffe:	e00d      	b.n	800701c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007000:	f7fb fbbe 	bl	8002780 <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	2b02      	cmp	r3, #2
 800700c:	d906      	bls.n	800701c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800700e:	2303      	movs	r3, #3
 8007010:	e1ca      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
 8007012:	bf00      	nop
 8007014:	40021000 	.word	0x40021000
 8007018:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800701c:	4b8c      	ldr	r3, [pc, #560]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 800701e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007022:	f003 0302 	and.w	r3, r3, #2
 8007026:	2b00      	cmp	r3, #0
 8007028:	d1ea      	bne.n	8007000 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 0304 	and.w	r3, r3, #4
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 80a6 	beq.w	8007184 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007038:	2300      	movs	r3, #0
 800703a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800703c:	4b84      	ldr	r3, [pc, #528]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 800703e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007040:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007044:	2b00      	cmp	r3, #0
 8007046:	d101      	bne.n	800704c <HAL_RCC_OscConfig+0x2b4>
 8007048:	2301      	movs	r3, #1
 800704a:	e000      	b.n	800704e <HAL_RCC_OscConfig+0x2b6>
 800704c:	2300      	movs	r3, #0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00d      	beq.n	800706e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007052:	4b7f      	ldr	r3, [pc, #508]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 8007054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007056:	4a7e      	ldr	r2, [pc, #504]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 8007058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800705c:	6593      	str	r3, [r2, #88]	@ 0x58
 800705e:	4b7c      	ldr	r3, [pc, #496]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 8007060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007062:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007066:	60fb      	str	r3, [r7, #12]
 8007068:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800706a:	2301      	movs	r3, #1
 800706c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800706e:	4b79      	ldr	r3, [pc, #484]	@ (8007254 <HAL_RCC_OscConfig+0x4bc>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007076:	2b00      	cmp	r3, #0
 8007078:	d118      	bne.n	80070ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800707a:	4b76      	ldr	r3, [pc, #472]	@ (8007254 <HAL_RCC_OscConfig+0x4bc>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a75      	ldr	r2, [pc, #468]	@ (8007254 <HAL_RCC_OscConfig+0x4bc>)
 8007080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007086:	f7fb fb7b 	bl	8002780 <HAL_GetTick>
 800708a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800708c:	e008      	b.n	80070a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800708e:	f7fb fb77 	bl	8002780 <HAL_GetTick>
 8007092:	4602      	mov	r2, r0
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	2b02      	cmp	r3, #2
 800709a:	d901      	bls.n	80070a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800709c:	2303      	movs	r3, #3
 800709e:	e183      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070a0:	4b6c      	ldr	r3, [pc, #432]	@ (8007254 <HAL_RCC_OscConfig+0x4bc>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d0f0      	beq.n	800708e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d108      	bne.n	80070c6 <HAL_RCC_OscConfig+0x32e>
 80070b4:	4b66      	ldr	r3, [pc, #408]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80070b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ba:	4a65      	ldr	r2, [pc, #404]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80070bc:	f043 0301 	orr.w	r3, r3, #1
 80070c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070c4:	e024      	b.n	8007110 <HAL_RCC_OscConfig+0x378>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	2b05      	cmp	r3, #5
 80070cc:	d110      	bne.n	80070f0 <HAL_RCC_OscConfig+0x358>
 80070ce:	4b60      	ldr	r3, [pc, #384]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80070d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d4:	4a5e      	ldr	r2, [pc, #376]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80070d6:	f043 0304 	orr.w	r3, r3, #4
 80070da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070de:	4b5c      	ldr	r3, [pc, #368]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80070e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e4:	4a5a      	ldr	r2, [pc, #360]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80070e6:	f043 0301 	orr.w	r3, r3, #1
 80070ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070ee:	e00f      	b.n	8007110 <HAL_RCC_OscConfig+0x378>
 80070f0:	4b57      	ldr	r3, [pc, #348]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80070f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070f6:	4a56      	ldr	r2, [pc, #344]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80070f8:	f023 0301 	bic.w	r3, r3, #1
 80070fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007100:	4b53      	ldr	r3, [pc, #332]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 8007102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007106:	4a52      	ldr	r2, [pc, #328]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 8007108:	f023 0304 	bic.w	r3, r3, #4
 800710c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d016      	beq.n	8007146 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007118:	f7fb fb32 	bl	8002780 <HAL_GetTick>
 800711c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800711e:	e00a      	b.n	8007136 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007120:	f7fb fb2e 	bl	8002780 <HAL_GetTick>
 8007124:	4602      	mov	r2, r0
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800712e:	4293      	cmp	r3, r2
 8007130:	d901      	bls.n	8007136 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007132:	2303      	movs	r3, #3
 8007134:	e138      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007136:	4b46      	ldr	r3, [pc, #280]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 8007138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800713c:	f003 0302 	and.w	r3, r3, #2
 8007140:	2b00      	cmp	r3, #0
 8007142:	d0ed      	beq.n	8007120 <HAL_RCC_OscConfig+0x388>
 8007144:	e015      	b.n	8007172 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007146:	f7fb fb1b 	bl	8002780 <HAL_GetTick>
 800714a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800714c:	e00a      	b.n	8007164 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800714e:	f7fb fb17 	bl	8002780 <HAL_GetTick>
 8007152:	4602      	mov	r2, r0
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	1ad3      	subs	r3, r2, r3
 8007158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800715c:	4293      	cmp	r3, r2
 800715e:	d901      	bls.n	8007164 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e121      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007164:	4b3a      	ldr	r3, [pc, #232]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 8007166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800716a:	f003 0302 	and.w	r3, r3, #2
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1ed      	bne.n	800714e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007172:	7ffb      	ldrb	r3, [r7, #31]
 8007174:	2b01      	cmp	r3, #1
 8007176:	d105      	bne.n	8007184 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007178:	4b35      	ldr	r3, [pc, #212]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 800717a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800717c:	4a34      	ldr	r2, [pc, #208]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 800717e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007182:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0320 	and.w	r3, r3, #32
 800718c:	2b00      	cmp	r3, #0
 800718e:	d03c      	beq.n	800720a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d01c      	beq.n	80071d2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007198:	4b2d      	ldr	r3, [pc, #180]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 800719a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800719e:	4a2c      	ldr	r2, [pc, #176]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80071a0:	f043 0301 	orr.w	r3, r3, #1
 80071a4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071a8:	f7fb faea 	bl	8002780 <HAL_GetTick>
 80071ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80071ae:	e008      	b.n	80071c2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071b0:	f7fb fae6 	bl	8002780 <HAL_GetTick>
 80071b4:	4602      	mov	r2, r0
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d901      	bls.n	80071c2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e0f2      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80071c2:	4b23      	ldr	r3, [pc, #140]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80071c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071c8:	f003 0302 	and.w	r3, r3, #2
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d0ef      	beq.n	80071b0 <HAL_RCC_OscConfig+0x418>
 80071d0:	e01b      	b.n	800720a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80071d2:	4b1f      	ldr	r3, [pc, #124]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80071d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80071da:	f023 0301 	bic.w	r3, r3, #1
 80071de:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071e2:	f7fb facd 	bl	8002780 <HAL_GetTick>
 80071e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80071e8:	e008      	b.n	80071fc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071ea:	f7fb fac9 	bl	8002780 <HAL_GetTick>
 80071ee:	4602      	mov	r2, r0
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	1ad3      	subs	r3, r2, r3
 80071f4:	2b02      	cmp	r3, #2
 80071f6:	d901      	bls.n	80071fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e0d5      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80071fc:	4b14      	ldr	r3, [pc, #80]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 80071fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1ef      	bne.n	80071ea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	69db      	ldr	r3, [r3, #28]
 800720e:	2b00      	cmp	r3, #0
 8007210:	f000 80c9 	beq.w	80073a6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007214:	4b0e      	ldr	r3, [pc, #56]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f003 030c 	and.w	r3, r3, #12
 800721c:	2b0c      	cmp	r3, #12
 800721e:	f000 8083 	beq.w	8007328 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	69db      	ldr	r3, [r3, #28]
 8007226:	2b02      	cmp	r3, #2
 8007228:	d15e      	bne.n	80072e8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800722a:	4b09      	ldr	r3, [pc, #36]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a08      	ldr	r2, [pc, #32]	@ (8007250 <HAL_RCC_OscConfig+0x4b8>)
 8007230:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007234:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007236:	f7fb faa3 	bl	8002780 <HAL_GetTick>
 800723a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800723c:	e00c      	b.n	8007258 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800723e:	f7fb fa9f 	bl	8002780 <HAL_GetTick>
 8007242:	4602      	mov	r2, r0
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	1ad3      	subs	r3, r2, r3
 8007248:	2b02      	cmp	r3, #2
 800724a:	d905      	bls.n	8007258 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800724c:	2303      	movs	r3, #3
 800724e:	e0ab      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
 8007250:	40021000 	.word	0x40021000
 8007254:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007258:	4b55      	ldr	r3, [pc, #340]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1ec      	bne.n	800723e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007264:	4b52      	ldr	r3, [pc, #328]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 8007266:	68da      	ldr	r2, [r3, #12]
 8007268:	4b52      	ldr	r3, [pc, #328]	@ (80073b4 <HAL_RCC_OscConfig+0x61c>)
 800726a:	4013      	ands	r3, r2
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	6a11      	ldr	r1, [r2, #32]
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007274:	3a01      	subs	r2, #1
 8007276:	0112      	lsls	r2, r2, #4
 8007278:	4311      	orrs	r1, r2
 800727a:	687a      	ldr	r2, [r7, #4]
 800727c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800727e:	0212      	lsls	r2, r2, #8
 8007280:	4311      	orrs	r1, r2
 8007282:	687a      	ldr	r2, [r7, #4]
 8007284:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007286:	0852      	lsrs	r2, r2, #1
 8007288:	3a01      	subs	r2, #1
 800728a:	0552      	lsls	r2, r2, #21
 800728c:	4311      	orrs	r1, r2
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007292:	0852      	lsrs	r2, r2, #1
 8007294:	3a01      	subs	r2, #1
 8007296:	0652      	lsls	r2, r2, #25
 8007298:	4311      	orrs	r1, r2
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800729e:	06d2      	lsls	r2, r2, #27
 80072a0:	430a      	orrs	r2, r1
 80072a2:	4943      	ldr	r1, [pc, #268]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072a8:	4b41      	ldr	r3, [pc, #260]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a40      	ldr	r2, [pc, #256]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 80072ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072b2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80072b4:	4b3e      	ldr	r3, [pc, #248]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	4a3d      	ldr	r2, [pc, #244]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 80072ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072be:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c0:	f7fb fa5e 	bl	8002780 <HAL_GetTick>
 80072c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072c6:	e008      	b.n	80072da <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072c8:	f7fb fa5a 	bl	8002780 <HAL_GetTick>
 80072cc:	4602      	mov	r2, r0
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	1ad3      	subs	r3, r2, r3
 80072d2:	2b02      	cmp	r3, #2
 80072d4:	d901      	bls.n	80072da <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80072d6:	2303      	movs	r3, #3
 80072d8:	e066      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072da:	4b35      	ldr	r3, [pc, #212]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d0f0      	beq.n	80072c8 <HAL_RCC_OscConfig+0x530>
 80072e6:	e05e      	b.n	80073a6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072e8:	4b31      	ldr	r3, [pc, #196]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a30      	ldr	r2, [pc, #192]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 80072ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80072f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f4:	f7fb fa44 	bl	8002780 <HAL_GetTick>
 80072f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072fa:	e008      	b.n	800730e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072fc:	f7fb fa40 	bl	8002780 <HAL_GetTick>
 8007300:	4602      	mov	r2, r0
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	1ad3      	subs	r3, r2, r3
 8007306:	2b02      	cmp	r3, #2
 8007308:	d901      	bls.n	800730e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	e04c      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800730e:	4b28      	ldr	r3, [pc, #160]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d1f0      	bne.n	80072fc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800731a:	4b25      	ldr	r3, [pc, #148]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 800731c:	68da      	ldr	r2, [r3, #12]
 800731e:	4924      	ldr	r1, [pc, #144]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 8007320:	4b25      	ldr	r3, [pc, #148]	@ (80073b8 <HAL_RCC_OscConfig+0x620>)
 8007322:	4013      	ands	r3, r2
 8007324:	60cb      	str	r3, [r1, #12]
 8007326:	e03e      	b.n	80073a6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	69db      	ldr	r3, [r3, #28]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007330:	2301      	movs	r3, #1
 8007332:	e039      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007334:	4b1e      	ldr	r3, [pc, #120]	@ (80073b0 <HAL_RCC_OscConfig+0x618>)
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	f003 0203 	and.w	r2, r3, #3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6a1b      	ldr	r3, [r3, #32]
 8007344:	429a      	cmp	r2, r3
 8007346:	d12c      	bne.n	80073a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007352:	3b01      	subs	r3, #1
 8007354:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007356:	429a      	cmp	r2, r3
 8007358:	d123      	bne.n	80073a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007364:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007366:	429a      	cmp	r2, r3
 8007368:	d11b      	bne.n	80073a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007374:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007376:	429a      	cmp	r2, r3
 8007378:	d113      	bne.n	80073a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007384:	085b      	lsrs	r3, r3, #1
 8007386:	3b01      	subs	r3, #1
 8007388:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800738a:	429a      	cmp	r2, r3
 800738c:	d109      	bne.n	80073a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007398:	085b      	lsrs	r3, r3, #1
 800739a:	3b01      	subs	r3, #1
 800739c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800739e:	429a      	cmp	r2, r3
 80073a0:	d001      	beq.n	80073a6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	e000      	b.n	80073a8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80073a6:	2300      	movs	r3, #0
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3720      	adds	r7, #32
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	40021000 	.word	0x40021000
 80073b4:	019f800c 	.word	0x019f800c
 80073b8:	feeefffc 	.word	0xfeeefffc

080073bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b086      	sub	sp, #24
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
 80073c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80073c6:	2300      	movs	r3, #0
 80073c8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d101      	bne.n	80073d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e11e      	b.n	8007612 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073d4:	4b91      	ldr	r3, [pc, #580]	@ (800761c <HAL_RCC_ClockConfig+0x260>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 030f 	and.w	r3, r3, #15
 80073dc:	683a      	ldr	r2, [r7, #0]
 80073de:	429a      	cmp	r2, r3
 80073e0:	d910      	bls.n	8007404 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073e2:	4b8e      	ldr	r3, [pc, #568]	@ (800761c <HAL_RCC_ClockConfig+0x260>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f023 020f 	bic.w	r2, r3, #15
 80073ea:	498c      	ldr	r1, [pc, #560]	@ (800761c <HAL_RCC_ClockConfig+0x260>)
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073f2:	4b8a      	ldr	r3, [pc, #552]	@ (800761c <HAL_RCC_ClockConfig+0x260>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f003 030f 	and.w	r3, r3, #15
 80073fa:	683a      	ldr	r2, [r7, #0]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d001      	beq.n	8007404 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007400:	2301      	movs	r3, #1
 8007402:	e106      	b.n	8007612 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 0301 	and.w	r3, r3, #1
 800740c:	2b00      	cmp	r3, #0
 800740e:	d073      	beq.n	80074f8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	2b03      	cmp	r3, #3
 8007416:	d129      	bne.n	800746c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007418:	4b81      	ldr	r3, [pc, #516]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d101      	bne.n	8007428 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e0f4      	b.n	8007612 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007428:	f000 f99e 	bl	8007768 <RCC_GetSysClockFreqFromPLLSource>
 800742c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	4a7c      	ldr	r2, [pc, #496]	@ (8007624 <HAL_RCC_ClockConfig+0x268>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d93f      	bls.n	80074b6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007436:	4b7a      	ldr	r3, [pc, #488]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d009      	beq.n	8007456 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800744a:	2b00      	cmp	r3, #0
 800744c:	d033      	beq.n	80074b6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007452:	2b00      	cmp	r3, #0
 8007454:	d12f      	bne.n	80074b6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007456:	4b72      	ldr	r3, [pc, #456]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800745e:	4a70      	ldr	r2, [pc, #448]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007460:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007464:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007466:	2380      	movs	r3, #128	@ 0x80
 8007468:	617b      	str	r3, [r7, #20]
 800746a:	e024      	b.n	80074b6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	2b02      	cmp	r3, #2
 8007472:	d107      	bne.n	8007484 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007474:	4b6a      	ldr	r3, [pc, #424]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d109      	bne.n	8007494 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e0c6      	b.n	8007612 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007484:	4b66      	ldr	r3, [pc, #408]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800748c:	2b00      	cmp	r3, #0
 800748e:	d101      	bne.n	8007494 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	e0be      	b.n	8007612 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007494:	f000 f8ce 	bl	8007634 <HAL_RCC_GetSysClockFreq>
 8007498:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	4a61      	ldr	r2, [pc, #388]	@ (8007624 <HAL_RCC_ClockConfig+0x268>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d909      	bls.n	80074b6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80074a2:	4b5f      	ldr	r3, [pc, #380]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074aa:	4a5d      	ldr	r2, [pc, #372]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80074ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074b0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80074b2:	2380      	movs	r3, #128	@ 0x80
 80074b4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80074b6:	4b5a      	ldr	r3, [pc, #360]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	f023 0203 	bic.w	r2, r3, #3
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	4957      	ldr	r1, [pc, #348]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80074c4:	4313      	orrs	r3, r2
 80074c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074c8:	f7fb f95a 	bl	8002780 <HAL_GetTick>
 80074cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074ce:	e00a      	b.n	80074e6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074d0:	f7fb f956 	bl	8002780 <HAL_GetTick>
 80074d4:	4602      	mov	r2, r0
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	1ad3      	subs	r3, r2, r3
 80074da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074de:	4293      	cmp	r3, r2
 80074e0:	d901      	bls.n	80074e6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80074e2:	2303      	movs	r3, #3
 80074e4:	e095      	b.n	8007612 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074e6:	4b4e      	ldr	r3, [pc, #312]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	f003 020c 	and.w	r2, r3, #12
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	009b      	lsls	r3, r3, #2
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d1eb      	bne.n	80074d0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0302 	and.w	r3, r3, #2
 8007500:	2b00      	cmp	r3, #0
 8007502:	d023      	beq.n	800754c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 0304 	and.w	r3, r3, #4
 800750c:	2b00      	cmp	r3, #0
 800750e:	d005      	beq.n	800751c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007510:	4b43      	ldr	r3, [pc, #268]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	4a42      	ldr	r2, [pc, #264]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007516:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800751a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 0308 	and.w	r3, r3, #8
 8007524:	2b00      	cmp	r3, #0
 8007526:	d007      	beq.n	8007538 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007528:	4b3d      	ldr	r3, [pc, #244]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007530:	4a3b      	ldr	r2, [pc, #236]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007532:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007536:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007538:	4b39      	ldr	r3, [pc, #228]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	4936      	ldr	r1, [pc, #216]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007546:	4313      	orrs	r3, r2
 8007548:	608b      	str	r3, [r1, #8]
 800754a:	e008      	b.n	800755e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	2b80      	cmp	r3, #128	@ 0x80
 8007550:	d105      	bne.n	800755e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007552:	4b33      	ldr	r3, [pc, #204]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	4a32      	ldr	r2, [pc, #200]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 8007558:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800755c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800755e:	4b2f      	ldr	r3, [pc, #188]	@ (800761c <HAL_RCC_ClockConfig+0x260>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 030f 	and.w	r3, r3, #15
 8007566:	683a      	ldr	r2, [r7, #0]
 8007568:	429a      	cmp	r2, r3
 800756a:	d21d      	bcs.n	80075a8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800756c:	4b2b      	ldr	r3, [pc, #172]	@ (800761c <HAL_RCC_ClockConfig+0x260>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f023 020f 	bic.w	r2, r3, #15
 8007574:	4929      	ldr	r1, [pc, #164]	@ (800761c <HAL_RCC_ClockConfig+0x260>)
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	4313      	orrs	r3, r2
 800757a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800757c:	f7fb f900 	bl	8002780 <HAL_GetTick>
 8007580:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007582:	e00a      	b.n	800759a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007584:	f7fb f8fc 	bl	8002780 <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007592:	4293      	cmp	r3, r2
 8007594:	d901      	bls.n	800759a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e03b      	b.n	8007612 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800759a:	4b20      	ldr	r3, [pc, #128]	@ (800761c <HAL_RCC_ClockConfig+0x260>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f003 030f 	and.w	r3, r3, #15
 80075a2:	683a      	ldr	r2, [r7, #0]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d1ed      	bne.n	8007584 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0304 	and.w	r3, r3, #4
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d008      	beq.n	80075c6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075b4:	4b1a      	ldr	r3, [pc, #104]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	4917      	ldr	r1, [pc, #92]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 0308 	and.w	r3, r3, #8
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d009      	beq.n	80075e6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075d2:	4b13      	ldr	r3, [pc, #76]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	00db      	lsls	r3, r3, #3
 80075e0:	490f      	ldr	r1, [pc, #60]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80075e2:	4313      	orrs	r3, r2
 80075e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80075e6:	f000 f825 	bl	8007634 <HAL_RCC_GetSysClockFreq>
 80075ea:	4602      	mov	r2, r0
 80075ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007620 <HAL_RCC_ClockConfig+0x264>)
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	091b      	lsrs	r3, r3, #4
 80075f2:	f003 030f 	and.w	r3, r3, #15
 80075f6:	490c      	ldr	r1, [pc, #48]	@ (8007628 <HAL_RCC_ClockConfig+0x26c>)
 80075f8:	5ccb      	ldrb	r3, [r1, r3]
 80075fa:	f003 031f 	and.w	r3, r3, #31
 80075fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007602:	4a0a      	ldr	r2, [pc, #40]	@ (800762c <HAL_RCC_ClockConfig+0x270>)
 8007604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007606:	4b0a      	ldr	r3, [pc, #40]	@ (8007630 <HAL_RCC_ClockConfig+0x274>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4618      	mov	r0, r3
 800760c:	f7fb f86c 	bl	80026e8 <HAL_InitTick>
 8007610:	4603      	mov	r3, r0
}
 8007612:	4618      	mov	r0, r3
 8007614:	3718      	adds	r7, #24
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	40022000 	.word	0x40022000
 8007620:	40021000 	.word	0x40021000
 8007624:	04c4b400 	.word	0x04c4b400
 8007628:	080129fc 	.word	0x080129fc
 800762c:	20000000 	.word	0x20000000
 8007630:	20000004 	.word	0x20000004

08007634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007634:	b480      	push	{r7}
 8007636:	b087      	sub	sp, #28
 8007638:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800763a:	4b2c      	ldr	r3, [pc, #176]	@ (80076ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	f003 030c 	and.w	r3, r3, #12
 8007642:	2b04      	cmp	r3, #4
 8007644:	d102      	bne.n	800764c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007646:	4b2a      	ldr	r3, [pc, #168]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007648:	613b      	str	r3, [r7, #16]
 800764a:	e047      	b.n	80076dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800764c:	4b27      	ldr	r3, [pc, #156]	@ (80076ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	f003 030c 	and.w	r3, r3, #12
 8007654:	2b08      	cmp	r3, #8
 8007656:	d102      	bne.n	800765e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007658:	4b26      	ldr	r3, [pc, #152]	@ (80076f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800765a:	613b      	str	r3, [r7, #16]
 800765c:	e03e      	b.n	80076dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800765e:	4b23      	ldr	r3, [pc, #140]	@ (80076ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	f003 030c 	and.w	r3, r3, #12
 8007666:	2b0c      	cmp	r3, #12
 8007668:	d136      	bne.n	80076d8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800766a:	4b20      	ldr	r3, [pc, #128]	@ (80076ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800766c:	68db      	ldr	r3, [r3, #12]
 800766e:	f003 0303 	and.w	r3, r3, #3
 8007672:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007674:	4b1d      	ldr	r3, [pc, #116]	@ (80076ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8007676:	68db      	ldr	r3, [r3, #12]
 8007678:	091b      	lsrs	r3, r3, #4
 800767a:	f003 030f 	and.w	r3, r3, #15
 800767e:	3301      	adds	r3, #1
 8007680:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2b03      	cmp	r3, #3
 8007686:	d10c      	bne.n	80076a2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007688:	4a1a      	ldr	r2, [pc, #104]	@ (80076f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007690:	4a16      	ldr	r2, [pc, #88]	@ (80076ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8007692:	68d2      	ldr	r2, [r2, #12]
 8007694:	0a12      	lsrs	r2, r2, #8
 8007696:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800769a:	fb02 f303 	mul.w	r3, r2, r3
 800769e:	617b      	str	r3, [r7, #20]
      break;
 80076a0:	e00c      	b.n	80076bc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80076a2:	4a13      	ldr	r2, [pc, #76]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80076aa:	4a10      	ldr	r2, [pc, #64]	@ (80076ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80076ac:	68d2      	ldr	r2, [r2, #12]
 80076ae:	0a12      	lsrs	r2, r2, #8
 80076b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80076b4:	fb02 f303 	mul.w	r3, r2, r3
 80076b8:	617b      	str	r3, [r7, #20]
      break;
 80076ba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80076bc:	4b0b      	ldr	r3, [pc, #44]	@ (80076ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	0e5b      	lsrs	r3, r3, #25
 80076c2:	f003 0303 	and.w	r3, r3, #3
 80076c6:	3301      	adds	r3, #1
 80076c8:	005b      	lsls	r3, r3, #1
 80076ca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076d4:	613b      	str	r3, [r7, #16]
 80076d6:	e001      	b.n	80076dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80076d8:	2300      	movs	r3, #0
 80076da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80076dc:	693b      	ldr	r3, [r7, #16]
}
 80076de:	4618      	mov	r0, r3
 80076e0:	371c      	adds	r7, #28
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	40021000 	.word	0x40021000
 80076f0:	00f42400 	.word	0x00f42400
 80076f4:	016e3600 	.word	0x016e3600

080076f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076f8:	b480      	push	{r7}
 80076fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076fc:	4b03      	ldr	r3, [pc, #12]	@ (800770c <HAL_RCC_GetHCLKFreq+0x14>)
 80076fe:	681b      	ldr	r3, [r3, #0]
}
 8007700:	4618      	mov	r0, r3
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr
 800770a:	bf00      	nop
 800770c:	20000000 	.word	0x20000000

08007710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007714:	f7ff fff0 	bl	80076f8 <HAL_RCC_GetHCLKFreq>
 8007718:	4602      	mov	r2, r0
 800771a:	4b06      	ldr	r3, [pc, #24]	@ (8007734 <HAL_RCC_GetPCLK1Freq+0x24>)
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	0a1b      	lsrs	r3, r3, #8
 8007720:	f003 0307 	and.w	r3, r3, #7
 8007724:	4904      	ldr	r1, [pc, #16]	@ (8007738 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007726:	5ccb      	ldrb	r3, [r1, r3]
 8007728:	f003 031f 	and.w	r3, r3, #31
 800772c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007730:	4618      	mov	r0, r3
 8007732:	bd80      	pop	{r7, pc}
 8007734:	40021000 	.word	0x40021000
 8007738:	08012a0c 	.word	0x08012a0c

0800773c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007740:	f7ff ffda 	bl	80076f8 <HAL_RCC_GetHCLKFreq>
 8007744:	4602      	mov	r2, r0
 8007746:	4b06      	ldr	r3, [pc, #24]	@ (8007760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	0adb      	lsrs	r3, r3, #11
 800774c:	f003 0307 	and.w	r3, r3, #7
 8007750:	4904      	ldr	r1, [pc, #16]	@ (8007764 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007752:	5ccb      	ldrb	r3, [r1, r3]
 8007754:	f003 031f 	and.w	r3, r3, #31
 8007758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800775c:	4618      	mov	r0, r3
 800775e:	bd80      	pop	{r7, pc}
 8007760:	40021000 	.word	0x40021000
 8007764:	08012a0c 	.word	0x08012a0c

08007768 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007768:	b480      	push	{r7}
 800776a:	b087      	sub	sp, #28
 800776c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800776e:	4b1e      	ldr	r3, [pc, #120]	@ (80077e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	f003 0303 	and.w	r3, r3, #3
 8007776:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007778:	4b1b      	ldr	r3, [pc, #108]	@ (80077e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800777a:	68db      	ldr	r3, [r3, #12]
 800777c:	091b      	lsrs	r3, r3, #4
 800777e:	f003 030f 	and.w	r3, r3, #15
 8007782:	3301      	adds	r3, #1
 8007784:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	2b03      	cmp	r3, #3
 800778a:	d10c      	bne.n	80077a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800778c:	4a17      	ldr	r2, [pc, #92]	@ (80077ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	fbb2 f3f3 	udiv	r3, r2, r3
 8007794:	4a14      	ldr	r2, [pc, #80]	@ (80077e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007796:	68d2      	ldr	r2, [r2, #12]
 8007798:	0a12      	lsrs	r2, r2, #8
 800779a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800779e:	fb02 f303 	mul.w	r3, r2, r3
 80077a2:	617b      	str	r3, [r7, #20]
    break;
 80077a4:	e00c      	b.n	80077c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80077a6:	4a12      	ldr	r2, [pc, #72]	@ (80077f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ae:	4a0e      	ldr	r2, [pc, #56]	@ (80077e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80077b0:	68d2      	ldr	r2, [r2, #12]
 80077b2:	0a12      	lsrs	r2, r2, #8
 80077b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80077b8:	fb02 f303 	mul.w	r3, r2, r3
 80077bc:	617b      	str	r3, [r7, #20]
    break;
 80077be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80077c0:	4b09      	ldr	r3, [pc, #36]	@ (80077e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	0e5b      	lsrs	r3, r3, #25
 80077c6:	f003 0303 	and.w	r3, r3, #3
 80077ca:	3301      	adds	r3, #1
 80077cc:	005b      	lsls	r3, r3, #1
 80077ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80077d0:	697a      	ldr	r2, [r7, #20]
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80077d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80077da:	687b      	ldr	r3, [r7, #4]
}
 80077dc:	4618      	mov	r0, r3
 80077de:	371c      	adds	r7, #28
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr
 80077e8:	40021000 	.word	0x40021000
 80077ec:	016e3600 	.word	0x016e3600
 80077f0:	00f42400 	.word	0x00f42400

080077f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b086      	sub	sp, #24
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80077fc:	2300      	movs	r3, #0
 80077fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007800:	2300      	movs	r3, #0
 8007802:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800780c:	2b00      	cmp	r3, #0
 800780e:	f000 8098 	beq.w	8007942 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007812:	2300      	movs	r3, #0
 8007814:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007816:	4b43      	ldr	r3, [pc, #268]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800781a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10d      	bne.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007822:	4b40      	ldr	r3, [pc, #256]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007826:	4a3f      	ldr	r2, [pc, #252]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800782c:	6593      	str	r3, [r2, #88]	@ 0x58
 800782e:	4b3d      	ldr	r3, [pc, #244]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007836:	60bb      	str	r3, [r7, #8]
 8007838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800783a:	2301      	movs	r3, #1
 800783c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800783e:	4b3a      	ldr	r3, [pc, #232]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a39      	ldr	r2, [pc, #228]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007848:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800784a:	f7fa ff99 	bl	8002780 <HAL_GetTick>
 800784e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007850:	e009      	b.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007852:	f7fa ff95 	bl	8002780 <HAL_GetTick>
 8007856:	4602      	mov	r2, r0
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	2b02      	cmp	r3, #2
 800785e:	d902      	bls.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007860:	2303      	movs	r3, #3
 8007862:	74fb      	strb	r3, [r7, #19]
        break;
 8007864:	e005      	b.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007866:	4b30      	ldr	r3, [pc, #192]	@ (8007928 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800786e:	2b00      	cmp	r3, #0
 8007870:	d0ef      	beq.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007872:	7cfb      	ldrb	r3, [r7, #19]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d159      	bne.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007878:	4b2a      	ldr	r3, [pc, #168]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800787a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800787e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007882:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d01e      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800788e:	697a      	ldr	r2, [r7, #20]
 8007890:	429a      	cmp	r2, r3
 8007892:	d019      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007894:	4b23      	ldr	r3, [pc, #140]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800789a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800789e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80078a0:	4b20      	ldr	r3, [pc, #128]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078a6:	4a1f      	ldr	r2, [pc, #124]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80078b0:	4b1c      	ldr	r3, [pc, #112]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078b6:	4a1b      	ldr	r2, [pc, #108]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80078c0:	4a18      	ldr	r2, [pc, #96]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	f003 0301 	and.w	r3, r3, #1
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d016      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078d2:	f7fa ff55 	bl	8002780 <HAL_GetTick>
 80078d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078d8:	e00b      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078da:	f7fa ff51 	bl	8002780 <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d902      	bls.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	74fb      	strb	r3, [r7, #19]
            break;
 80078f0:	e006      	b.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078f8:	f003 0302 	and.w	r3, r3, #2
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d0ec      	beq.n	80078da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007900:	7cfb      	ldrb	r3, [r7, #19]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d10b      	bne.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007906:	4b07      	ldr	r3, [pc, #28]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800790c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007914:	4903      	ldr	r1, [pc, #12]	@ (8007924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007916:	4313      	orrs	r3, r2
 8007918:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800791c:	e008      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800791e:	7cfb      	ldrb	r3, [r7, #19]
 8007920:	74bb      	strb	r3, [r7, #18]
 8007922:	e005      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007924:	40021000 	.word	0x40021000
 8007928:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800792c:	7cfb      	ldrb	r3, [r7, #19]
 800792e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007930:	7c7b      	ldrb	r3, [r7, #17]
 8007932:	2b01      	cmp	r3, #1
 8007934:	d105      	bne.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007936:	4ba6      	ldr	r3, [pc, #664]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800793a:	4aa5      	ldr	r2, [pc, #660]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800793c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007940:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f003 0301 	and.w	r3, r3, #1
 800794a:	2b00      	cmp	r3, #0
 800794c:	d00a      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800794e:	4ba0      	ldr	r3, [pc, #640]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007954:	f023 0203 	bic.w	r2, r3, #3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	499c      	ldr	r1, [pc, #624]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800795e:	4313      	orrs	r3, r2
 8007960:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 0302 	and.w	r3, r3, #2
 800796c:	2b00      	cmp	r3, #0
 800796e:	d00a      	beq.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007970:	4b97      	ldr	r3, [pc, #604]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007976:	f023 020c 	bic.w	r2, r3, #12
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	4994      	ldr	r1, [pc, #592]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007980:	4313      	orrs	r3, r2
 8007982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f003 0304 	and.w	r3, r3, #4
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00a      	beq.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007992:	4b8f      	ldr	r3, [pc, #572]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007998:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	498b      	ldr	r1, [pc, #556]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079a2:	4313      	orrs	r3, r2
 80079a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0308 	and.w	r3, r3, #8
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00a      	beq.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80079b4:	4b86      	ldr	r3, [pc, #536]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	4983      	ldr	r1, [pc, #524]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079c4:	4313      	orrs	r3, r2
 80079c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f003 0320 	and.w	r3, r3, #32
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00a      	beq.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80079d6:	4b7e      	ldr	r3, [pc, #504]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079dc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	695b      	ldr	r3, [r3, #20]
 80079e4:	497a      	ldr	r1, [pc, #488]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079e6:	4313      	orrs	r3, r2
 80079e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00a      	beq.n	8007a0e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80079f8:	4b75      	ldr	r3, [pc, #468]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079fe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	699b      	ldr	r3, [r3, #24]
 8007a06:	4972      	ldr	r1, [pc, #456]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d00a      	beq.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007a1a:	4b6d      	ldr	r3, [pc, #436]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a20:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	69db      	ldr	r3, [r3, #28]
 8007a28:	4969      	ldr	r1, [pc, #420]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00a      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007a3c:	4b64      	ldr	r3, [pc, #400]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a42:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	4961      	ldr	r1, [pc, #388]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00a      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a5e:	4b5c      	ldr	r3, [pc, #368]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a6c:	4958      	ldr	r1, [pc, #352]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d015      	beq.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a80:	4b53      	ldr	r3, [pc, #332]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8e:	4950      	ldr	r1, [pc, #320]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a90:	4313      	orrs	r3, r2
 8007a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a9e:	d105      	bne.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007aa0:	4b4b      	ldr	r3, [pc, #300]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	4a4a      	ldr	r2, [pc, #296]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007aa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007aaa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d015      	beq.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007ab8:	4b45      	ldr	r3, [pc, #276]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007abe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ac6:	4942      	ldr	r1, [pc, #264]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ad6:	d105      	bne.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ad8:	4b3d      	ldr	r3, [pc, #244]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	4a3c      	ldr	r2, [pc, #240]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ae2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d015      	beq.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007af0:	4b37      	ldr	r3, [pc, #220]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007af6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007afe:	4934      	ldr	r1, [pc, #208]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b00:	4313      	orrs	r3, r2
 8007b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b0e:	d105      	bne.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b10:	4b2f      	ldr	r3, [pc, #188]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	4a2e      	ldr	r2, [pc, #184]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b1a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d015      	beq.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b28:	4b29      	ldr	r3, [pc, #164]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b36:	4926      	ldr	r1, [pc, #152]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b46:	d105      	bne.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b48:	4b21      	ldr	r3, [pc, #132]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	4a20      	ldr	r2, [pc, #128]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b52:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d015      	beq.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b60:	4b1b      	ldr	r3, [pc, #108]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b6e:	4918      	ldr	r1, [pc, #96]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b70:	4313      	orrs	r3, r2
 8007b72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b7e:	d105      	bne.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b80:	4b13      	ldr	r3, [pc, #76]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	4a12      	ldr	r2, [pc, #72]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b8a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d015      	beq.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007b98:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b9e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba6:	490a      	ldr	r1, [pc, #40]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bb6:	d105      	bne.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007bb8:	4b05      	ldr	r3, [pc, #20]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007bba:	68db      	ldr	r3, [r3, #12]
 8007bbc:	4a04      	ldr	r2, [pc, #16]	@ (8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007bbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bc2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007bc4:	7cbb      	ldrb	r3, [r7, #18]
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3718      	adds	r7, #24
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	40021000 	.word	0x40021000

08007bd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b084      	sub	sp, #16
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d101      	bne.n	8007be6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007be2:	2301      	movs	r3, #1
 8007be4:	e09d      	b.n	8007d22 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d108      	bne.n	8007c00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bf6:	d009      	beq.n	8007c0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	61da      	str	r2, [r3, #28]
 8007bfe:	e005      	b.n	8007c0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d106      	bne.n	8007c2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f7fa f850 	bl	8001ccc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2202      	movs	r2, #2
 8007c30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c42:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c4c:	d902      	bls.n	8007c54 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	60fb      	str	r3, [r7, #12]
 8007c52:	e002      	b.n	8007c5a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c58:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007c62:	d007      	beq.n	8007c74 <HAL_SPI_Init+0xa0>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c6c:	d002      	beq.n	8007c74 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007c84:	431a      	orrs	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	691b      	ldr	r3, [r3, #16]
 8007c8a:	f003 0302 	and.w	r3, r3, #2
 8007c8e:	431a      	orrs	r2, r3
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	695b      	ldr	r3, [r3, #20]
 8007c94:	f003 0301 	and.w	r3, r3, #1
 8007c98:	431a      	orrs	r2, r3
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	699b      	ldr	r3, [r3, #24]
 8007c9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ca2:	431a      	orrs	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	69db      	ldr	r3, [r3, #28]
 8007ca8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007cac:	431a      	orrs	r2, r3
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6a1b      	ldr	r3, [r3, #32]
 8007cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cb6:	ea42 0103 	orr.w	r1, r2, r3
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cbe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	430a      	orrs	r2, r1
 8007cc8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	699b      	ldr	r3, [r3, #24]
 8007cce:	0c1b      	lsrs	r3, r3, #16
 8007cd0:	f003 0204 	and.w	r2, r3, #4
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd8:	f003 0310 	and.w	r3, r3, #16
 8007cdc:	431a      	orrs	r2, r3
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ce2:	f003 0308 	and.w	r3, r3, #8
 8007ce6:	431a      	orrs	r2, r3
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007cf0:	ea42 0103 	orr.w	r1, r2, r3
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	430a      	orrs	r2, r1
 8007d00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	69da      	ldr	r2, [r3, #28]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007d20:	2300      	movs	r3, #0
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3710      	adds	r7, #16
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}

08007d2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007d2a:	b580      	push	{r7, lr}
 8007d2c:	b08a      	sub	sp, #40	@ 0x28
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	60f8      	str	r0, [r7, #12]
 8007d32:	60b9      	str	r1, [r7, #8]
 8007d34:	607a      	str	r2, [r7, #4]
 8007d36:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d101      	bne.n	8007d50 <HAL_SPI_TransmitReceive+0x26>
 8007d4c:	2302      	movs	r3, #2
 8007d4e:	e20a      	b.n	8008166 <HAL_SPI_TransmitReceive+0x43c>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d58:	f7fa fd12 	bl	8002780 <HAL_GetTick>
 8007d5c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d64:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007d6c:	887b      	ldrh	r3, [r7, #2]
 8007d6e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007d70:	887b      	ldrh	r3, [r7, #2]
 8007d72:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007d74:	7efb      	ldrb	r3, [r7, #27]
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d00e      	beq.n	8007d98 <HAL_SPI_TransmitReceive+0x6e>
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d80:	d106      	bne.n	8007d90 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d102      	bne.n	8007d90 <HAL_SPI_TransmitReceive+0x66>
 8007d8a:	7efb      	ldrb	r3, [r7, #27]
 8007d8c:	2b04      	cmp	r3, #4
 8007d8e:	d003      	beq.n	8007d98 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007d90:	2302      	movs	r3, #2
 8007d92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007d96:	e1e0      	b.n	800815a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d005      	beq.n	8007daa <HAL_SPI_TransmitReceive+0x80>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d002      	beq.n	8007daa <HAL_SPI_TransmitReceive+0x80>
 8007da4:	887b      	ldrh	r3, [r7, #2]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d103      	bne.n	8007db2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007db0:	e1d3      	b.n	800815a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	2b04      	cmp	r3, #4
 8007dbc:	d003      	beq.n	8007dc6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2205      	movs	r2, #5
 8007dc2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	887a      	ldrh	r2, [r7, #2]
 8007dd6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	887a      	ldrh	r2, [r7, #2]
 8007dde:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	887a      	ldrh	r2, [r7, #2]
 8007dec:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	887a      	ldrh	r2, [r7, #2]
 8007df2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2200      	movs	r2, #0
 8007df8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e08:	d802      	bhi.n	8007e10 <HAL_SPI_TransmitReceive+0xe6>
 8007e0a:	8a3b      	ldrh	r3, [r7, #16]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d908      	bls.n	8007e22 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	685a      	ldr	r2, [r3, #4]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e1e:	605a      	str	r2, [r3, #4]
 8007e20:	e007      	b.n	8007e32 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	685a      	ldr	r2, [r3, #4]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007e30:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e3c:	2b40      	cmp	r3, #64	@ 0x40
 8007e3e:	d007      	beq.n	8007e50 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	68db      	ldr	r3, [r3, #12]
 8007e54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e58:	f240 8081 	bls.w	8007f5e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d002      	beq.n	8007e6a <HAL_SPI_TransmitReceive+0x140>
 8007e64:	8a7b      	ldrh	r3, [r7, #18]
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d16d      	bne.n	8007f46 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e6e:	881a      	ldrh	r2, [r3, #0]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7a:	1c9a      	adds	r2, r3, #2
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	3b01      	subs	r3, #1
 8007e88:	b29a      	uxth	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e8e:	e05a      	b.n	8007f46 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	f003 0302 	and.w	r3, r3, #2
 8007e9a:	2b02      	cmp	r3, #2
 8007e9c:	d11b      	bne.n	8007ed6 <HAL_SPI_TransmitReceive+0x1ac>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d016      	beq.n	8007ed6 <HAL_SPI_TransmitReceive+0x1ac>
 8007ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d113      	bne.n	8007ed6 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eb2:	881a      	ldrh	r2, [r3, #0]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ebe:	1c9a      	adds	r2, r3, #2
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	b29a      	uxth	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	f003 0301 	and.w	r3, r3, #1
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d11c      	bne.n	8007f1e <HAL_SPI_TransmitReceive+0x1f4>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d016      	beq.n	8007f1e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68da      	ldr	r2, [r3, #12]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007efa:	b292      	uxth	r2, r2
 8007efc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f02:	1c9a      	adds	r2, r3, #2
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	3b01      	subs	r3, #1
 8007f12:	b29a      	uxth	r2, r3
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007f1e:	f7fa fc2f 	bl	8002780 <HAL_GetTick>
 8007f22:	4602      	mov	r2, r0
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	1ad3      	subs	r3, r2, r3
 8007f28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d80b      	bhi.n	8007f46 <HAL_SPI_TransmitReceive+0x21c>
 8007f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f34:	d007      	beq.n	8007f46 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8007f36:	2303      	movs	r3, #3
 8007f38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007f44:	e109      	b.n	800815a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d19f      	bne.n	8007e90 <HAL_SPI_TransmitReceive+0x166>
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d199      	bne.n	8007e90 <HAL_SPI_TransmitReceive+0x166>
 8007f5c:	e0e3      	b.n	8008126 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d003      	beq.n	8007f6e <HAL_SPI_TransmitReceive+0x244>
 8007f66:	8a7b      	ldrh	r3, [r7, #18]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	f040 80cf 	bne.w	800810c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d912      	bls.n	8007f9e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f7c:	881a      	ldrh	r2, [r3, #0]
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f88:	1c9a      	adds	r2, r3, #2
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	3b02      	subs	r3, #2
 8007f96:	b29a      	uxth	r2, r3
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f9c:	e0b6      	b.n	800810c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	330c      	adds	r3, #12
 8007fa8:	7812      	ldrb	r2, [r2, #0]
 8007faa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fb0:	1c5a      	adds	r2, r3, #1
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	3b01      	subs	r3, #1
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fc4:	e0a2      	b.n	800810c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	f003 0302 	and.w	r3, r3, #2
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d134      	bne.n	800803e <HAL_SPI_TransmitReceive+0x314>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d02f      	beq.n	800803e <HAL_SPI_TransmitReceive+0x314>
 8007fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d12c      	bne.n	800803e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d912      	bls.n	8008014 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff2:	881a      	ldrh	r2, [r3, #0]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ffe:	1c9a      	adds	r2, r3, #2
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008008:	b29b      	uxth	r3, r3
 800800a:	3b02      	subs	r3, #2
 800800c:	b29a      	uxth	r2, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008012:	e012      	b.n	800803a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	330c      	adds	r3, #12
 800801e:	7812      	ldrb	r2, [r2, #0]
 8008020:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008026:	1c5a      	adds	r2, r3, #1
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008030:	b29b      	uxth	r3, r3
 8008032:	3b01      	subs	r3, #1
 8008034:	b29a      	uxth	r2, r3
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800803a:	2300      	movs	r3, #0
 800803c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	f003 0301 	and.w	r3, r3, #1
 8008048:	2b01      	cmp	r3, #1
 800804a:	d148      	bne.n	80080de <HAL_SPI_TransmitReceive+0x3b4>
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008052:	b29b      	uxth	r3, r3
 8008054:	2b00      	cmp	r3, #0
 8008056:	d042      	beq.n	80080de <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800805e:	b29b      	uxth	r3, r3
 8008060:	2b01      	cmp	r3, #1
 8008062:	d923      	bls.n	80080ac <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	68da      	ldr	r2, [r3, #12]
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806e:	b292      	uxth	r2, r2
 8008070:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008076:	1c9a      	adds	r2, r3, #2
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008082:	b29b      	uxth	r3, r3
 8008084:	3b02      	subs	r3, #2
 8008086:	b29a      	uxth	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008094:	b29b      	uxth	r3, r3
 8008096:	2b01      	cmp	r3, #1
 8008098:	d81f      	bhi.n	80080da <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685a      	ldr	r2, [r3, #4]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80080a8:	605a      	str	r2, [r3, #4]
 80080aa:	e016      	b.n	80080da <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f103 020c 	add.w	r2, r3, #12
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b8:	7812      	ldrb	r2, [r2, #0]
 80080ba:	b2d2      	uxtb	r2, r2
 80080bc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c2:	1c5a      	adds	r2, r3, #1
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	3b01      	subs	r3, #1
 80080d2:	b29a      	uxth	r2, r3
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080da:	2301      	movs	r3, #1
 80080dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80080de:	f7fa fb4f 	bl	8002780 <HAL_GetTick>
 80080e2:	4602      	mov	r2, r0
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	1ad3      	subs	r3, r2, r3
 80080e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d803      	bhi.n	80080f6 <HAL_SPI_TransmitReceive+0x3cc>
 80080ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f4:	d102      	bne.n	80080fc <HAL_SPI_TransmitReceive+0x3d2>
 80080f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d107      	bne.n	800810c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80080fc:	2303      	movs	r3, #3
 80080fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2201      	movs	r2, #1
 8008106:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800810a:	e026      	b.n	800815a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008110:	b29b      	uxth	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	f47f af57 	bne.w	8007fc6 <HAL_SPI_TransmitReceive+0x29c>
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800811e:	b29b      	uxth	r3, r3
 8008120:	2b00      	cmp	r3, #0
 8008122:	f47f af50 	bne.w	8007fc6 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008126:	69fa      	ldr	r2, [r7, #28]
 8008128:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f000 f94c 	bl	80083c8 <SPI_EndRxTxTransaction>
 8008130:	4603      	mov	r3, r0
 8008132:	2b00      	cmp	r3, #0
 8008134:	d005      	beq.n	8008142 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2220      	movs	r2, #32
 8008140:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008146:	2b00      	cmp	r3, #0
 8008148:	d003      	beq.n	8008152 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008150:	e003      	b.n	800815a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2201      	movs	r2, #1
 8008156:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008162:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8008166:	4618      	mov	r0, r3
 8008168:	3728      	adds	r7, #40	@ 0x28
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800816e:	b480      	push	{r7}
 8008170:	b083      	sub	sp, #12
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800817c:	b2db      	uxtb	r3, r3
}
 800817e:	4618      	mov	r0, r3
 8008180:	370c      	adds	r7, #12
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr
	...

0800818c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b088      	sub	sp, #32
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	603b      	str	r3, [r7, #0]
 8008198:	4613      	mov	r3, r2
 800819a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800819c:	f7fa faf0 	bl	8002780 <HAL_GetTick>
 80081a0:	4602      	mov	r2, r0
 80081a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a4:	1a9b      	subs	r3, r3, r2
 80081a6:	683a      	ldr	r2, [r7, #0]
 80081a8:	4413      	add	r3, r2
 80081aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80081ac:	f7fa fae8 	bl	8002780 <HAL_GetTick>
 80081b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80081b2:	4b39      	ldr	r3, [pc, #228]	@ (8008298 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	015b      	lsls	r3, r3, #5
 80081b8:	0d1b      	lsrs	r3, r3, #20
 80081ba:	69fa      	ldr	r2, [r7, #28]
 80081bc:	fb02 f303 	mul.w	r3, r2, r3
 80081c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80081c2:	e054      	b.n	800826e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ca:	d050      	beq.n	800826e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80081cc:	f7fa fad8 	bl	8002780 <HAL_GetTick>
 80081d0:	4602      	mov	r2, r0
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	1ad3      	subs	r3, r2, r3
 80081d6:	69fa      	ldr	r2, [r7, #28]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d902      	bls.n	80081e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d13d      	bne.n	800825e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	685a      	ldr	r2, [r3, #4]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80081f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081fa:	d111      	bne.n	8008220 <SPI_WaitFlagStateUntilTimeout+0x94>
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008204:	d004      	beq.n	8008210 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800820e:	d107      	bne.n	8008220 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800821e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008224:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008228:	d10f      	bne.n	800824a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008238:	601a      	str	r2, [r3, #0]
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008248:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2201      	movs	r2, #1
 800824e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2200      	movs	r2, #0
 8008256:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800825a:	2303      	movs	r3, #3
 800825c:	e017      	b.n	800828e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d101      	bne.n	8008268 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008264:	2300      	movs	r3, #0
 8008266:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	3b01      	subs	r3, #1
 800826c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	689a      	ldr	r2, [r3, #8]
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	4013      	ands	r3, r2
 8008278:	68ba      	ldr	r2, [r7, #8]
 800827a:	429a      	cmp	r2, r3
 800827c:	bf0c      	ite	eq
 800827e:	2301      	moveq	r3, #1
 8008280:	2300      	movne	r3, #0
 8008282:	b2db      	uxtb	r3, r3
 8008284:	461a      	mov	r2, r3
 8008286:	79fb      	ldrb	r3, [r7, #7]
 8008288:	429a      	cmp	r2, r3
 800828a:	d19b      	bne.n	80081c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800828c:	2300      	movs	r3, #0
}
 800828e:	4618      	mov	r0, r3
 8008290:	3720      	adds	r7, #32
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
 8008296:	bf00      	nop
 8008298:	20000000 	.word	0x20000000

0800829c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b08a      	sub	sp, #40	@ 0x28
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	60f8      	str	r0, [r7, #12]
 80082a4:	60b9      	str	r1, [r7, #8]
 80082a6:	607a      	str	r2, [r7, #4]
 80082a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80082aa:	2300      	movs	r3, #0
 80082ac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80082ae:	f7fa fa67 	bl	8002780 <HAL_GetTick>
 80082b2:	4602      	mov	r2, r0
 80082b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b6:	1a9b      	subs	r3, r3, r2
 80082b8:	683a      	ldr	r2, [r7, #0]
 80082ba:	4413      	add	r3, r2
 80082bc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80082be:	f7fa fa5f 	bl	8002780 <HAL_GetTick>
 80082c2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	330c      	adds	r3, #12
 80082ca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80082cc:	4b3d      	ldr	r3, [pc, #244]	@ (80083c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	4613      	mov	r3, r2
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	4413      	add	r3, r2
 80082d6:	00da      	lsls	r2, r3, #3
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	0d1b      	lsrs	r3, r3, #20
 80082dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082de:	fb02 f303 	mul.w	r3, r2, r3
 80082e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80082e4:	e060      	b.n	80083a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80082ec:	d107      	bne.n	80082fe <SPI_WaitFifoStateUntilTimeout+0x62>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d104      	bne.n	80082fe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80082fc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008304:	d050      	beq.n	80083a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008306:	f7fa fa3b 	bl	8002780 <HAL_GetTick>
 800830a:	4602      	mov	r2, r0
 800830c:	6a3b      	ldr	r3, [r7, #32]
 800830e:	1ad3      	subs	r3, r2, r3
 8008310:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008312:	429a      	cmp	r2, r3
 8008314:	d902      	bls.n	800831c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008318:	2b00      	cmp	r3, #0
 800831a:	d13d      	bne.n	8008398 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	685a      	ldr	r2, [r3, #4]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800832a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008334:	d111      	bne.n	800835a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800833e:	d004      	beq.n	800834a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	689b      	ldr	r3, [r3, #8]
 8008344:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008348:	d107      	bne.n	800835a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008358:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008362:	d10f      	bne.n	8008384 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008372:	601a      	str	r2, [r3, #0]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008382:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2200      	movs	r2, #0
 8008390:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008394:	2303      	movs	r3, #3
 8008396:	e010      	b.n	80083ba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008398:	69bb      	ldr	r3, [r7, #24]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d101      	bne.n	80083a2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800839e:	2300      	movs	r3, #0
 80083a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	689a      	ldr	r2, [r3, #8]
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	4013      	ands	r3, r2
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d196      	bne.n	80082e6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3728      	adds	r7, #40	@ 0x28
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	20000000 	.word	0x20000000

080083c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b086      	sub	sp, #24
 80083cc:	af02      	add	r7, sp, #8
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	9300      	str	r3, [sp, #0]
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	2200      	movs	r2, #0
 80083dc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80083e0:	68f8      	ldr	r0, [r7, #12]
 80083e2:	f7ff ff5b 	bl	800829c <SPI_WaitFifoStateUntilTimeout>
 80083e6:	4603      	mov	r3, r0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d007      	beq.n	80083fc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083f0:	f043 0220 	orr.w	r2, r3, #32
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083f8:	2303      	movs	r3, #3
 80083fa:	e027      	b.n	800844c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	9300      	str	r3, [sp, #0]
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	2200      	movs	r2, #0
 8008404:	2180      	movs	r1, #128	@ 0x80
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	f7ff fec0 	bl	800818c <SPI_WaitFlagStateUntilTimeout>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d007      	beq.n	8008422 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008416:	f043 0220 	orr.w	r2, r3, #32
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800841e:	2303      	movs	r3, #3
 8008420:	e014      	b.n	800844c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	9300      	str	r3, [sp, #0]
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	2200      	movs	r2, #0
 800842a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800842e:	68f8      	ldr	r0, [r7, #12]
 8008430:	f7ff ff34 	bl	800829c <SPI_WaitFifoStateUntilTimeout>
 8008434:	4603      	mov	r3, r0
 8008436:	2b00      	cmp	r3, #0
 8008438:	d007      	beq.n	800844a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800843e:	f043 0220 	orr.w	r2, r3, #32
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008446:	2303      	movs	r3, #3
 8008448:	e000      	b.n	800844c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3710      	adds	r7, #16
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d101      	bne.n	8008466 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	e049      	b.n	80084fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	d106      	bne.n	8008480 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f7f9 ff28 	bl	80022d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2202      	movs	r2, #2
 8008484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681a      	ldr	r2, [r3, #0]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	3304      	adds	r3, #4
 8008490:	4619      	mov	r1, r3
 8008492:	4610      	mov	r0, r2
 8008494:	f000 fc9e 	bl	8008dd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2201      	movs	r2, #1
 80084d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2201      	movs	r2, #1
 80084ec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3708      	adds	r7, #8
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
	...

08008504 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008504:	b480      	push	{r7}
 8008506:	b085      	sub	sp, #20
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008512:	b2db      	uxtb	r3, r3
 8008514:	2b01      	cmp	r3, #1
 8008516:	d001      	beq.n	800851c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008518:	2301      	movs	r3, #1
 800851a:	e042      	b.n	80085a2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2202      	movs	r2, #2
 8008520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a21      	ldr	r2, [pc, #132]	@ (80085b0 <HAL_TIM_Base_Start+0xac>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d018      	beq.n	8008560 <HAL_TIM_Base_Start+0x5c>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008536:	d013      	beq.n	8008560 <HAL_TIM_Base_Start+0x5c>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a1d      	ldr	r2, [pc, #116]	@ (80085b4 <HAL_TIM_Base_Start+0xb0>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d00e      	beq.n	8008560 <HAL_TIM_Base_Start+0x5c>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a1c      	ldr	r2, [pc, #112]	@ (80085b8 <HAL_TIM_Base_Start+0xb4>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d009      	beq.n	8008560 <HAL_TIM_Base_Start+0x5c>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a1a      	ldr	r2, [pc, #104]	@ (80085bc <HAL_TIM_Base_Start+0xb8>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d004      	beq.n	8008560 <HAL_TIM_Base_Start+0x5c>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a19      	ldr	r2, [pc, #100]	@ (80085c0 <HAL_TIM_Base_Start+0xbc>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d115      	bne.n	800858c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	689a      	ldr	r2, [r3, #8]
 8008566:	4b17      	ldr	r3, [pc, #92]	@ (80085c4 <HAL_TIM_Base_Start+0xc0>)
 8008568:	4013      	ands	r3, r2
 800856a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2b06      	cmp	r3, #6
 8008570:	d015      	beq.n	800859e <HAL_TIM_Base_Start+0x9a>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008578:	d011      	beq.n	800859e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681a      	ldr	r2, [r3, #0]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f042 0201 	orr.w	r2, r2, #1
 8008588:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800858a:	e008      	b.n	800859e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f042 0201 	orr.w	r2, r2, #1
 800859a:	601a      	str	r2, [r3, #0]
 800859c:	e000      	b.n	80085a0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800859e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80085a0:	2300      	movs	r3, #0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3714      	adds	r7, #20
 80085a6:	46bd      	mov	sp, r7
 80085a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ac:	4770      	bx	lr
 80085ae:	bf00      	nop
 80085b0:	40012c00 	.word	0x40012c00
 80085b4:	40000400 	.word	0x40000400
 80085b8:	40000800 	.word	0x40000800
 80085bc:	40013400 	.word	0x40013400
 80085c0:	40014000 	.word	0x40014000
 80085c4:	00010007 	.word	0x00010007

080085c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b082      	sub	sp, #8
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d101      	bne.n	80085da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e049      	b.n	800866e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d106      	bne.n	80085f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f000 f841 	bl	8008676 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2202      	movs	r2, #2
 80085f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	3304      	adds	r3, #4
 8008604:	4619      	mov	r1, r3
 8008606:	4610      	mov	r0, r2
 8008608:	f000 fbe4 	bl	8008dd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2201      	movs	r2, #1
 8008668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	3708      	adds	r7, #8
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008676:	b480      	push	{r7}
 8008678:	b083      	sub	sp, #12
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800867e:	bf00      	nop
 8008680:	370c      	adds	r7, #12
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr
	...

0800868c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b084      	sub	sp, #16
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d109      	bne.n	80086b0 <HAL_TIM_PWM_Start+0x24>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	bf14      	ite	ne
 80086a8:	2301      	movne	r3, #1
 80086aa:	2300      	moveq	r3, #0
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	e03c      	b.n	800872a <HAL_TIM_PWM_Start+0x9e>
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	2b04      	cmp	r3, #4
 80086b4:	d109      	bne.n	80086ca <HAL_TIM_PWM_Start+0x3e>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	2b01      	cmp	r3, #1
 80086c0:	bf14      	ite	ne
 80086c2:	2301      	movne	r3, #1
 80086c4:	2300      	moveq	r3, #0
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	e02f      	b.n	800872a <HAL_TIM_PWM_Start+0x9e>
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	2b08      	cmp	r3, #8
 80086ce:	d109      	bne.n	80086e4 <HAL_TIM_PWM_Start+0x58>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	2b01      	cmp	r3, #1
 80086da:	bf14      	ite	ne
 80086dc:	2301      	movne	r3, #1
 80086de:	2300      	moveq	r3, #0
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	e022      	b.n	800872a <HAL_TIM_PWM_Start+0x9e>
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	2b0c      	cmp	r3, #12
 80086e8:	d109      	bne.n	80086fe <HAL_TIM_PWM_Start+0x72>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	bf14      	ite	ne
 80086f6:	2301      	movne	r3, #1
 80086f8:	2300      	moveq	r3, #0
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	e015      	b.n	800872a <HAL_TIM_PWM_Start+0x9e>
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	2b10      	cmp	r3, #16
 8008702:	d109      	bne.n	8008718 <HAL_TIM_PWM_Start+0x8c>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800870a:	b2db      	uxtb	r3, r3
 800870c:	2b01      	cmp	r3, #1
 800870e:	bf14      	ite	ne
 8008710:	2301      	movne	r3, #1
 8008712:	2300      	moveq	r3, #0
 8008714:	b2db      	uxtb	r3, r3
 8008716:	e008      	b.n	800872a <HAL_TIM_PWM_Start+0x9e>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800871e:	b2db      	uxtb	r3, r3
 8008720:	2b01      	cmp	r3, #1
 8008722:	bf14      	ite	ne
 8008724:	2301      	movne	r3, #1
 8008726:	2300      	moveq	r3, #0
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b00      	cmp	r3, #0
 800872c:	d001      	beq.n	8008732 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e097      	b.n	8008862 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d104      	bne.n	8008742 <HAL_TIM_PWM_Start+0xb6>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2202      	movs	r2, #2
 800873c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008740:	e023      	b.n	800878a <HAL_TIM_PWM_Start+0xfe>
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	2b04      	cmp	r3, #4
 8008746:	d104      	bne.n	8008752 <HAL_TIM_PWM_Start+0xc6>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2202      	movs	r2, #2
 800874c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008750:	e01b      	b.n	800878a <HAL_TIM_PWM_Start+0xfe>
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	2b08      	cmp	r3, #8
 8008756:	d104      	bne.n	8008762 <HAL_TIM_PWM_Start+0xd6>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2202      	movs	r2, #2
 800875c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008760:	e013      	b.n	800878a <HAL_TIM_PWM_Start+0xfe>
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	2b0c      	cmp	r3, #12
 8008766:	d104      	bne.n	8008772 <HAL_TIM_PWM_Start+0xe6>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2202      	movs	r2, #2
 800876c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008770:	e00b      	b.n	800878a <HAL_TIM_PWM_Start+0xfe>
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	2b10      	cmp	r3, #16
 8008776:	d104      	bne.n	8008782 <HAL_TIM_PWM_Start+0xf6>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2202      	movs	r2, #2
 800877c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008780:	e003      	b.n	800878a <HAL_TIM_PWM_Start+0xfe>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2202      	movs	r2, #2
 8008786:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2201      	movs	r2, #1
 8008790:	6839      	ldr	r1, [r7, #0]
 8008792:	4618      	mov	r0, r3
 8008794:	f000 ffb4 	bl	8009700 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a33      	ldr	r2, [pc, #204]	@ (800886c <HAL_TIM_PWM_Start+0x1e0>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d013      	beq.n	80087ca <HAL_TIM_PWM_Start+0x13e>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a32      	ldr	r2, [pc, #200]	@ (8008870 <HAL_TIM_PWM_Start+0x1e4>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d00e      	beq.n	80087ca <HAL_TIM_PWM_Start+0x13e>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a30      	ldr	r2, [pc, #192]	@ (8008874 <HAL_TIM_PWM_Start+0x1e8>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d009      	beq.n	80087ca <HAL_TIM_PWM_Start+0x13e>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a2f      	ldr	r2, [pc, #188]	@ (8008878 <HAL_TIM_PWM_Start+0x1ec>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d004      	beq.n	80087ca <HAL_TIM_PWM_Start+0x13e>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a2d      	ldr	r2, [pc, #180]	@ (800887c <HAL_TIM_PWM_Start+0x1f0>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d101      	bne.n	80087ce <HAL_TIM_PWM_Start+0x142>
 80087ca:	2301      	movs	r3, #1
 80087cc:	e000      	b.n	80087d0 <HAL_TIM_PWM_Start+0x144>
 80087ce:	2300      	movs	r3, #0
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d007      	beq.n	80087e4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80087e2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a20      	ldr	r2, [pc, #128]	@ (800886c <HAL_TIM_PWM_Start+0x1e0>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d018      	beq.n	8008820 <HAL_TIM_PWM_Start+0x194>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087f6:	d013      	beq.n	8008820 <HAL_TIM_PWM_Start+0x194>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a20      	ldr	r2, [pc, #128]	@ (8008880 <HAL_TIM_PWM_Start+0x1f4>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d00e      	beq.n	8008820 <HAL_TIM_PWM_Start+0x194>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a1f      	ldr	r2, [pc, #124]	@ (8008884 <HAL_TIM_PWM_Start+0x1f8>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d009      	beq.n	8008820 <HAL_TIM_PWM_Start+0x194>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a17      	ldr	r2, [pc, #92]	@ (8008870 <HAL_TIM_PWM_Start+0x1e4>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d004      	beq.n	8008820 <HAL_TIM_PWM_Start+0x194>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a16      	ldr	r2, [pc, #88]	@ (8008874 <HAL_TIM_PWM_Start+0x1e8>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d115      	bne.n	800884c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	689a      	ldr	r2, [r3, #8]
 8008826:	4b18      	ldr	r3, [pc, #96]	@ (8008888 <HAL_TIM_PWM_Start+0x1fc>)
 8008828:	4013      	ands	r3, r2
 800882a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2b06      	cmp	r3, #6
 8008830:	d015      	beq.n	800885e <HAL_TIM_PWM_Start+0x1d2>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008838:	d011      	beq.n	800885e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f042 0201 	orr.w	r2, r2, #1
 8008848:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800884a:	e008      	b.n	800885e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f042 0201 	orr.w	r2, r2, #1
 800885a:	601a      	str	r2, [r3, #0]
 800885c:	e000      	b.n	8008860 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800885e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008860:	2300      	movs	r3, #0
}
 8008862:	4618      	mov	r0, r3
 8008864:	3710      	adds	r7, #16
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}
 800886a:	bf00      	nop
 800886c:	40012c00 	.word	0x40012c00
 8008870:	40013400 	.word	0x40013400
 8008874:	40014000 	.word	0x40014000
 8008878:	40014400 	.word	0x40014400
 800887c:	40014800 	.word	0x40014800
 8008880:	40000400 	.word	0x40000400
 8008884:	40000800 	.word	0x40000800
 8008888:	00010007 	.word	0x00010007

0800888c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b082      	sub	sp, #8
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	2200      	movs	r2, #0
 800889c:	6839      	ldr	r1, [r7, #0]
 800889e:	4618      	mov	r0, r3
 80088a0:	f000 ff2e 	bl	8009700 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a3e      	ldr	r2, [pc, #248]	@ (80089a4 <HAL_TIM_PWM_Stop+0x118>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d013      	beq.n	80088d6 <HAL_TIM_PWM_Stop+0x4a>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a3d      	ldr	r2, [pc, #244]	@ (80089a8 <HAL_TIM_PWM_Stop+0x11c>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d00e      	beq.n	80088d6 <HAL_TIM_PWM_Stop+0x4a>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a3b      	ldr	r2, [pc, #236]	@ (80089ac <HAL_TIM_PWM_Stop+0x120>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d009      	beq.n	80088d6 <HAL_TIM_PWM_Stop+0x4a>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a3a      	ldr	r2, [pc, #232]	@ (80089b0 <HAL_TIM_PWM_Stop+0x124>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d004      	beq.n	80088d6 <HAL_TIM_PWM_Stop+0x4a>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a38      	ldr	r2, [pc, #224]	@ (80089b4 <HAL_TIM_PWM_Stop+0x128>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d101      	bne.n	80088da <HAL_TIM_PWM_Stop+0x4e>
 80088d6:	2301      	movs	r3, #1
 80088d8:	e000      	b.n	80088dc <HAL_TIM_PWM_Stop+0x50>
 80088da:	2300      	movs	r3, #0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d017      	beq.n	8008910 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	6a1a      	ldr	r2, [r3, #32]
 80088e6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80088ea:	4013      	ands	r3, r2
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10f      	bne.n	8008910 <HAL_TIM_PWM_Stop+0x84>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	6a1a      	ldr	r2, [r3, #32]
 80088f6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80088fa:	4013      	ands	r3, r2
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d107      	bne.n	8008910 <HAL_TIM_PWM_Stop+0x84>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800890e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	6a1a      	ldr	r2, [r3, #32]
 8008916:	f241 1311 	movw	r3, #4369	@ 0x1111
 800891a:	4013      	ands	r3, r2
 800891c:	2b00      	cmp	r3, #0
 800891e:	d10f      	bne.n	8008940 <HAL_TIM_PWM_Stop+0xb4>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	6a1a      	ldr	r2, [r3, #32]
 8008926:	f244 4344 	movw	r3, #17476	@ 0x4444
 800892a:	4013      	ands	r3, r2
 800892c:	2b00      	cmp	r3, #0
 800892e:	d107      	bne.n	8008940 <HAL_TIM_PWM_Stop+0xb4>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f022 0201 	bic.w	r2, r2, #1
 800893e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d104      	bne.n	8008950 <HAL_TIM_PWM_Stop+0xc4>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2201      	movs	r2, #1
 800894a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800894e:	e023      	b.n	8008998 <HAL_TIM_PWM_Stop+0x10c>
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	2b04      	cmp	r3, #4
 8008954:	d104      	bne.n	8008960 <HAL_TIM_PWM_Stop+0xd4>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2201      	movs	r2, #1
 800895a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800895e:	e01b      	b.n	8008998 <HAL_TIM_PWM_Stop+0x10c>
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	2b08      	cmp	r3, #8
 8008964:	d104      	bne.n	8008970 <HAL_TIM_PWM_Stop+0xe4>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2201      	movs	r2, #1
 800896a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800896e:	e013      	b.n	8008998 <HAL_TIM_PWM_Stop+0x10c>
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	2b0c      	cmp	r3, #12
 8008974:	d104      	bne.n	8008980 <HAL_TIM_PWM_Stop+0xf4>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2201      	movs	r2, #1
 800897a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800897e:	e00b      	b.n	8008998 <HAL_TIM_PWM_Stop+0x10c>
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	2b10      	cmp	r3, #16
 8008984:	d104      	bne.n	8008990 <HAL_TIM_PWM_Stop+0x104>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2201      	movs	r2, #1
 800898a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800898e:	e003      	b.n	8008998 <HAL_TIM_PWM_Stop+0x10c>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2201      	movs	r2, #1
 8008994:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8008998:	2300      	movs	r3, #0
}
 800899a:	4618      	mov	r0, r3
 800899c:	3708      	adds	r7, #8
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	40012c00 	.word	0x40012c00
 80089a8:	40013400 	.word	0x40013400
 80089ac:	40014000 	.word	0x40014000
 80089b0:	40014400 	.word	0x40014400
 80089b4:	40014800 	.word	0x40014800

080089b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b086      	sub	sp, #24
 80089bc:	af00      	add	r7, sp, #0
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089c4:	2300      	movs	r3, #0
 80089c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d101      	bne.n	80089d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80089d2:	2302      	movs	r3, #2
 80089d4:	e0ff      	b.n	8008bd6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2201      	movs	r2, #1
 80089da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2b14      	cmp	r3, #20
 80089e2:	f200 80f0 	bhi.w	8008bc6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80089e6:	a201      	add	r2, pc, #4	@ (adr r2, 80089ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80089e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ec:	08008a41 	.word	0x08008a41
 80089f0:	08008bc7 	.word	0x08008bc7
 80089f4:	08008bc7 	.word	0x08008bc7
 80089f8:	08008bc7 	.word	0x08008bc7
 80089fc:	08008a81 	.word	0x08008a81
 8008a00:	08008bc7 	.word	0x08008bc7
 8008a04:	08008bc7 	.word	0x08008bc7
 8008a08:	08008bc7 	.word	0x08008bc7
 8008a0c:	08008ac3 	.word	0x08008ac3
 8008a10:	08008bc7 	.word	0x08008bc7
 8008a14:	08008bc7 	.word	0x08008bc7
 8008a18:	08008bc7 	.word	0x08008bc7
 8008a1c:	08008b03 	.word	0x08008b03
 8008a20:	08008bc7 	.word	0x08008bc7
 8008a24:	08008bc7 	.word	0x08008bc7
 8008a28:	08008bc7 	.word	0x08008bc7
 8008a2c:	08008b45 	.word	0x08008b45
 8008a30:	08008bc7 	.word	0x08008bc7
 8008a34:	08008bc7 	.word	0x08008bc7
 8008a38:	08008bc7 	.word	0x08008bc7
 8008a3c:	08008b85 	.word	0x08008b85
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68b9      	ldr	r1, [r7, #8]
 8008a46:	4618      	mov	r0, r3
 8008a48:	f000 fa60 	bl	8008f0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	699a      	ldr	r2, [r3, #24]
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f042 0208 	orr.w	r2, r2, #8
 8008a5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	699a      	ldr	r2, [r3, #24]
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f022 0204 	bic.w	r2, r2, #4
 8008a6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	6999      	ldr	r1, [r3, #24]
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	691a      	ldr	r2, [r3, #16]
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	619a      	str	r2, [r3, #24]
      break;
 8008a7e:	e0a5      	b.n	8008bcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68b9      	ldr	r1, [r7, #8]
 8008a86:	4618      	mov	r0, r3
 8008a88:	f000 fad0 	bl	800902c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	699a      	ldr	r2, [r3, #24]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	699a      	ldr	r2, [r3, #24]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008aaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	6999      	ldr	r1, [r3, #24]
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	021a      	lsls	r2, r3, #8
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	430a      	orrs	r2, r1
 8008abe:	619a      	str	r2, [r3, #24]
      break;
 8008ac0:	e084      	b.n	8008bcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68b9      	ldr	r1, [r7, #8]
 8008ac8:	4618      	mov	r0, r3
 8008aca:	f000 fb39 	bl	8009140 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	69da      	ldr	r2, [r3, #28]
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f042 0208 	orr.w	r2, r2, #8
 8008adc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	69da      	ldr	r2, [r3, #28]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f022 0204 	bic.w	r2, r2, #4
 8008aec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	69d9      	ldr	r1, [r3, #28]
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	691a      	ldr	r2, [r3, #16]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	430a      	orrs	r2, r1
 8008afe:	61da      	str	r2, [r3, #28]
      break;
 8008b00:	e064      	b.n	8008bcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	68b9      	ldr	r1, [r7, #8]
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f000 fba1 	bl	8009250 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	69da      	ldr	r2, [r3, #28]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	69da      	ldr	r2, [r3, #28]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	69d9      	ldr	r1, [r3, #28]
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	691b      	ldr	r3, [r3, #16]
 8008b38:	021a      	lsls	r2, r3, #8
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	61da      	str	r2, [r3, #28]
      break;
 8008b42:	e043      	b.n	8008bcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	68b9      	ldr	r1, [r7, #8]
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f000 fc0a 	bl	8009364 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f042 0208 	orr.w	r2, r2, #8
 8008b5e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f022 0204 	bic.w	r2, r2, #4
 8008b6e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	691a      	ldr	r2, [r3, #16]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	430a      	orrs	r2, r1
 8008b80:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008b82:	e023      	b.n	8008bcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68b9      	ldr	r1, [r7, #8]
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f000 fc4e 	bl	800942c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b9e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bae:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	021a      	lsls	r2, r3, #8
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	430a      	orrs	r2, r1
 8008bc2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008bc4:	e002      	b.n	8008bcc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	75fb      	strb	r3, [r7, #23]
      break;
 8008bca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008bd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3718      	adds	r7, #24
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
 8008bde:	bf00      	nop

08008be0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bea:	2300      	movs	r3, #0
 8008bec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d101      	bne.n	8008bfc <HAL_TIM_ConfigClockSource+0x1c>
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	e0de      	b.n	8008dba <HAL_TIM_ConfigClockSource+0x1da>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2202      	movs	r2, #2
 8008c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	689b      	ldr	r3, [r3, #8]
 8008c12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008c1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008c1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a63      	ldr	r2, [pc, #396]	@ (8008dc4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	f000 80a9 	beq.w	8008d8e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c3c:	4a61      	ldr	r2, [pc, #388]	@ (8008dc4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	f200 80ae 	bhi.w	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c44:	4a60      	ldr	r2, [pc, #384]	@ (8008dc8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	f000 80a1 	beq.w	8008d8e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c4c:	4a5e      	ldr	r2, [pc, #376]	@ (8008dc8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	f200 80a6 	bhi.w	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c54:	4a5d      	ldr	r2, [pc, #372]	@ (8008dcc <HAL_TIM_ConfigClockSource+0x1ec>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	f000 8099 	beq.w	8008d8e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c5c:	4a5b      	ldr	r2, [pc, #364]	@ (8008dcc <HAL_TIM_ConfigClockSource+0x1ec>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	f200 809e 	bhi.w	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c64:	4a5a      	ldr	r2, [pc, #360]	@ (8008dd0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	f000 8091 	beq.w	8008d8e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c6c:	4a58      	ldr	r2, [pc, #352]	@ (8008dd0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	f200 8096 	bhi.w	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c74:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008c78:	f000 8089 	beq.w	8008d8e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c7c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008c80:	f200 808e 	bhi.w	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c88:	d03e      	beq.n	8008d08 <HAL_TIM_ConfigClockSource+0x128>
 8008c8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c8e:	f200 8087 	bhi.w	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c96:	f000 8086 	beq.w	8008da6 <HAL_TIM_ConfigClockSource+0x1c6>
 8008c9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c9e:	d87f      	bhi.n	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008ca0:	2b70      	cmp	r3, #112	@ 0x70
 8008ca2:	d01a      	beq.n	8008cda <HAL_TIM_ConfigClockSource+0xfa>
 8008ca4:	2b70      	cmp	r3, #112	@ 0x70
 8008ca6:	d87b      	bhi.n	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008ca8:	2b60      	cmp	r3, #96	@ 0x60
 8008caa:	d050      	beq.n	8008d4e <HAL_TIM_ConfigClockSource+0x16e>
 8008cac:	2b60      	cmp	r3, #96	@ 0x60
 8008cae:	d877      	bhi.n	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cb0:	2b50      	cmp	r3, #80	@ 0x50
 8008cb2:	d03c      	beq.n	8008d2e <HAL_TIM_ConfigClockSource+0x14e>
 8008cb4:	2b50      	cmp	r3, #80	@ 0x50
 8008cb6:	d873      	bhi.n	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cb8:	2b40      	cmp	r3, #64	@ 0x40
 8008cba:	d058      	beq.n	8008d6e <HAL_TIM_ConfigClockSource+0x18e>
 8008cbc:	2b40      	cmp	r3, #64	@ 0x40
 8008cbe:	d86f      	bhi.n	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cc0:	2b30      	cmp	r3, #48	@ 0x30
 8008cc2:	d064      	beq.n	8008d8e <HAL_TIM_ConfigClockSource+0x1ae>
 8008cc4:	2b30      	cmp	r3, #48	@ 0x30
 8008cc6:	d86b      	bhi.n	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cc8:	2b20      	cmp	r3, #32
 8008cca:	d060      	beq.n	8008d8e <HAL_TIM_ConfigClockSource+0x1ae>
 8008ccc:	2b20      	cmp	r3, #32
 8008cce:	d867      	bhi.n	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d05c      	beq.n	8008d8e <HAL_TIM_ConfigClockSource+0x1ae>
 8008cd4:	2b10      	cmp	r3, #16
 8008cd6:	d05a      	beq.n	8008d8e <HAL_TIM_ConfigClockSource+0x1ae>
 8008cd8:	e062      	b.n	8008da0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008cea:	f000 fce9 	bl	80096c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008cfc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	609a      	str	r2, [r3, #8]
      break;
 8008d06:	e04f      	b.n	8008da8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d18:	f000 fcd2 	bl	80096c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	689a      	ldr	r2, [r3, #8]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d2a:	609a      	str	r2, [r3, #8]
      break;
 8008d2c:	e03c      	b.n	8008da8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	f000 fc44 	bl	80095c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	2150      	movs	r1, #80	@ 0x50
 8008d46:	4618      	mov	r0, r3
 8008d48:	f000 fc9d 	bl	8009686 <TIM_ITRx_SetConfig>
      break;
 8008d4c:	e02c      	b.n	8008da8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	f000 fc63 	bl	8009626 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2160      	movs	r1, #96	@ 0x60
 8008d66:	4618      	mov	r0, r3
 8008d68:	f000 fc8d 	bl	8009686 <TIM_ITRx_SetConfig>
      break;
 8008d6c:	e01c      	b.n	8008da8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	f000 fc24 	bl	80095c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2140      	movs	r1, #64	@ 0x40
 8008d86:	4618      	mov	r0, r3
 8008d88:	f000 fc7d 	bl	8009686 <TIM_ITRx_SetConfig>
      break;
 8008d8c:	e00c      	b.n	8008da8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4619      	mov	r1, r3
 8008d98:	4610      	mov	r0, r2
 8008d9a:	f000 fc74 	bl	8009686 <TIM_ITRx_SetConfig>
      break;
 8008d9e:	e003      	b.n	8008da8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8008da0:	2301      	movs	r3, #1
 8008da2:	73fb      	strb	r3, [r7, #15]
      break;
 8008da4:	e000      	b.n	8008da8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8008da6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3710      	adds	r7, #16
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}
 8008dc2:	bf00      	nop
 8008dc4:	00100070 	.word	0x00100070
 8008dc8:	00100040 	.word	0x00100040
 8008dcc:	00100030 	.word	0x00100030
 8008dd0:	00100020 	.word	0x00100020

08008dd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b085      	sub	sp, #20
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a42      	ldr	r2, [pc, #264]	@ (8008ef0 <TIM_Base_SetConfig+0x11c>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d00f      	beq.n	8008e0c <TIM_Base_SetConfig+0x38>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008df2:	d00b      	beq.n	8008e0c <TIM_Base_SetConfig+0x38>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a3f      	ldr	r2, [pc, #252]	@ (8008ef4 <TIM_Base_SetConfig+0x120>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d007      	beq.n	8008e0c <TIM_Base_SetConfig+0x38>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a3e      	ldr	r2, [pc, #248]	@ (8008ef8 <TIM_Base_SetConfig+0x124>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d003      	beq.n	8008e0c <TIM_Base_SetConfig+0x38>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4a3d      	ldr	r2, [pc, #244]	@ (8008efc <TIM_Base_SetConfig+0x128>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d108      	bne.n	8008e1e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a33      	ldr	r2, [pc, #204]	@ (8008ef0 <TIM_Base_SetConfig+0x11c>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d01b      	beq.n	8008e5e <TIM_Base_SetConfig+0x8a>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e2c:	d017      	beq.n	8008e5e <TIM_Base_SetConfig+0x8a>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4a30      	ldr	r2, [pc, #192]	@ (8008ef4 <TIM_Base_SetConfig+0x120>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d013      	beq.n	8008e5e <TIM_Base_SetConfig+0x8a>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4a2f      	ldr	r2, [pc, #188]	@ (8008ef8 <TIM_Base_SetConfig+0x124>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d00f      	beq.n	8008e5e <TIM_Base_SetConfig+0x8a>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a2e      	ldr	r2, [pc, #184]	@ (8008efc <TIM_Base_SetConfig+0x128>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d00b      	beq.n	8008e5e <TIM_Base_SetConfig+0x8a>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a2d      	ldr	r2, [pc, #180]	@ (8008f00 <TIM_Base_SetConfig+0x12c>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d007      	beq.n	8008e5e <TIM_Base_SetConfig+0x8a>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a2c      	ldr	r2, [pc, #176]	@ (8008f04 <TIM_Base_SetConfig+0x130>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d003      	beq.n	8008e5e <TIM_Base_SetConfig+0x8a>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a2b      	ldr	r2, [pc, #172]	@ (8008f08 <TIM_Base_SetConfig+0x134>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d108      	bne.n	8008e70 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	68db      	ldr	r3, [r3, #12]
 8008e6a:	68fa      	ldr	r2, [r7, #12]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	695b      	ldr	r3, [r3, #20]
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	68fa      	ldr	r2, [r7, #12]
 8008e82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	689a      	ldr	r2, [r3, #8]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a16      	ldr	r2, [pc, #88]	@ (8008ef0 <TIM_Base_SetConfig+0x11c>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d00f      	beq.n	8008ebc <TIM_Base_SetConfig+0xe8>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4a17      	ldr	r2, [pc, #92]	@ (8008efc <TIM_Base_SetConfig+0x128>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d00b      	beq.n	8008ebc <TIM_Base_SetConfig+0xe8>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a16      	ldr	r2, [pc, #88]	@ (8008f00 <TIM_Base_SetConfig+0x12c>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d007      	beq.n	8008ebc <TIM_Base_SetConfig+0xe8>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a15      	ldr	r2, [pc, #84]	@ (8008f04 <TIM_Base_SetConfig+0x130>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d003      	beq.n	8008ebc <TIM_Base_SetConfig+0xe8>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a14      	ldr	r2, [pc, #80]	@ (8008f08 <TIM_Base_SetConfig+0x134>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d103      	bne.n	8008ec4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	691a      	ldr	r2, [r3, #16]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	691b      	ldr	r3, [r3, #16]
 8008ece:	f003 0301 	and.w	r3, r3, #1
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d105      	bne.n	8008ee2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	691b      	ldr	r3, [r3, #16]
 8008eda:	f023 0201 	bic.w	r2, r3, #1
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	611a      	str	r2, [r3, #16]
  }
}
 8008ee2:	bf00      	nop
 8008ee4:	3714      	adds	r7, #20
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	40012c00 	.word	0x40012c00
 8008ef4:	40000400 	.word	0x40000400
 8008ef8:	40000800 	.word	0x40000800
 8008efc:	40013400 	.word	0x40013400
 8008f00:	40014000 	.word	0x40014000
 8008f04:	40014400 	.word	0x40014400
 8008f08:	40014800 	.word	0x40014800

08008f0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b087      	sub	sp, #28
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6a1b      	ldr	r3, [r3, #32]
 8008f1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6a1b      	ldr	r3, [r3, #32]
 8008f20:	f023 0201 	bic.w	r2, r3, #1
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	685b      	ldr	r3, [r3, #4]
 8008f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	699b      	ldr	r3, [r3, #24]
 8008f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f023 0303 	bic.w	r3, r3, #3
 8008f46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68fa      	ldr	r2, [r7, #12]
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	f023 0302 	bic.w	r3, r3, #2
 8008f58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	697a      	ldr	r2, [r7, #20]
 8008f60:	4313      	orrs	r3, r2
 8008f62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a2c      	ldr	r2, [pc, #176]	@ (8009018 <TIM_OC1_SetConfig+0x10c>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d00f      	beq.n	8008f8c <TIM_OC1_SetConfig+0x80>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	4a2b      	ldr	r2, [pc, #172]	@ (800901c <TIM_OC1_SetConfig+0x110>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d00b      	beq.n	8008f8c <TIM_OC1_SetConfig+0x80>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a2a      	ldr	r2, [pc, #168]	@ (8009020 <TIM_OC1_SetConfig+0x114>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d007      	beq.n	8008f8c <TIM_OC1_SetConfig+0x80>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a29      	ldr	r2, [pc, #164]	@ (8009024 <TIM_OC1_SetConfig+0x118>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d003      	beq.n	8008f8c <TIM_OC1_SetConfig+0x80>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a28      	ldr	r2, [pc, #160]	@ (8009028 <TIM_OC1_SetConfig+0x11c>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d10c      	bne.n	8008fa6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	f023 0308 	bic.w	r3, r3, #8
 8008f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	68db      	ldr	r3, [r3, #12]
 8008f98:	697a      	ldr	r2, [r7, #20]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	f023 0304 	bic.w	r3, r3, #4
 8008fa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8009018 <TIM_OC1_SetConfig+0x10c>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d00f      	beq.n	8008fce <TIM_OC1_SetConfig+0xc2>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	4a1a      	ldr	r2, [pc, #104]	@ (800901c <TIM_OC1_SetConfig+0x110>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d00b      	beq.n	8008fce <TIM_OC1_SetConfig+0xc2>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4a19      	ldr	r2, [pc, #100]	@ (8009020 <TIM_OC1_SetConfig+0x114>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d007      	beq.n	8008fce <TIM_OC1_SetConfig+0xc2>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a18      	ldr	r2, [pc, #96]	@ (8009024 <TIM_OC1_SetConfig+0x118>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d003      	beq.n	8008fce <TIM_OC1_SetConfig+0xc2>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	4a17      	ldr	r2, [pc, #92]	@ (8009028 <TIM_OC1_SetConfig+0x11c>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d111      	bne.n	8008ff2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008fd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008fdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	695b      	ldr	r3, [r3, #20]
 8008fe2:	693a      	ldr	r2, [r7, #16]
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	699b      	ldr	r3, [r3, #24]
 8008fec:	693a      	ldr	r2, [r7, #16]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	693a      	ldr	r2, [r7, #16]
 8008ff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	685a      	ldr	r2, [r3, #4]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	621a      	str	r2, [r3, #32]
}
 800900c:	bf00      	nop
 800900e:	371c      	adds	r7, #28
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr
 8009018:	40012c00 	.word	0x40012c00
 800901c:	40013400 	.word	0x40013400
 8009020:	40014000 	.word	0x40014000
 8009024:	40014400 	.word	0x40014400
 8009028:	40014800 	.word	0x40014800

0800902c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800902c:	b480      	push	{r7}
 800902e:	b087      	sub	sp, #28
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6a1b      	ldr	r3, [r3, #32]
 800903a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6a1b      	ldr	r3, [r3, #32]
 8009040:	f023 0210 	bic.w	r2, r3, #16
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800905a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800905e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009066:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	021b      	lsls	r3, r3, #8
 800906e:	68fa      	ldr	r2, [r7, #12]
 8009070:	4313      	orrs	r3, r2
 8009072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	f023 0320 	bic.w	r3, r3, #32
 800907a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	011b      	lsls	r3, r3, #4
 8009082:	697a      	ldr	r2, [r7, #20]
 8009084:	4313      	orrs	r3, r2
 8009086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	4a28      	ldr	r2, [pc, #160]	@ (800912c <TIM_OC2_SetConfig+0x100>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d003      	beq.n	8009098 <TIM_OC2_SetConfig+0x6c>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	4a27      	ldr	r2, [pc, #156]	@ (8009130 <TIM_OC2_SetConfig+0x104>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d10d      	bne.n	80090b4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800909e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	68db      	ldr	r3, [r3, #12]
 80090a4:	011b      	lsls	r3, r3, #4
 80090a6:	697a      	ldr	r2, [r7, #20]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a1d      	ldr	r2, [pc, #116]	@ (800912c <TIM_OC2_SetConfig+0x100>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d00f      	beq.n	80090dc <TIM_OC2_SetConfig+0xb0>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a1c      	ldr	r2, [pc, #112]	@ (8009130 <TIM_OC2_SetConfig+0x104>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d00b      	beq.n	80090dc <TIM_OC2_SetConfig+0xb0>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a1b      	ldr	r2, [pc, #108]	@ (8009134 <TIM_OC2_SetConfig+0x108>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d007      	beq.n	80090dc <TIM_OC2_SetConfig+0xb0>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	4a1a      	ldr	r2, [pc, #104]	@ (8009138 <TIM_OC2_SetConfig+0x10c>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d003      	beq.n	80090dc <TIM_OC2_SetConfig+0xb0>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	4a19      	ldr	r2, [pc, #100]	@ (800913c <TIM_OC2_SetConfig+0x110>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d113      	bne.n	8009104 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80090ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	695b      	ldr	r3, [r3, #20]
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	693a      	ldr	r2, [r7, #16]
 80090f4:	4313      	orrs	r3, r2
 80090f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	699b      	ldr	r3, [r3, #24]
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	693a      	ldr	r2, [r7, #16]
 8009100:	4313      	orrs	r3, r2
 8009102:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	693a      	ldr	r2, [r7, #16]
 8009108:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	685a      	ldr	r2, [r3, #4]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	697a      	ldr	r2, [r7, #20]
 800911c:	621a      	str	r2, [r3, #32]
}
 800911e:	bf00      	nop
 8009120:	371c      	adds	r7, #28
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	40012c00 	.word	0x40012c00
 8009130:	40013400 	.word	0x40013400
 8009134:	40014000 	.word	0x40014000
 8009138:	40014400 	.word	0x40014400
 800913c:	40014800 	.word	0x40014800

08009140 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009140:	b480      	push	{r7}
 8009142:	b087      	sub	sp, #28
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6a1b      	ldr	r3, [r3, #32]
 800914e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6a1b      	ldr	r3, [r3, #32]
 8009154:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	69db      	ldr	r3, [r3, #28]
 8009166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800916e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f023 0303 	bic.w	r3, r3, #3
 800917a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	4313      	orrs	r3, r2
 8009184:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800918c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	021b      	lsls	r3, r3, #8
 8009194:	697a      	ldr	r2, [r7, #20]
 8009196:	4313      	orrs	r3, r2
 8009198:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4a27      	ldr	r2, [pc, #156]	@ (800923c <TIM_OC3_SetConfig+0xfc>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d003      	beq.n	80091aa <TIM_OC3_SetConfig+0x6a>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	4a26      	ldr	r2, [pc, #152]	@ (8009240 <TIM_OC3_SetConfig+0x100>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d10d      	bne.n	80091c6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	68db      	ldr	r3, [r3, #12]
 80091b6:	021b      	lsls	r3, r3, #8
 80091b8:	697a      	ldr	r2, [r7, #20]
 80091ba:	4313      	orrs	r3, r2
 80091bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	4a1c      	ldr	r2, [pc, #112]	@ (800923c <TIM_OC3_SetConfig+0xfc>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d00f      	beq.n	80091ee <TIM_OC3_SetConfig+0xae>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4a1b      	ldr	r2, [pc, #108]	@ (8009240 <TIM_OC3_SetConfig+0x100>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d00b      	beq.n	80091ee <TIM_OC3_SetConfig+0xae>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4a1a      	ldr	r2, [pc, #104]	@ (8009244 <TIM_OC3_SetConfig+0x104>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d007      	beq.n	80091ee <TIM_OC3_SetConfig+0xae>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a19      	ldr	r2, [pc, #100]	@ (8009248 <TIM_OC3_SetConfig+0x108>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d003      	beq.n	80091ee <TIM_OC3_SetConfig+0xae>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	4a18      	ldr	r2, [pc, #96]	@ (800924c <TIM_OC3_SetConfig+0x10c>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d113      	bne.n	8009216 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80091fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	695b      	ldr	r3, [r3, #20]
 8009202:	011b      	lsls	r3, r3, #4
 8009204:	693a      	ldr	r2, [r7, #16]
 8009206:	4313      	orrs	r3, r2
 8009208:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	699b      	ldr	r3, [r3, #24]
 800920e:	011b      	lsls	r3, r3, #4
 8009210:	693a      	ldr	r2, [r7, #16]
 8009212:	4313      	orrs	r3, r2
 8009214:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	693a      	ldr	r2, [r7, #16]
 800921a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	68fa      	ldr	r2, [r7, #12]
 8009220:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	685a      	ldr	r2, [r3, #4]
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	697a      	ldr	r2, [r7, #20]
 800922e:	621a      	str	r2, [r3, #32]
}
 8009230:	bf00      	nop
 8009232:	371c      	adds	r7, #28
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr
 800923c:	40012c00 	.word	0x40012c00
 8009240:	40013400 	.word	0x40013400
 8009244:	40014000 	.word	0x40014000
 8009248:	40014400 	.word	0x40014400
 800924c:	40014800 	.word	0x40014800

08009250 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009250:	b480      	push	{r7}
 8009252:	b087      	sub	sp, #28
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6a1b      	ldr	r3, [r3, #32]
 800925e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6a1b      	ldr	r3, [r3, #32]
 8009264:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	69db      	ldr	r3, [r3, #28]
 8009276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800927e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800928a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	021b      	lsls	r3, r3, #8
 8009292:	68fa      	ldr	r2, [r7, #12]
 8009294:	4313      	orrs	r3, r2
 8009296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800929e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	031b      	lsls	r3, r3, #12
 80092a6:	697a      	ldr	r2, [r7, #20]
 80092a8:	4313      	orrs	r3, r2
 80092aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	4a28      	ldr	r2, [pc, #160]	@ (8009350 <TIM_OC4_SetConfig+0x100>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d003      	beq.n	80092bc <TIM_OC4_SetConfig+0x6c>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	4a27      	ldr	r2, [pc, #156]	@ (8009354 <TIM_OC4_SetConfig+0x104>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d10d      	bne.n	80092d8 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	68db      	ldr	r3, [r3, #12]
 80092c8:	031b      	lsls	r3, r3, #12
 80092ca:	697a      	ldr	r2, [r7, #20]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	4a1d      	ldr	r2, [pc, #116]	@ (8009350 <TIM_OC4_SetConfig+0x100>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d00f      	beq.n	8009300 <TIM_OC4_SetConfig+0xb0>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	4a1c      	ldr	r2, [pc, #112]	@ (8009354 <TIM_OC4_SetConfig+0x104>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d00b      	beq.n	8009300 <TIM_OC4_SetConfig+0xb0>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a1b      	ldr	r2, [pc, #108]	@ (8009358 <TIM_OC4_SetConfig+0x108>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d007      	beq.n	8009300 <TIM_OC4_SetConfig+0xb0>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	4a1a      	ldr	r2, [pc, #104]	@ (800935c <TIM_OC4_SetConfig+0x10c>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d003      	beq.n	8009300 <TIM_OC4_SetConfig+0xb0>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	4a19      	ldr	r2, [pc, #100]	@ (8009360 <TIM_OC4_SetConfig+0x110>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d113      	bne.n	8009328 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009306:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800930e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	695b      	ldr	r3, [r3, #20]
 8009314:	019b      	lsls	r3, r3, #6
 8009316:	693a      	ldr	r2, [r7, #16]
 8009318:	4313      	orrs	r3, r2
 800931a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	699b      	ldr	r3, [r3, #24]
 8009320:	019b      	lsls	r3, r3, #6
 8009322:	693a      	ldr	r2, [r7, #16]
 8009324:	4313      	orrs	r3, r2
 8009326:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	693a      	ldr	r2, [r7, #16]
 800932c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	68fa      	ldr	r2, [r7, #12]
 8009332:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	685a      	ldr	r2, [r3, #4]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	697a      	ldr	r2, [r7, #20]
 8009340:	621a      	str	r2, [r3, #32]
}
 8009342:	bf00      	nop
 8009344:	371c      	adds	r7, #28
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	40012c00 	.word	0x40012c00
 8009354:	40013400 	.word	0x40013400
 8009358:	40014000 	.word	0x40014000
 800935c:	40014400 	.word	0x40014400
 8009360:	40014800 	.word	0x40014800

08009364 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009364:	b480      	push	{r7}
 8009366:	b087      	sub	sp, #28
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6a1b      	ldr	r3, [r3, #32]
 8009372:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6a1b      	ldr	r3, [r3, #32]
 8009378:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800938a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009392:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	68fa      	ldr	r2, [r7, #12]
 800939e:	4313      	orrs	r3, r2
 80093a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80093a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	689b      	ldr	r3, [r3, #8]
 80093ae:	041b      	lsls	r3, r3, #16
 80093b0:	693a      	ldr	r2, [r7, #16]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a17      	ldr	r2, [pc, #92]	@ (8009418 <TIM_OC5_SetConfig+0xb4>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d00f      	beq.n	80093de <TIM_OC5_SetConfig+0x7a>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4a16      	ldr	r2, [pc, #88]	@ (800941c <TIM_OC5_SetConfig+0xb8>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d00b      	beq.n	80093de <TIM_OC5_SetConfig+0x7a>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a15      	ldr	r2, [pc, #84]	@ (8009420 <TIM_OC5_SetConfig+0xbc>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d007      	beq.n	80093de <TIM_OC5_SetConfig+0x7a>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	4a14      	ldr	r2, [pc, #80]	@ (8009424 <TIM_OC5_SetConfig+0xc0>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d003      	beq.n	80093de <TIM_OC5_SetConfig+0x7a>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	4a13      	ldr	r2, [pc, #76]	@ (8009428 <TIM_OC5_SetConfig+0xc4>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d109      	bne.n	80093f2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	695b      	ldr	r3, [r3, #20]
 80093ea:	021b      	lsls	r3, r3, #8
 80093ec:	697a      	ldr	r2, [r7, #20]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	697a      	ldr	r2, [r7, #20]
 80093f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	68fa      	ldr	r2, [r7, #12]
 80093fc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	685a      	ldr	r2, [r3, #4]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	693a      	ldr	r2, [r7, #16]
 800940a:	621a      	str	r2, [r3, #32]
}
 800940c:	bf00      	nop
 800940e:	371c      	adds	r7, #28
 8009410:	46bd      	mov	sp, r7
 8009412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009416:	4770      	bx	lr
 8009418:	40012c00 	.word	0x40012c00
 800941c:	40013400 	.word	0x40013400
 8009420:	40014000 	.word	0x40014000
 8009424:	40014400 	.word	0x40014400
 8009428:	40014800 	.word	0x40014800

0800942c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800942c:	b480      	push	{r7}
 800942e:	b087      	sub	sp, #28
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6a1b      	ldr	r3, [r3, #32]
 8009440:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800945a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800945e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	021b      	lsls	r3, r3, #8
 8009466:	68fa      	ldr	r2, [r7, #12]
 8009468:	4313      	orrs	r3, r2
 800946a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009472:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	051b      	lsls	r3, r3, #20
 800947a:	693a      	ldr	r2, [r7, #16]
 800947c:	4313      	orrs	r3, r2
 800947e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	4a18      	ldr	r2, [pc, #96]	@ (80094e4 <TIM_OC6_SetConfig+0xb8>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d00f      	beq.n	80094a8 <TIM_OC6_SetConfig+0x7c>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	4a17      	ldr	r2, [pc, #92]	@ (80094e8 <TIM_OC6_SetConfig+0xbc>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d00b      	beq.n	80094a8 <TIM_OC6_SetConfig+0x7c>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4a16      	ldr	r2, [pc, #88]	@ (80094ec <TIM_OC6_SetConfig+0xc0>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d007      	beq.n	80094a8 <TIM_OC6_SetConfig+0x7c>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	4a15      	ldr	r2, [pc, #84]	@ (80094f0 <TIM_OC6_SetConfig+0xc4>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d003      	beq.n	80094a8 <TIM_OC6_SetConfig+0x7c>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a14      	ldr	r2, [pc, #80]	@ (80094f4 <TIM_OC6_SetConfig+0xc8>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d109      	bne.n	80094bc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	695b      	ldr	r3, [r3, #20]
 80094b4:	029b      	lsls	r3, r3, #10
 80094b6:	697a      	ldr	r2, [r7, #20]
 80094b8:	4313      	orrs	r3, r2
 80094ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	697a      	ldr	r2, [r7, #20]
 80094c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	68fa      	ldr	r2, [r7, #12]
 80094c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	685a      	ldr	r2, [r3, #4]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	693a      	ldr	r2, [r7, #16]
 80094d4:	621a      	str	r2, [r3, #32]
}
 80094d6:	bf00      	nop
 80094d8:	371c      	adds	r7, #28
 80094da:	46bd      	mov	sp, r7
 80094dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e0:	4770      	bx	lr
 80094e2:	bf00      	nop
 80094e4:	40012c00 	.word	0x40012c00
 80094e8:	40013400 	.word	0x40013400
 80094ec:	40014000 	.word	0x40014000
 80094f0:	40014400 	.word	0x40014400
 80094f4:	40014800 	.word	0x40014800

080094f8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b087      	sub	sp, #28
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	60f8      	str	r0, [r7, #12]
 8009500:	60b9      	str	r1, [r7, #8]
 8009502:	607a      	str	r2, [r7, #4]
 8009504:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	6a1b      	ldr	r3, [r3, #32]
 800950a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6a1b      	ldr	r3, [r3, #32]
 8009510:	f023 0201 	bic.w	r2, r3, #1
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	699b      	ldr	r3, [r3, #24]
 800951c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	4a24      	ldr	r2, [pc, #144]	@ (80095b4 <TIM_TI1_SetConfig+0xbc>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d013      	beq.n	800954e <TIM_TI1_SetConfig+0x56>
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800952c:	d00f      	beq.n	800954e <TIM_TI1_SetConfig+0x56>
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	4a21      	ldr	r2, [pc, #132]	@ (80095b8 <TIM_TI1_SetConfig+0xc0>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d00b      	beq.n	800954e <TIM_TI1_SetConfig+0x56>
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	4a20      	ldr	r2, [pc, #128]	@ (80095bc <TIM_TI1_SetConfig+0xc4>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d007      	beq.n	800954e <TIM_TI1_SetConfig+0x56>
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	4a1f      	ldr	r2, [pc, #124]	@ (80095c0 <TIM_TI1_SetConfig+0xc8>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d003      	beq.n	800954e <TIM_TI1_SetConfig+0x56>
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	4a1e      	ldr	r2, [pc, #120]	@ (80095c4 <TIM_TI1_SetConfig+0xcc>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d101      	bne.n	8009552 <TIM_TI1_SetConfig+0x5a>
 800954e:	2301      	movs	r3, #1
 8009550:	e000      	b.n	8009554 <TIM_TI1_SetConfig+0x5c>
 8009552:	2300      	movs	r3, #0
 8009554:	2b00      	cmp	r3, #0
 8009556:	d008      	beq.n	800956a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	f023 0303 	bic.w	r3, r3, #3
 800955e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009560:	697a      	ldr	r2, [r7, #20]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	4313      	orrs	r3, r2
 8009566:	617b      	str	r3, [r7, #20]
 8009568:	e003      	b.n	8009572 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	f043 0301 	orr.w	r3, r3, #1
 8009570:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009578:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	011b      	lsls	r3, r3, #4
 800957e:	b2db      	uxtb	r3, r3
 8009580:	697a      	ldr	r2, [r7, #20]
 8009582:	4313      	orrs	r3, r2
 8009584:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	f023 030a 	bic.w	r3, r3, #10
 800958c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	f003 030a 	and.w	r3, r3, #10
 8009594:	693a      	ldr	r2, [r7, #16]
 8009596:	4313      	orrs	r3, r2
 8009598:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	697a      	ldr	r2, [r7, #20]
 800959e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	693a      	ldr	r2, [r7, #16]
 80095a4:	621a      	str	r2, [r3, #32]
}
 80095a6:	bf00      	nop
 80095a8:	371c      	adds	r7, #28
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr
 80095b2:	bf00      	nop
 80095b4:	40012c00 	.word	0x40012c00
 80095b8:	40000400 	.word	0x40000400
 80095bc:	40000800 	.word	0x40000800
 80095c0:	40013400 	.word	0x40013400
 80095c4:	40014000 	.word	0x40014000

080095c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b087      	sub	sp, #28
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	60b9      	str	r1, [r7, #8]
 80095d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	6a1b      	ldr	r3, [r3, #32]
 80095d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	6a1b      	ldr	r3, [r3, #32]
 80095de:	f023 0201 	bic.w	r2, r3, #1
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	699b      	ldr	r3, [r3, #24]
 80095ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80095f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	011b      	lsls	r3, r3, #4
 80095f8:	693a      	ldr	r2, [r7, #16]
 80095fa:	4313      	orrs	r3, r2
 80095fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	f023 030a 	bic.w	r3, r3, #10
 8009604:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009606:	697a      	ldr	r2, [r7, #20]
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	4313      	orrs	r3, r2
 800960c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	693a      	ldr	r2, [r7, #16]
 8009612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	697a      	ldr	r2, [r7, #20]
 8009618:	621a      	str	r2, [r3, #32]
}
 800961a:	bf00      	nop
 800961c:	371c      	adds	r7, #28
 800961e:	46bd      	mov	sp, r7
 8009620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009624:	4770      	bx	lr

08009626 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009626:	b480      	push	{r7}
 8009628:	b087      	sub	sp, #28
 800962a:	af00      	add	r7, sp, #0
 800962c:	60f8      	str	r0, [r7, #12]
 800962e:	60b9      	str	r1, [r7, #8]
 8009630:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	6a1b      	ldr	r3, [r3, #32]
 8009636:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6a1b      	ldr	r3, [r3, #32]
 800963c:	f023 0210 	bic.w	r2, r3, #16
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	699b      	ldr	r3, [r3, #24]
 8009648:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009650:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	031b      	lsls	r3, r3, #12
 8009656:	693a      	ldr	r2, [r7, #16]
 8009658:	4313      	orrs	r3, r2
 800965a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009662:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	011b      	lsls	r3, r3, #4
 8009668:	697a      	ldr	r2, [r7, #20]
 800966a:	4313      	orrs	r3, r2
 800966c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	693a      	ldr	r2, [r7, #16]
 8009672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	697a      	ldr	r2, [r7, #20]
 8009678:	621a      	str	r2, [r3, #32]
}
 800967a:	bf00      	nop
 800967c:	371c      	adds	r7, #28
 800967e:	46bd      	mov	sp, r7
 8009680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009684:	4770      	bx	lr

08009686 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009686:	b480      	push	{r7}
 8009688:	b085      	sub	sp, #20
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
 800968e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	689b      	ldr	r3, [r3, #8]
 8009694:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800969c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80096a2:	683a      	ldr	r2, [r7, #0]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	f043 0307 	orr.w	r3, r3, #7
 80096ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	68fa      	ldr	r2, [r7, #12]
 80096b2:	609a      	str	r2, [r3, #8]
}
 80096b4:	bf00      	nop
 80096b6:	3714      	adds	r7, #20
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr

080096c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b087      	sub	sp, #28
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	60b9      	str	r1, [r7, #8]
 80096ca:	607a      	str	r2, [r7, #4]
 80096cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80096da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	021a      	lsls	r2, r3, #8
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	431a      	orrs	r2, r3
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	4313      	orrs	r3, r2
 80096e8:	697a      	ldr	r2, [r7, #20]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	697a      	ldr	r2, [r7, #20]
 80096f2:	609a      	str	r2, [r3, #8]
}
 80096f4:	bf00      	nop
 80096f6:	371c      	adds	r7, #28
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr

08009700 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009700:	b480      	push	{r7}
 8009702:	b087      	sub	sp, #28
 8009704:	af00      	add	r7, sp, #0
 8009706:	60f8      	str	r0, [r7, #12]
 8009708:	60b9      	str	r1, [r7, #8]
 800970a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	f003 031f 	and.w	r3, r3, #31
 8009712:	2201      	movs	r2, #1
 8009714:	fa02 f303 	lsl.w	r3, r2, r3
 8009718:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	6a1a      	ldr	r2, [r3, #32]
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	43db      	mvns	r3, r3
 8009722:	401a      	ands	r2, r3
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	6a1a      	ldr	r2, [r3, #32]
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	f003 031f 	and.w	r3, r3, #31
 8009732:	6879      	ldr	r1, [r7, #4]
 8009734:	fa01 f303 	lsl.w	r3, r1, r3
 8009738:	431a      	orrs	r2, r3
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	621a      	str	r2, [r3, #32]
}
 800973e:	bf00      	nop
 8009740:	371c      	adds	r7, #28
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr

0800974a <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 800974a:	b580      	push	{r7, lr}
 800974c:	b08a      	sub	sp, #40	@ 0x28
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
 8009752:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d101      	bne.n	800975e <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 800975a:	2301      	movs	r3, #1
 800975c:	e0a0      	b.n	80098a0 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009764:	b2db      	uxtb	r3, r3
 8009766:	2b00      	cmp	r3, #0
 8009768:	d106      	bne.n	8009778 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f898 	bl	80098a8 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2202      	movs	r2, #2
 800977c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	3304      	adds	r3, #4
 8009788:	4619      	mov	r1, r3
 800978a:	4610      	mov	r0, r2
 800978c:	f7ff fb22 	bl	8008dd4 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6818      	ldr	r0, [r3, #0]
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	6819      	ldr	r1, [r3, #0]
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	2203      	movs	r2, #3
 800979e:	f7ff feab 	bl	80094f8 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	699a      	ldr	r2, [r3, #24]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f022 020c 	bic.w	r2, r2, #12
 80097b0:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	6999      	ldr	r1, [r3, #24]
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	685a      	ldr	r2, [r3, #4]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	430a      	orrs	r2, r1
 80097c2:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	685a      	ldr	r2, [r3, #4]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80097d2:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	687a      	ldr	r2, [r7, #4]
 80097dc:	6812      	ldr	r2, [r2, #0]
 80097de:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80097e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097e6:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	689a      	ldr	r2, [r3, #8]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097f6:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	687a      	ldr	r2, [r7, #4]
 8009800:	6812      	ldr	r2, [r2, #0]
 8009802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009806:	f023 0307 	bic.w	r3, r3, #7
 800980a:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	689a      	ldr	r2, [r3, #8]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f042 0204 	orr.w	r2, r2, #4
 800981a:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800981c:	2300      	movs	r3, #0
 800981e:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009820:	2300      	movs	r3, #0
 8009822:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8009824:	2370      	movs	r3, #112	@ 0x70
 8009826:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009828:	2300      	movs	r3, #0
 800982a:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800982c:	2300      	movs	r3, #0
 800982e:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009830:	2300      	movs	r3, #0
 8009832:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f107 020c 	add.w	r2, r7, #12
 8009842:	4611      	mov	r1, r2
 8009844:	4618      	mov	r0, r3
 8009846:	f7ff fbf1 	bl	800902c <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	687a      	ldr	r2, [r7, #4]
 8009852:	6812      	ldr	r2, [r2, #0]
 8009854:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009858:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800985c:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	685a      	ldr	r2, [r3, #4]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 800986c:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2201      	movs	r2, #1
 8009872:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2201      	movs	r2, #1
 800987a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2201      	movs	r2, #1
 8009882:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2201      	movs	r2, #1
 8009892:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2201      	movs	r2, #1
 800989a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800989e:	2300      	movs	r3, #0
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3728      	adds	r7, #40	@ 0x28
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}

080098a8 <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 80098b0:	bf00      	nop
 80098b2:	370c      	adds	r7, #12
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d109      	bne.n	80098e0 <HAL_TIMEx_PWMN_Start+0x24>
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	bf14      	ite	ne
 80098d8:	2301      	movne	r3, #1
 80098da:	2300      	moveq	r3, #0
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	e022      	b.n	8009926 <HAL_TIMEx_PWMN_Start+0x6a>
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	2b04      	cmp	r3, #4
 80098e4:	d109      	bne.n	80098fa <HAL_TIMEx_PWMN_Start+0x3e>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	2b01      	cmp	r3, #1
 80098f0:	bf14      	ite	ne
 80098f2:	2301      	movne	r3, #1
 80098f4:	2300      	moveq	r3, #0
 80098f6:	b2db      	uxtb	r3, r3
 80098f8:	e015      	b.n	8009926 <HAL_TIMEx_PWMN_Start+0x6a>
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	2b08      	cmp	r3, #8
 80098fe:	d109      	bne.n	8009914 <HAL_TIMEx_PWMN_Start+0x58>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009906:	b2db      	uxtb	r3, r3
 8009908:	2b01      	cmp	r3, #1
 800990a:	bf14      	ite	ne
 800990c:	2301      	movne	r3, #1
 800990e:	2300      	moveq	r3, #0
 8009910:	b2db      	uxtb	r3, r3
 8009912:	e008      	b.n	8009926 <HAL_TIMEx_PWMN_Start+0x6a>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800991a:	b2db      	uxtb	r3, r3
 800991c:	2b01      	cmp	r3, #1
 800991e:	bf14      	ite	ne
 8009920:	2301      	movne	r3, #1
 8009922:	2300      	moveq	r3, #0
 8009924:	b2db      	uxtb	r3, r3
 8009926:	2b00      	cmp	r3, #0
 8009928:	d001      	beq.n	800992e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800992a:	2301      	movs	r3, #1
 800992c:	e069      	b.n	8009a02 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d104      	bne.n	800993e <HAL_TIMEx_PWMN_Start+0x82>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2202      	movs	r2, #2
 8009938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800993c:	e013      	b.n	8009966 <HAL_TIMEx_PWMN_Start+0xaa>
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	2b04      	cmp	r3, #4
 8009942:	d104      	bne.n	800994e <HAL_TIMEx_PWMN_Start+0x92>
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2202      	movs	r2, #2
 8009948:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800994c:	e00b      	b.n	8009966 <HAL_TIMEx_PWMN_Start+0xaa>
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	2b08      	cmp	r3, #8
 8009952:	d104      	bne.n	800995e <HAL_TIMEx_PWMN_Start+0xa2>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2202      	movs	r2, #2
 8009958:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800995c:	e003      	b.n	8009966 <HAL_TIMEx_PWMN_Start+0xaa>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2202      	movs	r2, #2
 8009962:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	2204      	movs	r2, #4
 800996c:	6839      	ldr	r1, [r7, #0]
 800996e:	4618      	mov	r0, r3
 8009970:	f000 fa9c 	bl	8009eac <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009982:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	4a20      	ldr	r2, [pc, #128]	@ (8009a0c <HAL_TIMEx_PWMN_Start+0x150>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d018      	beq.n	80099c0 <HAL_TIMEx_PWMN_Start+0x104>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009996:	d013      	beq.n	80099c0 <HAL_TIMEx_PWMN_Start+0x104>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a1c      	ldr	r2, [pc, #112]	@ (8009a10 <HAL_TIMEx_PWMN_Start+0x154>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d00e      	beq.n	80099c0 <HAL_TIMEx_PWMN_Start+0x104>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a1b      	ldr	r2, [pc, #108]	@ (8009a14 <HAL_TIMEx_PWMN_Start+0x158>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d009      	beq.n	80099c0 <HAL_TIMEx_PWMN_Start+0x104>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a19      	ldr	r2, [pc, #100]	@ (8009a18 <HAL_TIMEx_PWMN_Start+0x15c>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d004      	beq.n	80099c0 <HAL_TIMEx_PWMN_Start+0x104>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4a18      	ldr	r2, [pc, #96]	@ (8009a1c <HAL_TIMEx_PWMN_Start+0x160>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d115      	bne.n	80099ec <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	689a      	ldr	r2, [r3, #8]
 80099c6:	4b16      	ldr	r3, [pc, #88]	@ (8009a20 <HAL_TIMEx_PWMN_Start+0x164>)
 80099c8:	4013      	ands	r3, r2
 80099ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2b06      	cmp	r3, #6
 80099d0:	d015      	beq.n	80099fe <HAL_TIMEx_PWMN_Start+0x142>
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099d8:	d011      	beq.n	80099fe <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681a      	ldr	r2, [r3, #0]
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f042 0201 	orr.w	r2, r2, #1
 80099e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099ea:	e008      	b.n	80099fe <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f042 0201 	orr.w	r2, r2, #1
 80099fa:	601a      	str	r2, [r3, #0]
 80099fc:	e000      	b.n	8009a00 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a00:	2300      	movs	r3, #0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3710      	adds	r7, #16
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}
 8009a0a:	bf00      	nop
 8009a0c:	40012c00 	.word	0x40012c00
 8009a10:	40000400 	.word	0x40000400
 8009a14:	40000800 	.word	0x40000800
 8009a18:	40013400 	.word	0x40013400
 8009a1c:	40014000 	.word	0x40014000
 8009a20:	00010007 	.word	0x00010007

08009a24 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	2200      	movs	r2, #0
 8009a34:	6839      	ldr	r1, [r7, #0]
 8009a36:	4618      	mov	r0, r3
 8009a38:	f000 fa38 	bl	8009eac <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	6a1a      	ldr	r2, [r3, #32]
 8009a42:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009a46:	4013      	ands	r3, r2
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d10f      	bne.n	8009a6c <HAL_TIMEx_PWMN_Stop+0x48>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	6a1a      	ldr	r2, [r3, #32]
 8009a52:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009a56:	4013      	ands	r3, r2
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d107      	bne.n	8009a6c <HAL_TIMEx_PWMN_Stop+0x48>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009a6a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	6a1a      	ldr	r2, [r3, #32]
 8009a72:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009a76:	4013      	ands	r3, r2
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d10f      	bne.n	8009a9c <HAL_TIMEx_PWMN_Stop+0x78>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	6a1a      	ldr	r2, [r3, #32]
 8009a82:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009a86:	4013      	ands	r3, r2
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d107      	bne.n	8009a9c <HAL_TIMEx_PWMN_Stop+0x78>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	681a      	ldr	r2, [r3, #0]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f022 0201 	bic.w	r2, r2, #1
 8009a9a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d104      	bne.n	8009aac <HAL_TIMEx_PWMN_Stop+0x88>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2201      	movs	r2, #1
 8009aa6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009aaa:	e013      	b.n	8009ad4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	2b04      	cmp	r3, #4
 8009ab0:	d104      	bne.n	8009abc <HAL_TIMEx_PWMN_Stop+0x98>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009aba:	e00b      	b.n	8009ad4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	2b08      	cmp	r3, #8
 8009ac0:	d104      	bne.n	8009acc <HAL_TIMEx_PWMN_Stop+0xa8>
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2201      	movs	r2, #1
 8009ac6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009aca:	e003      	b.n	8009ad4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8009ad4:	2300      	movs	r3, #0
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3708      	adds	r7, #8
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
	...

08009ae0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b085      	sub	sp, #20
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d101      	bne.n	8009af8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009af4:	2302      	movs	r3, #2
 8009af6:	e065      	b.n	8009bc4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2201      	movs	r2, #1
 8009afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2202      	movs	r2, #2
 8009b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	685b      	ldr	r3, [r3, #4]
 8009b0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	689b      	ldr	r3, [r3, #8]
 8009b16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	4a2c      	ldr	r2, [pc, #176]	@ (8009bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d004      	beq.n	8009b2c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4a2b      	ldr	r2, [pc, #172]	@ (8009bd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d108      	bne.n	8009b3e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009b32:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	685b      	ldr	r3, [r3, #4]
 8009b38:	68fa      	ldr	r2, [r7, #12]
 8009b3a:	4313      	orrs	r3, r2
 8009b3c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009b44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b48:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	68fa      	ldr	r2, [r7, #12]
 8009b50:	4313      	orrs	r3, r2
 8009b52:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	68fa      	ldr	r2, [r7, #12]
 8009b5a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a1b      	ldr	r2, [pc, #108]	@ (8009bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d018      	beq.n	8009b98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b6e:	d013      	beq.n	8009b98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a18      	ldr	r2, [pc, #96]	@ (8009bd8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d00e      	beq.n	8009b98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a17      	ldr	r2, [pc, #92]	@ (8009bdc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d009      	beq.n	8009b98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a12      	ldr	r2, [pc, #72]	@ (8009bd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d004      	beq.n	8009b98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a13      	ldr	r2, [pc, #76]	@ (8009be0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d10c      	bne.n	8009bb2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	68ba      	ldr	r2, [r7, #8]
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	68ba      	ldr	r2, [r7, #8]
 8009bb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3714      	adds	r7, #20
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr
 8009bd0:	40012c00 	.word	0x40012c00
 8009bd4:	40013400 	.word	0x40013400
 8009bd8:	40000400 	.word	0x40000400
 8009bdc:	40000800 	.word	0x40000800
 8009be0:	40014000 	.word	0x40014000

08009be4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009be4:	b480      	push	{r7}
 8009be6:	b085      	sub	sp, #20
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
 8009bec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	d101      	bne.n	8009c00 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009bfc:	2302      	movs	r3, #2
 8009bfe:	e073      	b.n	8009ce8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2201      	movs	r2, #1
 8009c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	4313      	orrs	r3, r2
 8009c14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	4313      	orrs	r3, r2
 8009c22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	691b      	ldr	r3, [r3, #16]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	695b      	ldr	r3, [r3, #20]
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c66:	4313      	orrs	r3, r2
 8009c68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	699b      	ldr	r3, [r3, #24]
 8009c74:	041b      	lsls	r3, r3, #16
 8009c76:	4313      	orrs	r3, r2
 8009c78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	69db      	ldr	r3, [r3, #28]
 8009c84:	4313      	orrs	r3, r2
 8009c86:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a19      	ldr	r2, [pc, #100]	@ (8009cf4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d004      	beq.n	8009c9c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a18      	ldr	r2, [pc, #96]	@ (8009cf8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d11c      	bne.n	8009cd6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca6:	051b      	lsls	r3, r3, #20
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	6a1b      	ldr	r3, [r3, #32]
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3714      	adds	r7, #20
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr
 8009cf4:	40012c00 	.word	0x40012c00
 8009cf8:	40013400 	.word	0x40013400

08009cfc <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b08b      	sub	sp, #44	@ 0x2c
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	60f8      	str	r0, [r7, #12]
 8009d04:	60b9      	str	r1, [r7, #8]
 8009d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d101      	bne.n	8009d1c <HAL_TIMEx_ConfigBreakInput+0x20>
 8009d18:	2302      	movs	r3, #2
 8009d1a:	e0c1      	b.n	8009ea0 <HAL_TIMEx_ConfigBreakInput+0x1a4>
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	3b01      	subs	r3, #1
 8009d2a:	2b0f      	cmp	r3, #15
 8009d2c:	d854      	bhi.n	8009dd8 <HAL_TIMEx_ConfigBreakInput+0xdc>
 8009d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d34 <HAL_TIMEx_ConfigBreakInput+0x38>)
 8009d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d34:	08009d75 	.word	0x08009d75
 8009d38:	08009d89 	.word	0x08009d89
 8009d3c:	08009dd9 	.word	0x08009dd9
 8009d40:	08009d9d 	.word	0x08009d9d
 8009d44:	08009dd9 	.word	0x08009dd9
 8009d48:	08009dd9 	.word	0x08009dd9
 8009d4c:	08009dd9 	.word	0x08009dd9
 8009d50:	08009db1 	.word	0x08009db1
 8009d54:	08009dd9 	.word	0x08009dd9
 8009d58:	08009dd9 	.word	0x08009dd9
 8009d5c:	08009dd9 	.word	0x08009dd9
 8009d60:	08009dd9 	.word	0x08009dd9
 8009d64:	08009dd9 	.word	0x08009dd9
 8009d68:	08009dd9 	.word	0x08009dd9
 8009d6c:	08009dd9 	.word	0x08009dd9
 8009d70:	08009dc5 	.word	0x08009dc5
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 8009d74:	2301      	movs	r3, #1
 8009d76:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 8009d7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d80:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 8009d82:	2309      	movs	r3, #9
 8009d84:	617b      	str	r3, [r7, #20]
      break;
 8009d86:	e030      	b.n	8009dea <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 8009d88:	2302      	movs	r3, #2
 8009d8a:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 8009d90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d94:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 8009d96:	230a      	movs	r3, #10
 8009d98:	617b      	str	r3, [r7, #20]
      break;
 8009d9a:	e026      	b.n	8009dea <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 8009d9c:	2304      	movs	r3, #4
 8009d9e:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 8009da0:	2302      	movs	r3, #2
 8009da2:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 8009da4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009da8:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 8009daa:	230b      	movs	r3, #11
 8009dac:	617b      	str	r3, [r7, #20]
      break;
 8009dae:	e01c      	b.n	8009dea <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 8009db0:	2308      	movs	r3, #8
 8009db2:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 8009db4:	2303      	movs	r3, #3
 8009db6:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 8009db8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009dbc:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 8009dbe:	230c      	movs	r3, #12
 8009dc0:	617b      	str	r3, [r7, #20]
      break;
 8009dc2:	e012      	b.n	8009dea <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 8009dc4:	2310      	movs	r3, #16
 8009dc6:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 8009dc8:	2304      	movs	r3, #4
 8009dca:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 8009dcc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009dd0:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 8009dd2:	230d      	movs	r3, #13
 8009dd4:	617b      	str	r3, [r7, #20]
      break;
 8009dd6:	e008      	b.n	8009dea <HAL_TIMEx_ConfigBreakInput+0xee>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8009de0:	2300      	movs	r3, #0
 8009de2:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8009de4:	2300      	movs	r3, #0
 8009de6:	617b      	str	r3, [r7, #20]
      break;
 8009de8:	bf00      	nop
    }
  }

  switch (BreakInput)
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d003      	beq.n	8009df8 <HAL_TIMEx_ConfigBreakInput+0xfc>
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	2b02      	cmp	r3, #2
 8009df4:	d025      	beq.n	8009e42 <HAL_TIMEx_ConfigBreakInput+0x146>
 8009df6:	e049      	b.n	8009e8c <HAL_TIMEx_ConfigBreakInput+0x190>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dfe:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8009e00:	6a3b      	ldr	r3, [r7, #32]
 8009e02:	43db      	mvns	r3, r3
 8009e04:	693a      	ldr	r2, [r7, #16]
 8009e06:	4013      	ands	r3, r2
 8009e08:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	685a      	ldr	r2, [r3, #4]
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	409a      	lsls	r2, r3
 8009e12:	6a3b      	ldr	r3, [r7, #32]
 8009e14:	4013      	ands	r3, r2
 8009e16:	693a      	ldr	r2, [r7, #16]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8009e1c:	69fb      	ldr	r3, [r7, #28]
 8009e1e:	43db      	mvns	r3, r3
 8009e20:	693a      	ldr	r2, [r7, #16]
 8009e22:	4013      	ands	r3, r2
 8009e24:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	689a      	ldr	r2, [r3, #8]
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	409a      	lsls	r2, r3
 8009e2e:	69fb      	ldr	r3, [r7, #28]
 8009e30:	4013      	ands	r3, r2
 8009e32:	693a      	ldr	r2, [r7, #16]
 8009e34:	4313      	orrs	r3, r2
 8009e36:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	693a      	ldr	r2, [r7, #16]
 8009e3e:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8009e40:	e028      	b.n	8009e94 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e48:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8009e4a:	6a3b      	ldr	r3, [r7, #32]
 8009e4c:	43db      	mvns	r3, r3
 8009e4e:	693a      	ldr	r2, [r7, #16]
 8009e50:	4013      	ands	r3, r2
 8009e52:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	685a      	ldr	r2, [r3, #4]
 8009e58:	69bb      	ldr	r3, [r7, #24]
 8009e5a:	409a      	lsls	r2, r3
 8009e5c:	6a3b      	ldr	r3, [r7, #32]
 8009e5e:	4013      	ands	r3, r2
 8009e60:	693a      	ldr	r2, [r7, #16]
 8009e62:	4313      	orrs	r3, r2
 8009e64:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8009e66:	69fb      	ldr	r3, [r7, #28]
 8009e68:	43db      	mvns	r3, r3
 8009e6a:	693a      	ldr	r2, [r7, #16]
 8009e6c:	4013      	ands	r3, r2
 8009e6e:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	689a      	ldr	r2, [r3, #8]
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	409a      	lsls	r2, r3
 8009e78:	69fb      	ldr	r3, [r7, #28]
 8009e7a:	4013      	ands	r3, r2
 8009e7c:	693a      	ldr	r2, [r7, #16]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	693a      	ldr	r2, [r7, #16]
 8009e88:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8009e8a:	e003      	b.n	8009e94 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    default:
      status = HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8009e92:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009e9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	372c      	adds	r7, #44	@ 0x2c
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr

08009eac <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009eac:	b480      	push	{r7}
 8009eae:	b087      	sub	sp, #28
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	60b9      	str	r1, [r7, #8]
 8009eb6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	f003 030f 	and.w	r3, r3, #15
 8009ebe:	2204      	movs	r2, #4
 8009ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ec4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	6a1a      	ldr	r2, [r3, #32]
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	43db      	mvns	r3, r3
 8009ece:	401a      	ands	r2, r3
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	6a1a      	ldr	r2, [r3, #32]
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	f003 030f 	and.w	r3, r3, #15
 8009ede:	6879      	ldr	r1, [r7, #4]
 8009ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8009ee4:	431a      	orrs	r2, r3
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	621a      	str	r2, [r3, #32]
}
 8009eea:	bf00      	nop
 8009eec:	371c      	adds	r7, #28
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr

08009ef6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b082      	sub	sp, #8
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d101      	bne.n	8009f08 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f04:	2301      	movs	r3, #1
 8009f06:	e042      	b.n	8009f8e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d106      	bne.n	8009f20 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2200      	movs	r2, #0
 8009f16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f7f8 fae4 	bl	80024e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2224      	movs	r2, #36	@ 0x24
 8009f24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	681a      	ldr	r2, [r3, #0]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f022 0201 	bic.w	r2, r2, #1
 8009f36:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d002      	beq.n	8009f46 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 ff59 	bl	800adf8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 fc8a 	bl	800a860 <UART_SetConfig>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d101      	bne.n	8009f56 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009f52:	2301      	movs	r3, #1
 8009f54:	e01b      	b.n	8009f8e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	685a      	ldr	r2, [r3, #4]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009f64:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	689a      	ldr	r2, [r3, #8]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009f74:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f042 0201 	orr.w	r2, r2, #1
 8009f84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 ffd8 	bl	800af3c <UART_CheckIdleState>
 8009f8c:	4603      	mov	r3, r0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b08a      	sub	sp, #40	@ 0x28
 8009f9a:	af02      	add	r7, sp, #8
 8009f9c:	60f8      	str	r0, [r7, #12]
 8009f9e:	60b9      	str	r1, [r7, #8]
 8009fa0:	603b      	str	r3, [r7, #0]
 8009fa2:	4613      	mov	r3, r2
 8009fa4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fac:	2b20      	cmp	r3, #32
 8009fae:	d17b      	bne.n	800a0a8 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d002      	beq.n	8009fbc <HAL_UART_Transmit+0x26>
 8009fb6:	88fb      	ldrh	r3, [r7, #6]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d101      	bne.n	8009fc0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	e074      	b.n	800a0aa <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2221      	movs	r2, #33	@ 0x21
 8009fcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009fd0:	f7f8 fbd6 	bl	8002780 <HAL_GetTick>
 8009fd4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	88fa      	ldrh	r2, [r7, #6]
 8009fda:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	88fa      	ldrh	r2, [r7, #6]
 8009fe2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	689b      	ldr	r3, [r3, #8]
 8009fea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009fee:	d108      	bne.n	800a002 <HAL_UART_Transmit+0x6c>
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	691b      	ldr	r3, [r3, #16]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d104      	bne.n	800a002 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	61bb      	str	r3, [r7, #24]
 800a000:	e003      	b.n	800a00a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a006:	2300      	movs	r3, #0
 800a008:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a00a:	e030      	b.n	800a06e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	9300      	str	r3, [sp, #0]
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	2200      	movs	r2, #0
 800a014:	2180      	movs	r1, #128	@ 0x80
 800a016:	68f8      	ldr	r0, [r7, #12]
 800a018:	f001 f83a 	bl	800b090 <UART_WaitOnFlagUntilTimeout>
 800a01c:	4603      	mov	r3, r0
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d005      	beq.n	800a02e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2220      	movs	r2, #32
 800a026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a02a:	2303      	movs	r3, #3
 800a02c:	e03d      	b.n	800a0aa <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a02e:	69fb      	ldr	r3, [r7, #28]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d10b      	bne.n	800a04c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a034:	69bb      	ldr	r3, [r7, #24]
 800a036:	881b      	ldrh	r3, [r3, #0]
 800a038:	461a      	mov	r2, r3
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a042:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a044:	69bb      	ldr	r3, [r7, #24]
 800a046:	3302      	adds	r3, #2
 800a048:	61bb      	str	r3, [r7, #24]
 800a04a:	e007      	b.n	800a05c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a04c:	69fb      	ldr	r3, [r7, #28]
 800a04e:	781a      	ldrb	r2, [r3, #0]
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a056:	69fb      	ldr	r3, [r7, #28]
 800a058:	3301      	adds	r3, #1
 800a05a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a062:	b29b      	uxth	r3, r3
 800a064:	3b01      	subs	r3, #1
 800a066:	b29a      	uxth	r2, r3
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a074:	b29b      	uxth	r3, r3
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1c8      	bne.n	800a00c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	9300      	str	r3, [sp, #0]
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	2200      	movs	r2, #0
 800a082:	2140      	movs	r1, #64	@ 0x40
 800a084:	68f8      	ldr	r0, [r7, #12]
 800a086:	f001 f803 	bl	800b090 <UART_WaitOnFlagUntilTimeout>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d005      	beq.n	800a09c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	2220      	movs	r2, #32
 800a094:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a098:	2303      	movs	r3, #3
 800a09a:	e006      	b.n	800a0aa <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2220      	movs	r2, #32
 800a0a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	e000      	b.n	800a0aa <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a0a8:	2302      	movs	r3, #2
  }
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3720      	adds	r7, #32
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}
	...

0800a0b4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b08a      	sub	sp, #40	@ 0x28
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	60b9      	str	r1, [r7, #8]
 800a0be:	4613      	mov	r3, r2
 800a0c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0c8:	2b20      	cmp	r3, #32
 800a0ca:	d167      	bne.n	800a19c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d002      	beq.n	800a0d8 <HAL_UART_Transmit_DMA+0x24>
 800a0d2:	88fb      	ldrh	r3, [r7, #6]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d101      	bne.n	800a0dc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	e060      	b.n	800a19e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	68ba      	ldr	r2, [r7, #8]
 800a0e0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	88fa      	ldrh	r2, [r7, #6]
 800a0e6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	88fa      	ldrh	r2, [r7, #6]
 800a0ee:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2221      	movs	r2, #33	@ 0x21
 800a0fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a106:	2b00      	cmp	r3, #0
 800a108:	d028      	beq.n	800a15c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a10e:	4a26      	ldr	r2, [pc, #152]	@ (800a1a8 <HAL_UART_Transmit_DMA+0xf4>)
 800a110:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a116:	4a25      	ldr	r2, [pc, #148]	@ (800a1ac <HAL_UART_Transmit_DMA+0xf8>)
 800a118:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a11e:	4a24      	ldr	r2, [pc, #144]	@ (800a1b0 <HAL_UART_Transmit_DMA+0xfc>)
 800a120:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a126:	2200      	movs	r2, #0
 800a128:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a132:	4619      	mov	r1, r3
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	3328      	adds	r3, #40	@ 0x28
 800a13a:	461a      	mov	r2, r3
 800a13c:	88fb      	ldrh	r3, [r7, #6]
 800a13e:	f7fb fe89 	bl	8005e54 <HAL_DMA_Start_IT>
 800a142:	4603      	mov	r3, r0
 800a144:	2b00      	cmp	r3, #0
 800a146:	d009      	beq.n	800a15c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2210      	movs	r2, #16
 800a14c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	2220      	movs	r2, #32
 800a154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a158:	2301      	movs	r3, #1
 800a15a:	e020      	b.n	800a19e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	2240      	movs	r2, #64	@ 0x40
 800a162:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	3308      	adds	r3, #8
 800a16a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	e853 3f00 	ldrex	r3, [r3]
 800a172:	613b      	str	r3, [r7, #16]
   return(result);
 800a174:	693b      	ldr	r3, [r7, #16]
 800a176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a17a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	3308      	adds	r3, #8
 800a182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a184:	623a      	str	r2, [r7, #32]
 800a186:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a188:	69f9      	ldr	r1, [r7, #28]
 800a18a:	6a3a      	ldr	r2, [r7, #32]
 800a18c:	e841 2300 	strex	r3, r2, [r1]
 800a190:	61bb      	str	r3, [r7, #24]
   return(result);
 800a192:	69bb      	ldr	r3, [r7, #24]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d1e5      	bne.n	800a164 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a198:	2300      	movs	r3, #0
 800a19a:	e000      	b.n	800a19e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a19c:	2302      	movs	r3, #2
  }
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3728      	adds	r7, #40	@ 0x28
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	0800b407 	.word	0x0800b407
 800a1ac:	0800b4a1 	.word	0x0800b4a1
 800a1b0:	0800b627 	.word	0x0800b627

0800a1b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b0ba      	sub	sp, #232	@ 0xe8
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	69db      	ldr	r3, [r3, #28]
 800a1c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	689b      	ldr	r3, [r3, #8]
 800a1d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a1da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a1de:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a1e2:	4013      	ands	r3, r2
 800a1e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a1e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d11b      	bne.n	800a228 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a1f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1f4:	f003 0320 	and.w	r3, r3, #32
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d015      	beq.n	800a228 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a1fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a200:	f003 0320 	and.w	r3, r3, #32
 800a204:	2b00      	cmp	r3, #0
 800a206:	d105      	bne.n	800a214 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a20c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a210:	2b00      	cmp	r3, #0
 800a212:	d009      	beq.n	800a228 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a218:	2b00      	cmp	r3, #0
 800a21a:	f000 82e3 	beq.w	800a7e4 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	4798      	blx	r3
      }
      return;
 800a226:	e2dd      	b.n	800a7e4 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a228:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	f000 8123 	beq.w	800a478 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a232:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a236:	4b8d      	ldr	r3, [pc, #564]	@ (800a46c <HAL_UART_IRQHandler+0x2b8>)
 800a238:	4013      	ands	r3, r2
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d106      	bne.n	800a24c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a23e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a242:	4b8b      	ldr	r3, [pc, #556]	@ (800a470 <HAL_UART_IRQHandler+0x2bc>)
 800a244:	4013      	ands	r3, r2
 800a246:	2b00      	cmp	r3, #0
 800a248:	f000 8116 	beq.w	800a478 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a24c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a250:	f003 0301 	and.w	r3, r3, #1
 800a254:	2b00      	cmp	r3, #0
 800a256:	d011      	beq.n	800a27c <HAL_UART_IRQHandler+0xc8>
 800a258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a25c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a260:	2b00      	cmp	r3, #0
 800a262:	d00b      	beq.n	800a27c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	2201      	movs	r2, #1
 800a26a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a272:	f043 0201 	orr.w	r2, r3, #1
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a27c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a280:	f003 0302 	and.w	r3, r3, #2
 800a284:	2b00      	cmp	r3, #0
 800a286:	d011      	beq.n	800a2ac <HAL_UART_IRQHandler+0xf8>
 800a288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a28c:	f003 0301 	and.w	r3, r3, #1
 800a290:	2b00      	cmp	r3, #0
 800a292:	d00b      	beq.n	800a2ac <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	2202      	movs	r2, #2
 800a29a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2a2:	f043 0204 	orr.w	r2, r3, #4
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2b0:	f003 0304 	and.w	r3, r3, #4
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d011      	beq.n	800a2dc <HAL_UART_IRQHandler+0x128>
 800a2b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2bc:	f003 0301 	and.w	r3, r3, #1
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d00b      	beq.n	800a2dc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2204      	movs	r2, #4
 800a2ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2d2:	f043 0202 	orr.w	r2, r3, #2
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a2dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2e0:	f003 0308 	and.w	r3, r3, #8
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d017      	beq.n	800a318 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a2e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2ec:	f003 0320 	and.w	r3, r3, #32
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d105      	bne.n	800a300 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a2f4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a2f8:	4b5c      	ldr	r3, [pc, #368]	@ (800a46c <HAL_UART_IRQHandler+0x2b8>)
 800a2fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d00b      	beq.n	800a318 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2208      	movs	r2, #8
 800a306:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a30e:	f043 0208 	orr.w	r2, r3, #8
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a31c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a320:	2b00      	cmp	r3, #0
 800a322:	d012      	beq.n	800a34a <HAL_UART_IRQHandler+0x196>
 800a324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a328:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d00c      	beq.n	800a34a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a338:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a340:	f043 0220 	orr.w	r2, r3, #32
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a350:	2b00      	cmp	r3, #0
 800a352:	f000 8249 	beq.w	800a7e8 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a35a:	f003 0320 	and.w	r3, r3, #32
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d013      	beq.n	800a38a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a362:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a366:	f003 0320 	and.w	r3, r3, #32
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d105      	bne.n	800a37a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a36e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a376:	2b00      	cmp	r3, #0
 800a378:	d007      	beq.n	800a38a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d003      	beq.n	800a38a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a390:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a39e:	2b40      	cmp	r3, #64	@ 0x40
 800a3a0:	d005      	beq.n	800a3ae <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a3a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a3a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d054      	beq.n	800a458 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f000 ffc3 	bl	800b33a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	689b      	ldr	r3, [r3, #8]
 800a3ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3be:	2b40      	cmp	r3, #64	@ 0x40
 800a3c0:	d146      	bne.n	800a450 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	3308      	adds	r3, #8
 800a3c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a3d0:	e853 3f00 	ldrex	r3, [r3]
 800a3d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a3d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a3dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a3e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	3308      	adds	r3, #8
 800a3ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a3ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a3f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a3fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a3fe:	e841 2300 	strex	r3, r2, [r1]
 800a402:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a406:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d1d9      	bne.n	800a3c2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a414:	2b00      	cmp	r3, #0
 800a416:	d017      	beq.n	800a448 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a41e:	4a15      	ldr	r2, [pc, #84]	@ (800a474 <HAL_UART_IRQHandler+0x2c0>)
 800a420:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a428:	4618      	mov	r0, r3
 800a42a:	f7fb fde7 	bl	8005ffc <HAL_DMA_Abort_IT>
 800a42e:	4603      	mov	r3, r0
 800a430:	2b00      	cmp	r3, #0
 800a432:	d019      	beq.n	800a468 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a43a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a43c:	687a      	ldr	r2, [r7, #4]
 800a43e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a442:	4610      	mov	r0, r2
 800a444:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a446:	e00f      	b.n	800a468 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a448:	6878      	ldr	r0, [r7, #4]
 800a44a:	f000 f9ff 	bl	800a84c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a44e:	e00b      	b.n	800a468 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 f9fb 	bl	800a84c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a456:	e007      	b.n	800a468 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f000 f9f7 	bl	800a84c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2200      	movs	r2, #0
 800a462:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a466:	e1bf      	b.n	800a7e8 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a468:	bf00      	nop
    return;
 800a46a:	e1bd      	b.n	800a7e8 <HAL_UART_IRQHandler+0x634>
 800a46c:	10000001 	.word	0x10000001
 800a470:	04000120 	.word	0x04000120
 800a474:	0800b6a7 	.word	0x0800b6a7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	f040 8153 	bne.w	800a728 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a486:	f003 0310 	and.w	r3, r3, #16
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	f000 814c 	beq.w	800a728 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a494:	f003 0310 	and.w	r3, r3, #16
 800a498:	2b00      	cmp	r3, #0
 800a49a:	f000 8145 	beq.w	800a728 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	2210      	movs	r2, #16
 800a4a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	689b      	ldr	r3, [r3, #8]
 800a4ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4b0:	2b40      	cmp	r3, #64	@ 0x40
 800a4b2:	f040 80bb 	bne.w	800a62c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a4c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	f000 818f 	beq.w	800a7ec <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a4d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	f080 8187 	bcs.w	800a7ec <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a4e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	f003 0320 	and.w	r3, r3, #32
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	f040 8087 	bne.w	800a60a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a504:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a508:	e853 3f00 	ldrex	r3, [r3]
 800a50c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a510:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a514:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a518:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	461a      	mov	r2, r3
 800a522:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a526:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a52a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a52e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a532:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a536:	e841 2300 	strex	r3, r2, [r1]
 800a53a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a53e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a542:	2b00      	cmp	r3, #0
 800a544:	d1da      	bne.n	800a4fc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	3308      	adds	r3, #8
 800a54c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a54e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a550:	e853 3f00 	ldrex	r3, [r3]
 800a554:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a556:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a558:	f023 0301 	bic.w	r3, r3, #1
 800a55c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	3308      	adds	r3, #8
 800a566:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a56a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a56e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a570:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a572:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a576:	e841 2300 	strex	r3, r2, [r1]
 800a57a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a57c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d1e1      	bne.n	800a546 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	3308      	adds	r3, #8
 800a588:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a58a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a58c:	e853 3f00 	ldrex	r3, [r3]
 800a590:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a594:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a598:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	3308      	adds	r3, #8
 800a5a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a5a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a5a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a5ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a5ae:	e841 2300 	strex	r3, r2, [r1]
 800a5b2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a5b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d1e3      	bne.n	800a582 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2220      	movs	r2, #32
 800a5be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5d0:	e853 3f00 	ldrex	r3, [r3]
 800a5d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a5d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a5d8:	f023 0310 	bic.w	r3, r3, #16
 800a5dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	461a      	mov	r2, r3
 800a5e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a5ec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a5f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a5f2:	e841 2300 	strex	r3, r2, [r1]
 800a5f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a5f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d1e4      	bne.n	800a5c8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a604:	4618      	mov	r0, r3
 800a606:	f7fb fca0 	bl	8005f4a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2202      	movs	r2, #2
 800a60e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a61c:	b29b      	uxth	r3, r3
 800a61e:	1ad3      	subs	r3, r2, r3
 800a620:	b29b      	uxth	r3, r3
 800a622:	4619      	mov	r1, r3
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f002 ff51 	bl	800d4cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a62a:	e0df      	b.n	800a7ec <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a638:	b29b      	uxth	r3, r3
 800a63a:	1ad3      	subs	r3, r2, r3
 800a63c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a646:	b29b      	uxth	r3, r3
 800a648:	2b00      	cmp	r3, #0
 800a64a:	f000 80d1 	beq.w	800a7f0 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800a64e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a652:	2b00      	cmp	r3, #0
 800a654:	f000 80cc 	beq.w	800a7f0 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a65e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a660:	e853 3f00 	ldrex	r3, [r3]
 800a664:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a668:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a66c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	461a      	mov	r2, r3
 800a676:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a67a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a67c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a67e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a680:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a682:	e841 2300 	strex	r3, r2, [r1]
 800a686:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d1e4      	bne.n	800a658 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	3308      	adds	r3, #8
 800a694:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a698:	e853 3f00 	ldrex	r3, [r3]
 800a69c:	623b      	str	r3, [r7, #32]
   return(result);
 800a69e:	6a3b      	ldr	r3, [r7, #32]
 800a6a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a6a4:	f023 0301 	bic.w	r3, r3, #1
 800a6a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	3308      	adds	r3, #8
 800a6b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a6b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800a6b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a6bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6be:	e841 2300 	strex	r3, r2, [r1]
 800a6c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d1e1      	bne.n	800a68e <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2220      	movs	r2, #32
 800a6ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	e853 3f00 	ldrex	r3, [r3]
 800a6ea:	60fb      	str	r3, [r7, #12]
   return(result);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f023 0310 	bic.w	r3, r3, #16
 800a6f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a700:	61fb      	str	r3, [r7, #28]
 800a702:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a704:	69b9      	ldr	r1, [r7, #24]
 800a706:	69fa      	ldr	r2, [r7, #28]
 800a708:	e841 2300 	strex	r3, r2, [r1]
 800a70c:	617b      	str	r3, [r7, #20]
   return(result);
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d1e4      	bne.n	800a6de <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2202      	movs	r2, #2
 800a718:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a71a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a71e:	4619      	mov	r1, r3
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f002 fed3 	bl	800d4cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a726:	e063      	b.n	800a7f0 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a72c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a730:	2b00      	cmp	r3, #0
 800a732:	d00e      	beq.n	800a752 <HAL_UART_IRQHandler+0x59e>
 800a734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a738:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d008      	beq.n	800a752 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a748:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 ffec 	bl	800b728 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a750:	e051      	b.n	800a7f6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d014      	beq.n	800a788 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a75e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a766:	2b00      	cmp	r3, #0
 800a768:	d105      	bne.n	800a776 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a76a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a76e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a772:	2b00      	cmp	r3, #0
 800a774:	d008      	beq.n	800a788 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d03a      	beq.n	800a7f4 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	4798      	blx	r3
    }
    return;
 800a786:	e035      	b.n	800a7f4 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a78c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a790:	2b00      	cmp	r3, #0
 800a792:	d009      	beq.n	800a7a8 <HAL_UART_IRQHandler+0x5f4>
 800a794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d003      	beq.n	800a7a8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f000 ff96 	bl	800b6d2 <UART_EndTransmit_IT>
    return;
 800a7a6:	e026      	b.n	800a7f6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a7a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d009      	beq.n	800a7c8 <HAL_UART_IRQHandler+0x614>
 800a7b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d003      	beq.n	800a7c8 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f000 ffc5 	bl	800b750 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a7c6:	e016      	b.n	800a7f6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a7c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d010      	beq.n	800a7f6 <HAL_UART_IRQHandler+0x642>
 800a7d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	da0c      	bge.n	800a7f6 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 ffad 	bl	800b73c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a7e2:	e008      	b.n	800a7f6 <HAL_UART_IRQHandler+0x642>
      return;
 800a7e4:	bf00      	nop
 800a7e6:	e006      	b.n	800a7f6 <HAL_UART_IRQHandler+0x642>
    return;
 800a7e8:	bf00      	nop
 800a7ea:	e004      	b.n	800a7f6 <HAL_UART_IRQHandler+0x642>
      return;
 800a7ec:	bf00      	nop
 800a7ee:	e002      	b.n	800a7f6 <HAL_UART_IRQHandler+0x642>
      return;
 800a7f0:	bf00      	nop
 800a7f2:	e000      	b.n	800a7f6 <HAL_UART_IRQHandler+0x642>
    return;
 800a7f4:	bf00      	nop
  }
}
 800a7f6:	37e8      	adds	r7, #232	@ 0xe8
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b083      	sub	sp, #12
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a804:	bf00      	nop
 800a806:	370c      	adds	r7, #12
 800a808:	46bd      	mov	sp, r7
 800a80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80e:	4770      	bx	lr

0800a810 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a810:	b480      	push	{r7}
 800a812:	b083      	sub	sp, #12
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a818:	bf00      	nop
 800a81a:	370c      	adds	r7, #12
 800a81c:	46bd      	mov	sp, r7
 800a81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a822:	4770      	bx	lr

0800a824 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a824:	b480      	push	{r7}
 800a826:	b083      	sub	sp, #12
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a82c:	bf00      	nop
 800a82e:	370c      	adds	r7, #12
 800a830:	46bd      	mov	sp, r7
 800a832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a836:	4770      	bx	lr

0800a838 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a840:	bf00      	nop
 800a842:	370c      	adds	r7, #12
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b083      	sub	sp, #12
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a854:	bf00      	nop
 800a856:	370c      	adds	r7, #12
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a860:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a864:	b08c      	sub	sp, #48	@ 0x30
 800a866:	af00      	add	r7, sp, #0
 800a868:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a86a:	2300      	movs	r3, #0
 800a86c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	689a      	ldr	r2, [r3, #8]
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	691b      	ldr	r3, [r3, #16]
 800a878:	431a      	orrs	r2, r3
 800a87a:	697b      	ldr	r3, [r7, #20]
 800a87c:	695b      	ldr	r3, [r3, #20]
 800a87e:	431a      	orrs	r2, r3
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	69db      	ldr	r3, [r3, #28]
 800a884:	4313      	orrs	r3, r2
 800a886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a888:	697b      	ldr	r3, [r7, #20]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	681a      	ldr	r2, [r3, #0]
 800a88e:	4bab      	ldr	r3, [pc, #684]	@ (800ab3c <UART_SetConfig+0x2dc>)
 800a890:	4013      	ands	r3, r2
 800a892:	697a      	ldr	r2, [r7, #20]
 800a894:	6812      	ldr	r2, [r2, #0]
 800a896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a898:	430b      	orrs	r3, r1
 800a89a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a89c:	697b      	ldr	r3, [r7, #20]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	685b      	ldr	r3, [r3, #4]
 800a8a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	68da      	ldr	r2, [r3, #12]
 800a8aa:	697b      	ldr	r3, [r7, #20]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	430a      	orrs	r2, r1
 800a8b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	699b      	ldr	r3, [r3, #24]
 800a8b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a8b8:	697b      	ldr	r3, [r7, #20]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	4aa0      	ldr	r2, [pc, #640]	@ (800ab40 <UART_SetConfig+0x2e0>)
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d004      	beq.n	800a8cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a8c2:	697b      	ldr	r3, [r7, #20]
 800a8c4:	6a1b      	ldr	r3, [r3, #32]
 800a8c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	689b      	ldr	r3, [r3, #8]
 800a8d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a8d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a8da:	697a      	ldr	r2, [r7, #20]
 800a8dc:	6812      	ldr	r2, [r2, #0]
 800a8de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a8e0:	430b      	orrs	r3, r1
 800a8e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ea:	f023 010f 	bic.w	r1, r3, #15
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a8f2:	697b      	ldr	r3, [r7, #20]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	430a      	orrs	r2, r1
 800a8f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	4a91      	ldr	r2, [pc, #580]	@ (800ab44 <UART_SetConfig+0x2e4>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d125      	bne.n	800a950 <UART_SetConfig+0xf0>
 800a904:	4b90      	ldr	r3, [pc, #576]	@ (800ab48 <UART_SetConfig+0x2e8>)
 800a906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a90a:	f003 0303 	and.w	r3, r3, #3
 800a90e:	2b03      	cmp	r3, #3
 800a910:	d81a      	bhi.n	800a948 <UART_SetConfig+0xe8>
 800a912:	a201      	add	r2, pc, #4	@ (adr r2, 800a918 <UART_SetConfig+0xb8>)
 800a914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a918:	0800a929 	.word	0x0800a929
 800a91c:	0800a939 	.word	0x0800a939
 800a920:	0800a931 	.word	0x0800a931
 800a924:	0800a941 	.word	0x0800a941
 800a928:	2301      	movs	r3, #1
 800a92a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a92e:	e0d6      	b.n	800aade <UART_SetConfig+0x27e>
 800a930:	2302      	movs	r3, #2
 800a932:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a936:	e0d2      	b.n	800aade <UART_SetConfig+0x27e>
 800a938:	2304      	movs	r3, #4
 800a93a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a93e:	e0ce      	b.n	800aade <UART_SetConfig+0x27e>
 800a940:	2308      	movs	r3, #8
 800a942:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a946:	e0ca      	b.n	800aade <UART_SetConfig+0x27e>
 800a948:	2310      	movs	r3, #16
 800a94a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a94e:	e0c6      	b.n	800aade <UART_SetConfig+0x27e>
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4a7d      	ldr	r2, [pc, #500]	@ (800ab4c <UART_SetConfig+0x2ec>)
 800a956:	4293      	cmp	r3, r2
 800a958:	d138      	bne.n	800a9cc <UART_SetConfig+0x16c>
 800a95a:	4b7b      	ldr	r3, [pc, #492]	@ (800ab48 <UART_SetConfig+0x2e8>)
 800a95c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a960:	f003 030c 	and.w	r3, r3, #12
 800a964:	2b0c      	cmp	r3, #12
 800a966:	d82d      	bhi.n	800a9c4 <UART_SetConfig+0x164>
 800a968:	a201      	add	r2, pc, #4	@ (adr r2, 800a970 <UART_SetConfig+0x110>)
 800a96a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a96e:	bf00      	nop
 800a970:	0800a9a5 	.word	0x0800a9a5
 800a974:	0800a9c5 	.word	0x0800a9c5
 800a978:	0800a9c5 	.word	0x0800a9c5
 800a97c:	0800a9c5 	.word	0x0800a9c5
 800a980:	0800a9b5 	.word	0x0800a9b5
 800a984:	0800a9c5 	.word	0x0800a9c5
 800a988:	0800a9c5 	.word	0x0800a9c5
 800a98c:	0800a9c5 	.word	0x0800a9c5
 800a990:	0800a9ad 	.word	0x0800a9ad
 800a994:	0800a9c5 	.word	0x0800a9c5
 800a998:	0800a9c5 	.word	0x0800a9c5
 800a99c:	0800a9c5 	.word	0x0800a9c5
 800a9a0:	0800a9bd 	.word	0x0800a9bd
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9aa:	e098      	b.n	800aade <UART_SetConfig+0x27e>
 800a9ac:	2302      	movs	r3, #2
 800a9ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9b2:	e094      	b.n	800aade <UART_SetConfig+0x27e>
 800a9b4:	2304      	movs	r3, #4
 800a9b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9ba:	e090      	b.n	800aade <UART_SetConfig+0x27e>
 800a9bc:	2308      	movs	r3, #8
 800a9be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9c2:	e08c      	b.n	800aade <UART_SetConfig+0x27e>
 800a9c4:	2310      	movs	r3, #16
 800a9c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9ca:	e088      	b.n	800aade <UART_SetConfig+0x27e>
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4a5f      	ldr	r2, [pc, #380]	@ (800ab50 <UART_SetConfig+0x2f0>)
 800a9d2:	4293      	cmp	r3, r2
 800a9d4:	d125      	bne.n	800aa22 <UART_SetConfig+0x1c2>
 800a9d6:	4b5c      	ldr	r3, [pc, #368]	@ (800ab48 <UART_SetConfig+0x2e8>)
 800a9d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9dc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a9e0:	2b30      	cmp	r3, #48	@ 0x30
 800a9e2:	d016      	beq.n	800aa12 <UART_SetConfig+0x1b2>
 800a9e4:	2b30      	cmp	r3, #48	@ 0x30
 800a9e6:	d818      	bhi.n	800aa1a <UART_SetConfig+0x1ba>
 800a9e8:	2b20      	cmp	r3, #32
 800a9ea:	d00a      	beq.n	800aa02 <UART_SetConfig+0x1a2>
 800a9ec:	2b20      	cmp	r3, #32
 800a9ee:	d814      	bhi.n	800aa1a <UART_SetConfig+0x1ba>
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d002      	beq.n	800a9fa <UART_SetConfig+0x19a>
 800a9f4:	2b10      	cmp	r3, #16
 800a9f6:	d008      	beq.n	800aa0a <UART_SetConfig+0x1aa>
 800a9f8:	e00f      	b.n	800aa1a <UART_SetConfig+0x1ba>
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa00:	e06d      	b.n	800aade <UART_SetConfig+0x27e>
 800aa02:	2302      	movs	r3, #2
 800aa04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa08:	e069      	b.n	800aade <UART_SetConfig+0x27e>
 800aa0a:	2304      	movs	r3, #4
 800aa0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa10:	e065      	b.n	800aade <UART_SetConfig+0x27e>
 800aa12:	2308      	movs	r3, #8
 800aa14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa18:	e061      	b.n	800aade <UART_SetConfig+0x27e>
 800aa1a:	2310      	movs	r3, #16
 800aa1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa20:	e05d      	b.n	800aade <UART_SetConfig+0x27e>
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	4a4b      	ldr	r2, [pc, #300]	@ (800ab54 <UART_SetConfig+0x2f4>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d125      	bne.n	800aa78 <UART_SetConfig+0x218>
 800aa2c:	4b46      	ldr	r3, [pc, #280]	@ (800ab48 <UART_SetConfig+0x2e8>)
 800aa2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa32:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800aa36:	2bc0      	cmp	r3, #192	@ 0xc0
 800aa38:	d016      	beq.n	800aa68 <UART_SetConfig+0x208>
 800aa3a:	2bc0      	cmp	r3, #192	@ 0xc0
 800aa3c:	d818      	bhi.n	800aa70 <UART_SetConfig+0x210>
 800aa3e:	2b80      	cmp	r3, #128	@ 0x80
 800aa40:	d00a      	beq.n	800aa58 <UART_SetConfig+0x1f8>
 800aa42:	2b80      	cmp	r3, #128	@ 0x80
 800aa44:	d814      	bhi.n	800aa70 <UART_SetConfig+0x210>
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d002      	beq.n	800aa50 <UART_SetConfig+0x1f0>
 800aa4a:	2b40      	cmp	r3, #64	@ 0x40
 800aa4c:	d008      	beq.n	800aa60 <UART_SetConfig+0x200>
 800aa4e:	e00f      	b.n	800aa70 <UART_SetConfig+0x210>
 800aa50:	2300      	movs	r3, #0
 800aa52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa56:	e042      	b.n	800aade <UART_SetConfig+0x27e>
 800aa58:	2302      	movs	r3, #2
 800aa5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa5e:	e03e      	b.n	800aade <UART_SetConfig+0x27e>
 800aa60:	2304      	movs	r3, #4
 800aa62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa66:	e03a      	b.n	800aade <UART_SetConfig+0x27e>
 800aa68:	2308      	movs	r3, #8
 800aa6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa6e:	e036      	b.n	800aade <UART_SetConfig+0x27e>
 800aa70:	2310      	movs	r3, #16
 800aa72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa76:	e032      	b.n	800aade <UART_SetConfig+0x27e>
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	4a30      	ldr	r2, [pc, #192]	@ (800ab40 <UART_SetConfig+0x2e0>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d12a      	bne.n	800aad8 <UART_SetConfig+0x278>
 800aa82:	4b31      	ldr	r3, [pc, #196]	@ (800ab48 <UART_SetConfig+0x2e8>)
 800aa84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800aa8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aa90:	d01a      	beq.n	800aac8 <UART_SetConfig+0x268>
 800aa92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aa96:	d81b      	bhi.n	800aad0 <UART_SetConfig+0x270>
 800aa98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa9c:	d00c      	beq.n	800aab8 <UART_SetConfig+0x258>
 800aa9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aaa2:	d815      	bhi.n	800aad0 <UART_SetConfig+0x270>
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d003      	beq.n	800aab0 <UART_SetConfig+0x250>
 800aaa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aaac:	d008      	beq.n	800aac0 <UART_SetConfig+0x260>
 800aaae:	e00f      	b.n	800aad0 <UART_SetConfig+0x270>
 800aab0:	2300      	movs	r3, #0
 800aab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aab6:	e012      	b.n	800aade <UART_SetConfig+0x27e>
 800aab8:	2302      	movs	r3, #2
 800aaba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aabe:	e00e      	b.n	800aade <UART_SetConfig+0x27e>
 800aac0:	2304      	movs	r3, #4
 800aac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aac6:	e00a      	b.n	800aade <UART_SetConfig+0x27e>
 800aac8:	2308      	movs	r3, #8
 800aaca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aace:	e006      	b.n	800aade <UART_SetConfig+0x27e>
 800aad0:	2310      	movs	r3, #16
 800aad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aad6:	e002      	b.n	800aade <UART_SetConfig+0x27e>
 800aad8:	2310      	movs	r3, #16
 800aada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	4a17      	ldr	r2, [pc, #92]	@ (800ab40 <UART_SetConfig+0x2e0>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	f040 80a8 	bne.w	800ac3a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800aaea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aaee:	2b08      	cmp	r3, #8
 800aaf0:	d834      	bhi.n	800ab5c <UART_SetConfig+0x2fc>
 800aaf2:	a201      	add	r2, pc, #4	@ (adr r2, 800aaf8 <UART_SetConfig+0x298>)
 800aaf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf8:	0800ab1d 	.word	0x0800ab1d
 800aafc:	0800ab5d 	.word	0x0800ab5d
 800ab00:	0800ab25 	.word	0x0800ab25
 800ab04:	0800ab5d 	.word	0x0800ab5d
 800ab08:	0800ab2b 	.word	0x0800ab2b
 800ab0c:	0800ab5d 	.word	0x0800ab5d
 800ab10:	0800ab5d 	.word	0x0800ab5d
 800ab14:	0800ab5d 	.word	0x0800ab5d
 800ab18:	0800ab33 	.word	0x0800ab33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab1c:	f7fc fdf8 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 800ab20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab22:	e021      	b.n	800ab68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ab24:	4b0c      	ldr	r3, [pc, #48]	@ (800ab58 <UART_SetConfig+0x2f8>)
 800ab26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ab28:	e01e      	b.n	800ab68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ab2a:	f7fc fd83 	bl	8007634 <HAL_RCC_GetSysClockFreq>
 800ab2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab30:	e01a      	b.n	800ab68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ab32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ab38:	e016      	b.n	800ab68 <UART_SetConfig+0x308>
 800ab3a:	bf00      	nop
 800ab3c:	cfff69f3 	.word	0xcfff69f3
 800ab40:	40008000 	.word	0x40008000
 800ab44:	40013800 	.word	0x40013800
 800ab48:	40021000 	.word	0x40021000
 800ab4c:	40004400 	.word	0x40004400
 800ab50:	40004800 	.word	0x40004800
 800ab54:	40004c00 	.word	0x40004c00
 800ab58:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ab60:	2301      	movs	r3, #1
 800ab62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ab66:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ab68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	f000 812a 	beq.w	800adc4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab74:	4a9e      	ldr	r2, [pc, #632]	@ (800adf0 <UART_SetConfig+0x590>)
 800ab76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab7e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab82:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	685a      	ldr	r2, [r3, #4]
 800ab88:	4613      	mov	r3, r2
 800ab8a:	005b      	lsls	r3, r3, #1
 800ab8c:	4413      	add	r3, r2
 800ab8e:	69ba      	ldr	r2, [r7, #24]
 800ab90:	429a      	cmp	r2, r3
 800ab92:	d305      	bcc.n	800aba0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab9a:	69ba      	ldr	r2, [r7, #24]
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d903      	bls.n	800aba8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800aba0:	2301      	movs	r3, #1
 800aba2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aba6:	e10d      	b.n	800adc4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abaa:	2200      	movs	r2, #0
 800abac:	60bb      	str	r3, [r7, #8]
 800abae:	60fa      	str	r2, [r7, #12]
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abb4:	4a8e      	ldr	r2, [pc, #568]	@ (800adf0 <UART_SetConfig+0x590>)
 800abb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800abba:	b29b      	uxth	r3, r3
 800abbc:	2200      	movs	r2, #0
 800abbe:	603b      	str	r3, [r7, #0]
 800abc0:	607a      	str	r2, [r7, #4]
 800abc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abc6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800abca:	f7f6 f885 	bl	8000cd8 <__aeabi_uldivmod>
 800abce:	4602      	mov	r2, r0
 800abd0:	460b      	mov	r3, r1
 800abd2:	4610      	mov	r0, r2
 800abd4:	4619      	mov	r1, r3
 800abd6:	f04f 0200 	mov.w	r2, #0
 800abda:	f04f 0300 	mov.w	r3, #0
 800abde:	020b      	lsls	r3, r1, #8
 800abe0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800abe4:	0202      	lsls	r2, r0, #8
 800abe6:	6979      	ldr	r1, [r7, #20]
 800abe8:	6849      	ldr	r1, [r1, #4]
 800abea:	0849      	lsrs	r1, r1, #1
 800abec:	2000      	movs	r0, #0
 800abee:	460c      	mov	r4, r1
 800abf0:	4605      	mov	r5, r0
 800abf2:	eb12 0804 	adds.w	r8, r2, r4
 800abf6:	eb43 0905 	adc.w	r9, r3, r5
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	2200      	movs	r2, #0
 800ac00:	469a      	mov	sl, r3
 800ac02:	4693      	mov	fp, r2
 800ac04:	4652      	mov	r2, sl
 800ac06:	465b      	mov	r3, fp
 800ac08:	4640      	mov	r0, r8
 800ac0a:	4649      	mov	r1, r9
 800ac0c:	f7f6 f864 	bl	8000cd8 <__aeabi_uldivmod>
 800ac10:	4602      	mov	r2, r0
 800ac12:	460b      	mov	r3, r1
 800ac14:	4613      	mov	r3, r2
 800ac16:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ac18:	6a3b      	ldr	r3, [r7, #32]
 800ac1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac1e:	d308      	bcc.n	800ac32 <UART_SetConfig+0x3d2>
 800ac20:	6a3b      	ldr	r3, [r7, #32]
 800ac22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac26:	d204      	bcs.n	800ac32 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	6a3a      	ldr	r2, [r7, #32]
 800ac2e:	60da      	str	r2, [r3, #12]
 800ac30:	e0c8      	b.n	800adc4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ac32:	2301      	movs	r3, #1
 800ac34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ac38:	e0c4      	b.n	800adc4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	69db      	ldr	r3, [r3, #28]
 800ac3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac42:	d167      	bne.n	800ad14 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800ac44:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ac48:	2b08      	cmp	r3, #8
 800ac4a:	d828      	bhi.n	800ac9e <UART_SetConfig+0x43e>
 800ac4c:	a201      	add	r2, pc, #4	@ (adr r2, 800ac54 <UART_SetConfig+0x3f4>)
 800ac4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac52:	bf00      	nop
 800ac54:	0800ac79 	.word	0x0800ac79
 800ac58:	0800ac81 	.word	0x0800ac81
 800ac5c:	0800ac89 	.word	0x0800ac89
 800ac60:	0800ac9f 	.word	0x0800ac9f
 800ac64:	0800ac8f 	.word	0x0800ac8f
 800ac68:	0800ac9f 	.word	0x0800ac9f
 800ac6c:	0800ac9f 	.word	0x0800ac9f
 800ac70:	0800ac9f 	.word	0x0800ac9f
 800ac74:	0800ac97 	.word	0x0800ac97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac78:	f7fc fd4a 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 800ac7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac7e:	e014      	b.n	800acaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ac80:	f7fc fd5c 	bl	800773c <HAL_RCC_GetPCLK2Freq>
 800ac84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac86:	e010      	b.n	800acaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac88:	4b5a      	ldr	r3, [pc, #360]	@ (800adf4 <UART_SetConfig+0x594>)
 800ac8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac8c:	e00d      	b.n	800acaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac8e:	f7fc fcd1 	bl	8007634 <HAL_RCC_GetSysClockFreq>
 800ac92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac94:	e009      	b.n	800acaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac9c:	e005      	b.n	800acaa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aca2:	2301      	movs	r3, #1
 800aca4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aca8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800acaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acac:	2b00      	cmp	r3, #0
 800acae:	f000 8089 	beq.w	800adc4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800acb2:	697b      	ldr	r3, [r7, #20]
 800acb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acb6:	4a4e      	ldr	r2, [pc, #312]	@ (800adf0 <UART_SetConfig+0x590>)
 800acb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acbc:	461a      	mov	r2, r3
 800acbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc0:	fbb3 f3f2 	udiv	r3, r3, r2
 800acc4:	005a      	lsls	r2, r3, #1
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	685b      	ldr	r3, [r3, #4]
 800acca:	085b      	lsrs	r3, r3, #1
 800accc:	441a      	add	r2, r3
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	685b      	ldr	r3, [r3, #4]
 800acd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800acd6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800acd8:	6a3b      	ldr	r3, [r7, #32]
 800acda:	2b0f      	cmp	r3, #15
 800acdc:	d916      	bls.n	800ad0c <UART_SetConfig+0x4ac>
 800acde:	6a3b      	ldr	r3, [r7, #32]
 800ace0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ace4:	d212      	bcs.n	800ad0c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ace6:	6a3b      	ldr	r3, [r7, #32]
 800ace8:	b29b      	uxth	r3, r3
 800acea:	f023 030f 	bic.w	r3, r3, #15
 800acee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800acf0:	6a3b      	ldr	r3, [r7, #32]
 800acf2:	085b      	lsrs	r3, r3, #1
 800acf4:	b29b      	uxth	r3, r3
 800acf6:	f003 0307 	and.w	r3, r3, #7
 800acfa:	b29a      	uxth	r2, r3
 800acfc:	8bfb      	ldrh	r3, [r7, #30]
 800acfe:	4313      	orrs	r3, r2
 800ad00:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	8bfa      	ldrh	r2, [r7, #30]
 800ad08:	60da      	str	r2, [r3, #12]
 800ad0a:	e05b      	b.n	800adc4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ad12:	e057      	b.n	800adc4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ad14:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ad18:	2b08      	cmp	r3, #8
 800ad1a:	d828      	bhi.n	800ad6e <UART_SetConfig+0x50e>
 800ad1c:	a201      	add	r2, pc, #4	@ (adr r2, 800ad24 <UART_SetConfig+0x4c4>)
 800ad1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad22:	bf00      	nop
 800ad24:	0800ad49 	.word	0x0800ad49
 800ad28:	0800ad51 	.word	0x0800ad51
 800ad2c:	0800ad59 	.word	0x0800ad59
 800ad30:	0800ad6f 	.word	0x0800ad6f
 800ad34:	0800ad5f 	.word	0x0800ad5f
 800ad38:	0800ad6f 	.word	0x0800ad6f
 800ad3c:	0800ad6f 	.word	0x0800ad6f
 800ad40:	0800ad6f 	.word	0x0800ad6f
 800ad44:	0800ad67 	.word	0x0800ad67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad48:	f7fc fce2 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 800ad4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad4e:	e014      	b.n	800ad7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ad50:	f7fc fcf4 	bl	800773c <HAL_RCC_GetPCLK2Freq>
 800ad54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad56:	e010      	b.n	800ad7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ad58:	4b26      	ldr	r3, [pc, #152]	@ (800adf4 <UART_SetConfig+0x594>)
 800ad5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad5c:	e00d      	b.n	800ad7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ad5e:	f7fc fc69 	bl	8007634 <HAL_RCC_GetSysClockFreq>
 800ad62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad64:	e009      	b.n	800ad7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad6c:	e005      	b.n	800ad7a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ad72:	2301      	movs	r3, #1
 800ad74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ad78:	bf00      	nop
    }

    if (pclk != 0U)
 800ad7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d021      	beq.n	800adc4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad84:	4a1a      	ldr	r2, [pc, #104]	@ (800adf0 <UART_SetConfig+0x590>)
 800ad86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad8e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	685b      	ldr	r3, [r3, #4]
 800ad96:	085b      	lsrs	r3, r3, #1
 800ad98:	441a      	add	r2, r3
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ada2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ada4:	6a3b      	ldr	r3, [r7, #32]
 800ada6:	2b0f      	cmp	r3, #15
 800ada8:	d909      	bls.n	800adbe <UART_SetConfig+0x55e>
 800adaa:	6a3b      	ldr	r3, [r7, #32]
 800adac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800adb0:	d205      	bcs.n	800adbe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800adb2:	6a3b      	ldr	r3, [r7, #32]
 800adb4:	b29a      	uxth	r2, r3
 800adb6:	697b      	ldr	r3, [r7, #20]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	60da      	str	r2, [r3, #12]
 800adbc:	e002      	b.n	800adc4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800adbe:	2301      	movs	r3, #1
 800adc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	2201      	movs	r2, #1
 800adc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	2201      	movs	r2, #1
 800add0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800add4:	697b      	ldr	r3, [r7, #20]
 800add6:	2200      	movs	r2, #0
 800add8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	2200      	movs	r2, #0
 800adde:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ade0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	3730      	adds	r7, #48	@ 0x30
 800ade8:	46bd      	mov	sp, r7
 800adea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800adee:	bf00      	nop
 800adf0:	08012a14 	.word	0x08012a14
 800adf4:	00f42400 	.word	0x00f42400

0800adf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800adf8:	b480      	push	{r7}
 800adfa:	b083      	sub	sp, #12
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae04:	f003 0308 	and.w	r3, r3, #8
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00a      	beq.n	800ae22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	430a      	orrs	r2, r1
 800ae20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae26:	f003 0301 	and.w	r3, r3, #1
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d00a      	beq.n	800ae44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	430a      	orrs	r2, r1
 800ae42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae48:	f003 0302 	and.w	r3, r3, #2
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d00a      	beq.n	800ae66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	430a      	orrs	r2, r1
 800ae64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae6a:	f003 0304 	and.w	r3, r3, #4
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d00a      	beq.n	800ae88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	430a      	orrs	r2, r1
 800ae86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae8c:	f003 0310 	and.w	r3, r3, #16
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d00a      	beq.n	800aeaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	689b      	ldr	r3, [r3, #8]
 800ae9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	430a      	orrs	r2, r1
 800aea8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aeae:	f003 0320 	and.w	r3, r3, #32
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d00a      	beq.n	800aecc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	689b      	ldr	r3, [r3, #8]
 800aebc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	430a      	orrs	r2, r1
 800aeca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d01a      	beq.n	800af0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	685b      	ldr	r3, [r3, #4]
 800aede:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	430a      	orrs	r2, r1
 800aeec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aef2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aef6:	d10a      	bne.n	800af0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	685b      	ldr	r3, [r3, #4]
 800aefe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	430a      	orrs	r2, r1
 800af0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af16:	2b00      	cmp	r3, #0
 800af18:	d00a      	beq.n	800af30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	685b      	ldr	r3, [r3, #4]
 800af20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	430a      	orrs	r2, r1
 800af2e:	605a      	str	r2, [r3, #4]
  }
}
 800af30:	bf00      	nop
 800af32:	370c      	adds	r7, #12
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr

0800af3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b098      	sub	sp, #96	@ 0x60
 800af40:	af02      	add	r7, sp, #8
 800af42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2200      	movs	r2, #0
 800af48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800af4c:	f7f7 fc18 	bl	8002780 <HAL_GetTick>
 800af50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f003 0308 	and.w	r3, r3, #8
 800af5c:	2b08      	cmp	r3, #8
 800af5e:	d12f      	bne.n	800afc0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800af60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800af64:	9300      	str	r3, [sp, #0]
 800af66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af68:	2200      	movs	r2, #0
 800af6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f000 f88e 	bl	800b090 <UART_WaitOnFlagUntilTimeout>
 800af74:	4603      	mov	r3, r0
 800af76:	2b00      	cmp	r3, #0
 800af78:	d022      	beq.n	800afc0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af82:	e853 3f00 	ldrex	r3, [r3]
 800af86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af8e:	653b      	str	r3, [r7, #80]	@ 0x50
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	461a      	mov	r2, r3
 800af96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af98:	647b      	str	r3, [r7, #68]	@ 0x44
 800af9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afa0:	e841 2300 	strex	r3, r2, [r1]
 800afa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800afa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d1e6      	bne.n	800af7a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2220      	movs	r2, #32
 800afb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2200      	movs	r2, #0
 800afb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800afbc:	2303      	movs	r3, #3
 800afbe:	e063      	b.n	800b088 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f003 0304 	and.w	r3, r3, #4
 800afca:	2b04      	cmp	r3, #4
 800afcc:	d149      	bne.n	800b062 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800afce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800afd2:	9300      	str	r3, [sp, #0]
 800afd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afd6:	2200      	movs	r2, #0
 800afd8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	f000 f857 	bl	800b090 <UART_WaitOnFlagUntilTimeout>
 800afe2:	4603      	mov	r3, r0
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d03c      	beq.n	800b062 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aff0:	e853 3f00 	ldrex	r3, [r3]
 800aff4:	623b      	str	r3, [r7, #32]
   return(result);
 800aff6:	6a3b      	ldr	r3, [r7, #32]
 800aff8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800affc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	461a      	mov	r2, r3
 800b004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b006:	633b      	str	r3, [r7, #48]	@ 0x30
 800b008:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b00a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b00c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b00e:	e841 2300 	strex	r3, r2, [r1]
 800b012:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b016:	2b00      	cmp	r3, #0
 800b018:	d1e6      	bne.n	800afe8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	3308      	adds	r3, #8
 800b020:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	e853 3f00 	ldrex	r3, [r3]
 800b028:	60fb      	str	r3, [r7, #12]
   return(result);
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	f023 0301 	bic.w	r3, r3, #1
 800b030:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	3308      	adds	r3, #8
 800b038:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b03a:	61fa      	str	r2, [r7, #28]
 800b03c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b03e:	69b9      	ldr	r1, [r7, #24]
 800b040:	69fa      	ldr	r2, [r7, #28]
 800b042:	e841 2300 	strex	r3, r2, [r1]
 800b046:	617b      	str	r3, [r7, #20]
   return(result);
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d1e5      	bne.n	800b01a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2220      	movs	r2, #32
 800b052:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2200      	movs	r2, #0
 800b05a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b05e:	2303      	movs	r3, #3
 800b060:	e012      	b.n	800b088 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	2220      	movs	r2, #32
 800b066:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2220      	movs	r2, #32
 800b06e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2200      	movs	r2, #0
 800b076:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2200      	movs	r2, #0
 800b07c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2200      	movs	r2, #0
 800b082:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b086:	2300      	movs	r3, #0
}
 800b088:	4618      	mov	r0, r3
 800b08a:	3758      	adds	r7, #88	@ 0x58
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}

0800b090 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b084      	sub	sp, #16
 800b094:	af00      	add	r7, sp, #0
 800b096:	60f8      	str	r0, [r7, #12]
 800b098:	60b9      	str	r1, [r7, #8]
 800b09a:	603b      	str	r3, [r7, #0]
 800b09c:	4613      	mov	r3, r2
 800b09e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b0a0:	e04f      	b.n	800b142 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b0a2:	69bb      	ldr	r3, [r7, #24]
 800b0a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0a8:	d04b      	beq.n	800b142 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b0aa:	f7f7 fb69 	bl	8002780 <HAL_GetTick>
 800b0ae:	4602      	mov	r2, r0
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	1ad3      	subs	r3, r2, r3
 800b0b4:	69ba      	ldr	r2, [r7, #24]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d302      	bcc.n	800b0c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800b0ba:	69bb      	ldr	r3, [r7, #24]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d101      	bne.n	800b0c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b0c0:	2303      	movs	r3, #3
 800b0c2:	e04e      	b.n	800b162 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f003 0304 	and.w	r3, r3, #4
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d037      	beq.n	800b142 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	2b80      	cmp	r3, #128	@ 0x80
 800b0d6:	d034      	beq.n	800b142 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	2b40      	cmp	r3, #64	@ 0x40
 800b0dc:	d031      	beq.n	800b142 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	69db      	ldr	r3, [r3, #28]
 800b0e4:	f003 0308 	and.w	r3, r3, #8
 800b0e8:	2b08      	cmp	r3, #8
 800b0ea:	d110      	bne.n	800b10e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	2208      	movs	r2, #8
 800b0f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b0f4:	68f8      	ldr	r0, [r7, #12]
 800b0f6:	f000 f920 	bl	800b33a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	2208      	movs	r2, #8
 800b0fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2200      	movs	r2, #0
 800b106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b10a:	2301      	movs	r3, #1
 800b10c:	e029      	b.n	800b162 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	69db      	ldr	r3, [r3, #28]
 800b114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b118:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b11c:	d111      	bne.n	800b142 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b126:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b128:	68f8      	ldr	r0, [r7, #12]
 800b12a:	f000 f906 	bl	800b33a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	2220      	movs	r2, #32
 800b132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2200      	movs	r2, #0
 800b13a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b13e:	2303      	movs	r3, #3
 800b140:	e00f      	b.n	800b162 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	69da      	ldr	r2, [r3, #28]
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	4013      	ands	r3, r2
 800b14c:	68ba      	ldr	r2, [r7, #8]
 800b14e:	429a      	cmp	r2, r3
 800b150:	bf0c      	ite	eq
 800b152:	2301      	moveq	r3, #1
 800b154:	2300      	movne	r3, #0
 800b156:	b2db      	uxtb	r3, r3
 800b158:	461a      	mov	r2, r3
 800b15a:	79fb      	ldrb	r3, [r7, #7]
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d0a0      	beq.n	800b0a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b160:	2300      	movs	r3, #0
}
 800b162:	4618      	mov	r0, r3
 800b164:	3710      	adds	r7, #16
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
	...

0800b16c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b096      	sub	sp, #88	@ 0x58
 800b170:	af00      	add	r7, sp, #0
 800b172:	60f8      	str	r0, [r7, #12]
 800b174:	60b9      	str	r1, [r7, #8]
 800b176:	4613      	mov	r3, r2
 800b178:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	68ba      	ldr	r2, [r7, #8]
 800b17e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	88fa      	ldrh	r2, [r7, #6]
 800b184:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	2200      	movs	r2, #0
 800b18c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	2222      	movs	r2, #34	@ 0x22
 800b194:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d02d      	beq.n	800b1fe <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1a8:	4a40      	ldr	r2, [pc, #256]	@ (800b2ac <UART_Start_Receive_DMA+0x140>)
 800b1aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1b2:	4a3f      	ldr	r2, [pc, #252]	@ (800b2b0 <UART_Start_Receive_DMA+0x144>)
 800b1b4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1bc:	4a3d      	ldr	r2, [pc, #244]	@ (800b2b4 <UART_Start_Receive_DMA+0x148>)
 800b1be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	3324      	adds	r3, #36	@ 0x24
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1dc:	461a      	mov	r2, r3
 800b1de:	88fb      	ldrh	r3, [r7, #6]
 800b1e0:	f7fa fe38 	bl	8005e54 <HAL_DMA_Start_IT>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d009      	beq.n	800b1fe <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	2210      	movs	r2, #16
 800b1ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	2220      	movs	r2, #32
 800b1f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	e051      	b.n	800b2a2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	691b      	ldr	r3, [r3, #16]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d018      	beq.n	800b238 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b20c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b20e:	e853 3f00 	ldrex	r3, [r3]
 800b212:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b216:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b21a:	657b      	str	r3, [r7, #84]	@ 0x54
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	461a      	mov	r2, r3
 800b222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b224:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b226:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b228:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b22a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b22c:	e841 2300 	strex	r3, r2, [r1]
 800b230:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b234:	2b00      	cmp	r3, #0
 800b236:	d1e6      	bne.n	800b206 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	3308      	adds	r3, #8
 800b23e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b242:	e853 3f00 	ldrex	r3, [r3]
 800b246:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b24a:	f043 0301 	orr.w	r3, r3, #1
 800b24e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	3308      	adds	r3, #8
 800b256:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b258:	637a      	str	r2, [r7, #52]	@ 0x34
 800b25a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b25c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b25e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b260:	e841 2300 	strex	r3, r2, [r1]
 800b264:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d1e5      	bne.n	800b238 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	3308      	adds	r3, #8
 800b272:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	e853 3f00 	ldrex	r3, [r3]
 800b27a:	613b      	str	r3, [r7, #16]
   return(result);
 800b27c:	693b      	ldr	r3, [r7, #16]
 800b27e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b282:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	3308      	adds	r3, #8
 800b28a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b28c:	623a      	str	r2, [r7, #32]
 800b28e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b290:	69f9      	ldr	r1, [r7, #28]
 800b292:	6a3a      	ldr	r2, [r7, #32]
 800b294:	e841 2300 	strex	r3, r2, [r1]
 800b298:	61bb      	str	r3, [r7, #24]
   return(result);
 800b29a:	69bb      	ldr	r3, [r7, #24]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d1e5      	bne.n	800b26c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b2a0:	2300      	movs	r3, #0
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3758      	adds	r7, #88	@ 0x58
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}
 800b2aa:	bf00      	nop
 800b2ac:	0800b4bd 	.word	0x0800b4bd
 800b2b0:	0800b5e9 	.word	0x0800b5e9
 800b2b4:	0800b627 	.word	0x0800b627

0800b2b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b08f      	sub	sp, #60	@ 0x3c
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2c6:	6a3b      	ldr	r3, [r7, #32]
 800b2c8:	e853 3f00 	ldrex	r3, [r3]
 800b2cc:	61fb      	str	r3, [r7, #28]
   return(result);
 800b2ce:	69fb      	ldr	r3, [r7, #28]
 800b2d0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b2d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	461a      	mov	r2, r3
 800b2dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b2e0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b2e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2e6:	e841 2300 	strex	r3, r2, [r1]
 800b2ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d1e6      	bne.n	800b2c0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	3308      	adds	r3, #8
 800b2f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	e853 3f00 	ldrex	r3, [r3]
 800b300:	60bb      	str	r3, [r7, #8]
   return(result);
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b308:	633b      	str	r3, [r7, #48]	@ 0x30
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	3308      	adds	r3, #8
 800b310:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b312:	61ba      	str	r2, [r7, #24]
 800b314:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b316:	6979      	ldr	r1, [r7, #20]
 800b318:	69ba      	ldr	r2, [r7, #24]
 800b31a:	e841 2300 	strex	r3, r2, [r1]
 800b31e:	613b      	str	r3, [r7, #16]
   return(result);
 800b320:	693b      	ldr	r3, [r7, #16]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d1e5      	bne.n	800b2f2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	2220      	movs	r2, #32
 800b32a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b32e:	bf00      	nop
 800b330:	373c      	adds	r7, #60	@ 0x3c
 800b332:	46bd      	mov	sp, r7
 800b334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b338:	4770      	bx	lr

0800b33a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b33a:	b480      	push	{r7}
 800b33c:	b095      	sub	sp, #84	@ 0x54
 800b33e:	af00      	add	r7, sp, #0
 800b340:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b34a:	e853 3f00 	ldrex	r3, [r3]
 800b34e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b352:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b356:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	461a      	mov	r2, r3
 800b35e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b360:	643b      	str	r3, [r7, #64]	@ 0x40
 800b362:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b364:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b366:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b368:	e841 2300 	strex	r3, r2, [r1]
 800b36c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b36e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b370:	2b00      	cmp	r3, #0
 800b372:	d1e6      	bne.n	800b342 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	3308      	adds	r3, #8
 800b37a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b37c:	6a3b      	ldr	r3, [r7, #32]
 800b37e:	e853 3f00 	ldrex	r3, [r3]
 800b382:	61fb      	str	r3, [r7, #28]
   return(result);
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b38a:	f023 0301 	bic.w	r3, r3, #1
 800b38e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	3308      	adds	r3, #8
 800b396:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b398:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b39a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b39c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b39e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3a0:	e841 2300 	strex	r3, r2, [r1]
 800b3a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1e3      	bne.n	800b374 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d118      	bne.n	800b3e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	e853 3f00 	ldrex	r3, [r3]
 800b3c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	f023 0310 	bic.w	r3, r3, #16
 800b3c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	461a      	mov	r2, r3
 800b3d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b3d2:	61bb      	str	r3, [r7, #24]
 800b3d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3d6:	6979      	ldr	r1, [r7, #20]
 800b3d8:	69ba      	ldr	r2, [r7, #24]
 800b3da:	e841 2300 	strex	r3, r2, [r1]
 800b3de:	613b      	str	r3, [r7, #16]
   return(result);
 800b3e0:	693b      	ldr	r3, [r7, #16]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d1e6      	bne.n	800b3b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2220      	movs	r2, #32
 800b3ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b3fa:	bf00      	nop
 800b3fc:	3754      	adds	r7, #84	@ 0x54
 800b3fe:	46bd      	mov	sp, r7
 800b400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b404:	4770      	bx	lr

0800b406 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b406:	b580      	push	{r7, lr}
 800b408:	b090      	sub	sp, #64	@ 0x40
 800b40a:	af00      	add	r7, sp, #0
 800b40c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b412:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f003 0320 	and.w	r3, r3, #32
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d137      	bne.n	800b492 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b424:	2200      	movs	r2, #0
 800b426:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b42a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	3308      	adds	r3, #8
 800b430:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b434:	e853 3f00 	ldrex	r3, [r3]
 800b438:	623b      	str	r3, [r7, #32]
   return(result);
 800b43a:	6a3b      	ldr	r3, [r7, #32]
 800b43c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b440:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	3308      	adds	r3, #8
 800b448:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b44a:	633a      	str	r2, [r7, #48]	@ 0x30
 800b44c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b44e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b450:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b452:	e841 2300 	strex	r3, r2, [r1]
 800b456:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d1e5      	bne.n	800b42a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b45e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	e853 3f00 	ldrex	r3, [r3]
 800b46a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b472:	637b      	str	r3, [r7, #52]	@ 0x34
 800b474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	461a      	mov	r2, r3
 800b47a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b47c:	61fb      	str	r3, [r7, #28]
 800b47e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b480:	69b9      	ldr	r1, [r7, #24]
 800b482:	69fa      	ldr	r2, [r7, #28]
 800b484:	e841 2300 	strex	r3, r2, [r1]
 800b488:	617b      	str	r3, [r7, #20]
   return(result);
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d1e6      	bne.n	800b45e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b490:	e002      	b.n	800b498 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b492:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b494:	f7ff f9b2 	bl	800a7fc <HAL_UART_TxCpltCallback>
}
 800b498:	bf00      	nop
 800b49a:	3740      	adds	r7, #64	@ 0x40
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}

0800b4a0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b084      	sub	sp, #16
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ac:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b4ae:	68f8      	ldr	r0, [r7, #12]
 800b4b0:	f7ff f9ae 	bl	800a810 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b4b4:	bf00      	nop
 800b4b6:	3710      	adds	r7, #16
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b09c      	sub	sp, #112	@ 0x70
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f003 0320 	and.w	r3, r3, #32
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d171      	bne.n	800b5bc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b4d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b4da:	2200      	movs	r2, #0
 800b4dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b4e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4e8:	e853 3f00 	ldrex	r3, [r3]
 800b4ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b4ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b4f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	461a      	mov	r2, r3
 800b4fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b4fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b500:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b502:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b504:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b506:	e841 2300 	strex	r3, r2, [r1]
 800b50a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b50c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d1e6      	bne.n	800b4e0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	3308      	adds	r3, #8
 800b518:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b51c:	e853 3f00 	ldrex	r3, [r3]
 800b520:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b524:	f023 0301 	bic.w	r3, r3, #1
 800b528:	667b      	str	r3, [r7, #100]	@ 0x64
 800b52a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	3308      	adds	r3, #8
 800b530:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b532:	647a      	str	r2, [r7, #68]	@ 0x44
 800b534:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b536:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b538:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b53a:	e841 2300 	strex	r3, r2, [r1]
 800b53e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b542:	2b00      	cmp	r3, #0
 800b544:	d1e5      	bne.n	800b512 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b546:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	3308      	adds	r3, #8
 800b54c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b54e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b550:	e853 3f00 	ldrex	r3, [r3]
 800b554:	623b      	str	r3, [r7, #32]
   return(result);
 800b556:	6a3b      	ldr	r3, [r7, #32]
 800b558:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b55c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b55e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	3308      	adds	r3, #8
 800b564:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b566:	633a      	str	r2, [r7, #48]	@ 0x30
 800b568:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b56a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b56c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b56e:	e841 2300 	strex	r3, r2, [r1]
 800b572:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b576:	2b00      	cmp	r3, #0
 800b578:	d1e5      	bne.n	800b546 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b57a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b57c:	2220      	movs	r2, #32
 800b57e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b584:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b586:	2b01      	cmp	r3, #1
 800b588:	d118      	bne.n	800b5bc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b58a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b590:	693b      	ldr	r3, [r7, #16]
 800b592:	e853 3f00 	ldrex	r3, [r3]
 800b596:	60fb      	str	r3, [r7, #12]
   return(result);
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f023 0310 	bic.w	r3, r3, #16
 800b59e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b5a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5a8:	61fb      	str	r3, [r7, #28]
 800b5aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ac:	69b9      	ldr	r1, [r7, #24]
 800b5ae:	69fa      	ldr	r2, [r7, #28]
 800b5b0:	e841 2300 	strex	r3, r2, [r1]
 800b5b4:	617b      	str	r3, [r7, #20]
   return(result);
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d1e6      	bne.n	800b58a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5be:	2200      	movs	r2, #0
 800b5c0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5c6:	2b01      	cmp	r3, #1
 800b5c8:	d107      	bne.n	800b5da <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b5ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b5d0:	4619      	mov	r1, r3
 800b5d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b5d4:	f001 ff7a 	bl	800d4cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b5d8:	e002      	b.n	800b5e0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b5da:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b5dc:	f7ff f922 	bl	800a824 <HAL_UART_RxCpltCallback>
}
 800b5e0:	bf00      	nop
 800b5e2:	3770      	adds	r7, #112	@ 0x70
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd80      	pop	{r7, pc}

0800b5e8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b084      	sub	sp, #16
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5f4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2201      	movs	r2, #1
 800b5fa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b600:	2b01      	cmp	r3, #1
 800b602:	d109      	bne.n	800b618 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b60a:	085b      	lsrs	r3, r3, #1
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	4619      	mov	r1, r3
 800b610:	68f8      	ldr	r0, [r7, #12]
 800b612:	f001 ff5b 	bl	800d4cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b616:	e002      	b.n	800b61e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b618:	68f8      	ldr	r0, [r7, #12]
 800b61a:	f7ff f90d 	bl	800a838 <HAL_UART_RxHalfCpltCallback>
}
 800b61e:	bf00      	nop
 800b620:	3710      	adds	r7, #16
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}

0800b626 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b626:	b580      	push	{r7, lr}
 800b628:	b086      	sub	sp, #24
 800b62a:	af00      	add	r7, sp, #0
 800b62c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b632:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b634:	697b      	ldr	r3, [r7, #20]
 800b636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b63a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b642:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	689b      	ldr	r3, [r3, #8]
 800b64a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b64e:	2b80      	cmp	r3, #128	@ 0x80
 800b650:	d109      	bne.n	800b666 <UART_DMAError+0x40>
 800b652:	693b      	ldr	r3, [r7, #16]
 800b654:	2b21      	cmp	r3, #33	@ 0x21
 800b656:	d106      	bne.n	800b666 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	2200      	movs	r2, #0
 800b65c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b660:	6978      	ldr	r0, [r7, #20]
 800b662:	f7ff fe29 	bl	800b2b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	689b      	ldr	r3, [r3, #8]
 800b66c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b670:	2b40      	cmp	r3, #64	@ 0x40
 800b672:	d109      	bne.n	800b688 <UART_DMAError+0x62>
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2b22      	cmp	r3, #34	@ 0x22
 800b678:	d106      	bne.n	800b688 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b67a:	697b      	ldr	r3, [r7, #20]
 800b67c:	2200      	movs	r2, #0
 800b67e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b682:	6978      	ldr	r0, [r7, #20]
 800b684:	f7ff fe59 	bl	800b33a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b68e:	f043 0210 	orr.w	r2, r3, #16
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b698:	6978      	ldr	r0, [r7, #20]
 800b69a:	f7ff f8d7 	bl	800a84c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b69e:	bf00      	nop
 800b6a0:	3718      	adds	r7, #24
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}

0800b6a6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b6a6:	b580      	push	{r7, lr}
 800b6a8:	b084      	sub	sp, #16
 800b6aa:	af00      	add	r7, sp, #0
 800b6ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6c4:	68f8      	ldr	r0, [r7, #12]
 800b6c6:	f7ff f8c1 	bl	800a84c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6ca:	bf00      	nop
 800b6cc:	3710      	adds	r7, #16
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b6d2:	b580      	push	{r7, lr}
 800b6d4:	b088      	sub	sp, #32
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	e853 3f00 	ldrex	r3, [r3]
 800b6e6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b6ee:	61fb      	str	r3, [r7, #28]
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	461a      	mov	r2, r3
 800b6f6:	69fb      	ldr	r3, [r7, #28]
 800b6f8:	61bb      	str	r3, [r7, #24]
 800b6fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6fc:	6979      	ldr	r1, [r7, #20]
 800b6fe:	69ba      	ldr	r2, [r7, #24]
 800b700:	e841 2300 	strex	r3, r2, [r1]
 800b704:	613b      	str	r3, [r7, #16]
   return(result);
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d1e6      	bne.n	800b6da <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2220      	movs	r2, #32
 800b710:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	2200      	movs	r2, #0
 800b718:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f7ff f86e 	bl	800a7fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b720:	bf00      	nop
 800b722:	3720      	adds	r7, #32
 800b724:	46bd      	mov	sp, r7
 800b726:	bd80      	pop	{r7, pc}

0800b728 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b728:	b480      	push	{r7}
 800b72a:	b083      	sub	sp, #12
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b730:	bf00      	nop
 800b732:	370c      	adds	r7, #12
 800b734:	46bd      	mov	sp, r7
 800b736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73a:	4770      	bx	lr

0800b73c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b083      	sub	sp, #12
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b744:	bf00      	nop
 800b746:	370c      	adds	r7, #12
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr

0800b750 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b750:	b480      	push	{r7}
 800b752:	b083      	sub	sp, #12
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b758:	bf00      	nop
 800b75a:	370c      	adds	r7, #12
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr

0800b764 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b764:	b480      	push	{r7}
 800b766:	b085      	sub	sp, #20
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b772:	2b01      	cmp	r3, #1
 800b774:	d101      	bne.n	800b77a <HAL_UARTEx_DisableFifoMode+0x16>
 800b776:	2302      	movs	r3, #2
 800b778:	e027      	b.n	800b7ca <HAL_UARTEx_DisableFifoMode+0x66>
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2201      	movs	r2, #1
 800b77e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2224      	movs	r2, #36	@ 0x24
 800b786:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	681a      	ldr	r2, [r3, #0]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f022 0201 	bic.w	r2, r2, #1
 800b7a0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b7a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	68fa      	ldr	r2, [r7, #12]
 800b7b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2220      	movs	r2, #32
 800b7bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b7c8:	2300      	movs	r3, #0
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3714      	adds	r7, #20
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d4:	4770      	bx	lr

0800b7d6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b7d6:	b580      	push	{r7, lr}
 800b7d8:	b084      	sub	sp, #16
 800b7da:	af00      	add	r7, sp, #0
 800b7dc:	6078      	str	r0, [r7, #4]
 800b7de:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b7e6:	2b01      	cmp	r3, #1
 800b7e8:	d101      	bne.n	800b7ee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b7ea:	2302      	movs	r3, #2
 800b7ec:	e02d      	b.n	800b84a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2201      	movs	r2, #1
 800b7f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2224      	movs	r2, #36	@ 0x24
 800b7fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	681a      	ldr	r2, [r3, #0]
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f022 0201 	bic.w	r2, r2, #1
 800b814:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	689b      	ldr	r3, [r3, #8]
 800b81c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	683a      	ldr	r2, [r7, #0]
 800b826:	430a      	orrs	r2, r1
 800b828:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f000 f8a4 	bl	800b978 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	68fa      	ldr	r2, [r7, #12]
 800b836:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2220      	movs	r2, #32
 800b83c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2200      	movs	r2, #0
 800b844:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b848:	2300      	movs	r3, #0
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3710      	adds	r7, #16
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}

0800b852 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b852:	b580      	push	{r7, lr}
 800b854:	b084      	sub	sp, #16
 800b856:	af00      	add	r7, sp, #0
 800b858:	6078      	str	r0, [r7, #4]
 800b85a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b862:	2b01      	cmp	r3, #1
 800b864:	d101      	bne.n	800b86a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b866:	2302      	movs	r3, #2
 800b868:	e02d      	b.n	800b8c6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2201      	movs	r2, #1
 800b86e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2224      	movs	r2, #36	@ 0x24
 800b876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	681a      	ldr	r2, [r3, #0]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f022 0201 	bic.w	r2, r2, #1
 800b890:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	689b      	ldr	r3, [r3, #8]
 800b898:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	683a      	ldr	r2, [r7, #0]
 800b8a2:	430a      	orrs	r2, r1
 800b8a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	f000 f866 	bl	800b978 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	68fa      	ldr	r2, [r7, #12]
 800b8b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2220      	movs	r2, #32
 800b8b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b8c4:	2300      	movs	r3, #0
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3710      	adds	r7, #16
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}

0800b8ce <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b8ce:	b580      	push	{r7, lr}
 800b8d0:	b08c      	sub	sp, #48	@ 0x30
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	60f8      	str	r0, [r7, #12]
 800b8d6:	60b9      	str	r1, [r7, #8]
 800b8d8:	4613      	mov	r3, r2
 800b8da:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8e2:	2b20      	cmp	r3, #32
 800b8e4:	d142      	bne.n	800b96c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d002      	beq.n	800b8f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800b8ec:	88fb      	ldrh	r3, [r7, #6]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d101      	bne.n	800b8f6 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	e03b      	b.n	800b96e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	2201      	movs	r2, #1
 800b8fa:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	2200      	movs	r2, #0
 800b900:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800b902:	88fb      	ldrh	r3, [r7, #6]
 800b904:	461a      	mov	r2, r3
 800b906:	68b9      	ldr	r1, [r7, #8]
 800b908:	68f8      	ldr	r0, [r7, #12]
 800b90a:	f7ff fc2f 	bl	800b16c <UART_Start_Receive_DMA>
 800b90e:	4603      	mov	r3, r0
 800b910:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800b914:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d124      	bne.n	800b966 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b920:	2b01      	cmp	r3, #1
 800b922:	d11d      	bne.n	800b960 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	2210      	movs	r2, #16
 800b92a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b932:	69bb      	ldr	r3, [r7, #24]
 800b934:	e853 3f00 	ldrex	r3, [r3]
 800b938:	617b      	str	r3, [r7, #20]
   return(result);
 800b93a:	697b      	ldr	r3, [r7, #20]
 800b93c:	f043 0310 	orr.w	r3, r3, #16
 800b940:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	461a      	mov	r2, r3
 800b948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b94a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b94c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b94e:	6a39      	ldr	r1, [r7, #32]
 800b950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b952:	e841 2300 	strex	r3, r2, [r1]
 800b956:	61fb      	str	r3, [r7, #28]
   return(result);
 800b958:	69fb      	ldr	r3, [r7, #28]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d1e6      	bne.n	800b92c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800b95e:	e002      	b.n	800b966 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800b960:	2301      	movs	r3, #1
 800b962:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800b966:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b96a:	e000      	b.n	800b96e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b96c:	2302      	movs	r3, #2
  }
}
 800b96e:	4618      	mov	r0, r3
 800b970:	3730      	adds	r7, #48	@ 0x30
 800b972:	46bd      	mov	sp, r7
 800b974:	bd80      	pop	{r7, pc}
	...

0800b978 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b978:	b480      	push	{r7}
 800b97a:	b085      	sub	sp, #20
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b984:	2b00      	cmp	r3, #0
 800b986:	d108      	bne.n	800b99a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2201      	movs	r2, #1
 800b98c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2201      	movs	r2, #1
 800b994:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b998:	e031      	b.n	800b9fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b99a:	2308      	movs	r3, #8
 800b99c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b99e:	2308      	movs	r3, #8
 800b9a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	689b      	ldr	r3, [r3, #8]
 800b9a8:	0e5b      	lsrs	r3, r3, #25
 800b9aa:	b2db      	uxtb	r3, r3
 800b9ac:	f003 0307 	and.w	r3, r3, #7
 800b9b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	689b      	ldr	r3, [r3, #8]
 800b9b8:	0f5b      	lsrs	r3, r3, #29
 800b9ba:	b2db      	uxtb	r3, r3
 800b9bc:	f003 0307 	and.w	r3, r3, #7
 800b9c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b9c2:	7bbb      	ldrb	r3, [r7, #14]
 800b9c4:	7b3a      	ldrb	r2, [r7, #12]
 800b9c6:	4911      	ldr	r1, [pc, #68]	@ (800ba0c <UARTEx_SetNbDataToProcess+0x94>)
 800b9c8:	5c8a      	ldrb	r2, [r1, r2]
 800b9ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b9ce:	7b3a      	ldrb	r2, [r7, #12]
 800b9d0:	490f      	ldr	r1, [pc, #60]	@ (800ba10 <UARTEx_SetNbDataToProcess+0x98>)
 800b9d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b9d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9d8:	b29a      	uxth	r2, r3
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9e0:	7bfb      	ldrb	r3, [r7, #15]
 800b9e2:	7b7a      	ldrb	r2, [r7, #13]
 800b9e4:	4909      	ldr	r1, [pc, #36]	@ (800ba0c <UARTEx_SetNbDataToProcess+0x94>)
 800b9e6:	5c8a      	ldrb	r2, [r1, r2]
 800b9e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b9ec:	7b7a      	ldrb	r2, [r7, #13]
 800b9ee:	4908      	ldr	r1, [pc, #32]	@ (800ba10 <UARTEx_SetNbDataToProcess+0x98>)
 800b9f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9f2:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9f6:	b29a      	uxth	r2, r3
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b9fe:	bf00      	nop
 800ba00:	3714      	adds	r7, #20
 800ba02:	46bd      	mov	sp, r7
 800ba04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba08:	4770      	bx	lr
 800ba0a:	bf00      	nop
 800ba0c:	08012a2c 	.word	0x08012a2c
 800ba10:	08012a34 	.word	0x08012a34

0800ba14 <goToZeroElecAngle>:
#include "lowpass_filter.h"
#include "focLib.h"


void goToZeroElecAngle(BldcMotor *motor)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b082      	sub	sp, #8
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
    setTorque(motor, 0, OPEN_LOOP_TORQUE, 0);
 800ba1c:	ed9f 1a08 	vldr	s2, [pc, #32]	@ 800ba40 <goToZeroElecAngle+0x2c>
 800ba20:	eddf 0a08 	vldr	s1, [pc, #32]	@ 800ba44 <goToZeroElecAngle+0x30>
 800ba24:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 800ba40 <goToZeroElecAngle+0x2c>
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f001 f84d 	bl	800cac8 <setTorque>
    delay(700);
 800ba2e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800ba32:	f002 f8ab 	bl	800db8c <delay>
}
 800ba36:	bf00      	nop
 800ba38:	3708      	adds	r7, #8
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bd80      	pop	{r7, pc}
 800ba3e:	bf00      	nop
 800ba40:	00000000 	.word	0x00000000
 800ba44:	3fc511a3 	.word	0x3fc511a3

0800ba48 <alignSensor>:
int alignSensor(BldcMotor *motor)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b08a      	sub	sp, #40	@ 0x28
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
    // setTorque(motor, OPEN_LOOP_TORQUE, 0, _3PI_2);
    // delay(200);
    // encoderUpdate(&motor->magEncoder);
    // float start_angle = motor->magEncoder.fullAngle;
    // printLog("start_angle:%f\n", start_angle);
    for (int i = 0; i <= 500; i++)
 800ba50:	2300      	movs	r3, #0
 800ba52:	627b      	str	r3, [r7, #36]	@ 0x24
 800ba54:	e025      	b.n	800baa2 <alignSensor+0x5a>
    {
        float angle = _3PI_2 + _2PI * i / 500.0f;
 800ba56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba58:	ee07 3a90 	vmov	s15, r3
 800ba5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba60:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 800bc68 <alignSensor+0x220>
 800ba64:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ba68:	eddf 6a80 	vldr	s13, [pc, #512]	@ 800bc6c <alignSensor+0x224>
 800ba6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ba70:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 800bc70 <alignSensor+0x228>
 800ba74:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ba78:	edc7 7a02 	vstr	s15, [r7, #8]
        setTorque(motor, OPEN_LOOP_TORQUE, 0, angle);
 800ba7c:	ed97 1a02 	vldr	s2, [r7, #8]
 800ba80:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 800bc74 <alignSensor+0x22c>
 800ba84:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 800bc78 <alignSensor+0x230>
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f001 f81d 	bl	800cac8 <setTorque>
        encoderUpdate(&motor->magEncoder);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	4618      	mov	r0, r3
 800ba92:	f000 fcef 	bl	800c474 <encoderUpdate>
        delay(2);
 800ba96:	2002      	movs	r0, #2
 800ba98:	f002 f878 	bl	800db8c <delay>
    for (int i = 0; i <= 500; i++)
 800ba9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba9e:	3301      	adds	r3, #1
 800baa0:	627b      	str	r3, [r7, #36]	@ 0x24
 800baa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800baa8:	ddd5      	ble.n	800ba56 <alignSensor+0xe>
    }
    // encoderUpdate(&motor->magEncoder);

    float mid_angle = motor->magEncoder.fullAngle;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	695b      	ldr	r3, [r3, #20]
 800baae:	61fb      	str	r3, [r7, #28]
    printLog("mid_angle:%f\n", mid_angle);
 800bab0:	69f8      	ldr	r0, [r7, #28]
 800bab2:	f7f4 fd71 	bl	8000598 <__aeabi_f2d>
 800bab6:	4602      	mov	r2, r0
 800bab8:	460b      	mov	r3, r1
 800baba:	4870      	ldr	r0, [pc, #448]	@ (800bc7c <alignSensor+0x234>)
 800babc:	f001 fd22 	bl	800d504 <printLog>
    // move one electrical revolution backwards
    for (int i = 500; i >= 0; i--)
 800bac0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800bac4:	623b      	str	r3, [r7, #32]
 800bac6:	e025      	b.n	800bb14 <alignSensor+0xcc>
    {
        float angle = _3PI_2 + _2PI * i / 500.0f;
 800bac8:	6a3b      	ldr	r3, [r7, #32]
 800baca:	ee07 3a90 	vmov	s15, r3
 800bace:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bad2:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 800bc68 <alignSensor+0x220>
 800bad6:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bada:	eddf 6a64 	vldr	s13, [pc, #400]	@ 800bc6c <alignSensor+0x224>
 800bade:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bae2:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800bc70 <alignSensor+0x228>
 800bae6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800baea:	edc7 7a03 	vstr	s15, [r7, #12]
        setTorque(motor, OPEN_LOOP_TORQUE, 0, angle);
 800baee:	ed97 1a03 	vldr	s2, [r7, #12]
 800baf2:	eddf 0a60 	vldr	s1, [pc, #384]	@ 800bc74 <alignSensor+0x22c>
 800baf6:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 800bc78 <alignSensor+0x230>
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f000 ffe4 	bl	800cac8 <setTorque>
        encoderUpdate(&motor->magEncoder);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	4618      	mov	r0, r3
 800bb04:	f000 fcb6 	bl	800c474 <encoderUpdate>
        delay(2);
 800bb08:	2002      	movs	r0, #2
 800bb0a:	f002 f83f 	bl	800db8c <delay>
    for (int i = 500; i >= 0; i--)
 800bb0e:	6a3b      	ldr	r3, [r7, #32]
 800bb10:	3b01      	subs	r3, #1
 800bb12:	623b      	str	r3, [r7, #32]
 800bb14:	6a3b      	ldr	r3, [r7, #32]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	dad6      	bge.n	800bac8 <alignSensor+0x80>
    }
    // encoderUpdate(&motor->magEncoder);

    float end_angle = motor->magEncoder.fullAngle;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	695b      	ldr	r3, [r3, #20]
 800bb1e:	61bb      	str	r3, [r7, #24]
    printLog("end_angle:%f\n", end_angle);
 800bb20:	69b8      	ldr	r0, [r7, #24]
 800bb22:	f7f4 fd39 	bl	8000598 <__aeabi_f2d>
 800bb26:	4602      	mov	r2, r0
 800bb28:	460b      	mov	r3, r1
 800bb2a:	4855      	ldr	r0, [pc, #340]	@ (800bc80 <alignSensor+0x238>)
 800bb2c:	f001 fcea 	bl	800d504 <printLog>
    // setPhaseVoltage(0, 0, 0);
    delay(200);
 800bb30:	20c8      	movs	r0, #200	@ 0xc8
 800bb32:	f002 f82b 	bl	800db8c <delay>

    // determine the direction the sensor moved
    float moved = fabsf(mid_angle - end_angle);
 800bb36:	ed97 7a07 	vldr	s14, [r7, #28]
 800bb3a:	edd7 7a06 	vldr	s15, [r7, #24]
 800bb3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bb42:	eef0 7ae7 	vabs.f32	s15, s15
 800bb46:	edc7 7a05 	vstr	s15, [r7, #20]
    printLog("moved:%f\n", moved);
 800bb4a:	6978      	ldr	r0, [r7, #20]
 800bb4c:	f7f4 fd24 	bl	8000598 <__aeabi_f2d>
 800bb50:	4602      	mov	r2, r0
 800bb52:	460b      	mov	r3, r1
 800bb54:	484b      	ldr	r0, [pc, #300]	@ (800bc84 <alignSensor+0x23c>)
 800bb56:	f001 fcd5 	bl	800d504 <printLog>
    if (moved < MIN_ANGLE_DETECT_MOVEMENT)
 800bb5a:	edd7 7a05 	vldr	s15, [r7, #20]
 800bb5e:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800bc88 <alignSensor+0x240>
 800bb62:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb6a:	d504      	bpl.n	800bb76 <alignSensor+0x12e>
    { // minimum angle to detect movement
        printLog("Failed to notice movement\n");
 800bb6c:	4847      	ldr	r0, [pc, #284]	@ (800bc8c <alignSensor+0x244>)
 800bb6e:	f001 fcc9 	bl	800d504 <printLog>
        return 0; // failed calibration
 800bb72:	2300      	movs	r3, #0
 800bb74:	e073      	b.n	800bc5e <alignSensor+0x216>
    }
    else if (mid_angle < end_angle)
 800bb76:	ed97 7a07 	vldr	s14, [r7, #28]
 800bb7a:	edd7 7a06 	vldr	s15, [r7, #24]
 800bb7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bb82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb86:	d507      	bpl.n	800bb98 <alignSensor+0x150>
    {
        printLog("sensor_direction==CCW\n");
 800bb88:	4841      	ldr	r0, [pc, #260]	@ (800bc90 <alignSensor+0x248>)
 800bb8a:	f001 fcbb 	bl	800d504 <printLog>
        motor->magEncoder.direction = CCW;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	22ff      	movs	r2, #255	@ 0xff
 800bb92:	f883 2020 	strb.w	r2, [r3, #32]
 800bb96:	e006      	b.n	800bba6 <alignSensor+0x15e>
    }
    else
    {
        printLog("sensor_direction==CW\n");
 800bb98:	483e      	ldr	r0, [pc, #248]	@ (800bc94 <alignSensor+0x24c>)
 800bb9a:	f001 fcb3 	bl	800d504 <printLog>
        motor->magEncoder.direction = CW;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2201      	movs	r2, #1
 800bba2:	f883 2020 	strb.w	r2, [r3, #32]
    }
    // check pole pair number
    bool pp_check_result = !(fabsf(moved * motor->pole_pairs - _2PI) > 0.5f); // 0.5f is arbitrary number it can be lower or higher!
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bbac:	ee07 3a90 	vmov	s15, r3
 800bbb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bbb4:	edd7 7a05 	vldr	s15, [r7, #20]
 800bbb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bbbc:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800bc68 <alignSensor+0x220>
 800bbc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bbc4:	eef0 7ae7 	vabs.f32	s15, s15
 800bbc8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800bbcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bbd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbd4:	bfcc      	ite	gt
 800bbd6:	2301      	movgt	r3, #1
 800bbd8:	2300      	movle	r3, #0
 800bbda:	b2db      	uxtb	r3, r3
 800bbdc:	f083 0301 	eor.w	r3, r3, #1
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	74fb      	strb	r3, [r7, #19]
    if (pp_check_result == false)
 800bbe4:	7cfb      	ldrb	r3, [r7, #19]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d10d      	bne.n	800bc06 <alignSensor+0x1be>
    {
        printLog("PP check: fail - estimated pp: %d\n", (int)(_2PI / moved));
 800bbea:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800bc68 <alignSensor+0x220>
 800bbee:	ed97 7a05 	vldr	s14, [r7, #20]
 800bbf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bbf6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bbfa:	ee17 1a90 	vmov	r1, s15
 800bbfe:	4826      	ldr	r0, [pc, #152]	@ (800bc98 <alignSensor+0x250>)
 800bc00:	f001 fc80 	bl	800d504 <printLog>
 800bc04:	e002      	b.n	800bc0c <alignSensor+0x1c4>
    }
    else
    {
        printLog("PP check: OK!\n");
 800bc06:	4825      	ldr	r0, [pc, #148]	@ (800bc9c <alignSensor+0x254>)
 800bc08:	f001 fc7c 	bl	800d504 <printLog>
    }

    // align the electrical phases of the motor and sensor
    // set angle -90(270 = 3PI/2) degrees
    goToZeroElecAngle(motor);
 800bc0c:	6878      	ldr	r0, [r7, #4]
 800bc0e:	f7ff ff01 	bl	800ba14 <goToZeroElecAngle>
    // read the sensor
    encoderUpdate(&motor->magEncoder);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	4618      	mov	r0, r3
 800bc16:	f000 fc2d 	bl	800c474 <encoderUpdate>
    // get the current zero electric angle
    motor->zeroElectricAngleOffSet = 0;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	f04f 0200 	mov.w	r2, #0
 800bc20:	635a      	str	r2, [r3, #52]	@ 0x34
    getElecAngle(motor);
 800bc22:	6878      	ldr	r0, [r7, #4]
 800bc24:	f000 f840 	bl	800bca8 <getElecAngle>
    motor->zeroElectricAngleOffSet = motor->angle_el;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	635a      	str	r2, [r3, #52]	@ 0x34
    // zero_electric_angle =  _normalizeAngle(_electricalAngle(sensor_direction*sensor->getAngle(), pole_pairs));

    // encoderUpdate(&motor->magEncoder);
    getElecAngle(motor);
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f000 f839 	bl	800bca8 <getElecAngle>
    // motor->zeroElectricAngleOffSet = 0;
    // printLog("[zeroAngleOffset]:%f  [zeroAngle]:%f\r\n", motor->zeroElectricAngleOffSet, motor->angle_el);
    printLog("[zeroAngleOffset]:%f\n", motor->zeroElectricAngleOffSet);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	f7f4 fcac 	bl	8000598 <__aeabi_f2d>
 800bc40:	4602      	mov	r2, r0
 800bc42:	460b      	mov	r3, r1
 800bc44:	4816      	ldr	r0, [pc, #88]	@ (800bca0 <alignSensor+0x258>)
 800bc46:	f001 fc5d 	bl	800d504 <printLog>
    printLog("[zeroAngle]:%f\n", motor->angle_el);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f7f4 fca2 	bl	8000598 <__aeabi_f2d>
 800bc54:	4602      	mov	r2, r0
 800bc56:	460b      	mov	r3, r1
 800bc58:	4812      	ldr	r0, [pc, #72]	@ (800bca4 <alignSensor+0x25c>)
 800bc5a:	f001 fc53 	bl	800d504 <printLog>
    // // make sure the angle_el is about zero

    // delay(200);
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3728      	adds	r7, #40	@ 0x28
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}
 800bc66:	bf00      	nop
 800bc68:	40c90fdb 	.word	0x40c90fdb
 800bc6c:	43fa0000 	.word	0x43fa0000
 800bc70:	4096cbe4 	.word	0x4096cbe4
 800bc74:	00000000 	.word	0x00000000
 800bc78:	3fc511a3 	.word	0x3fc511a3
 800bc7c:	080128e0 	.word	0x080128e0
 800bc80:	080128f0 	.word	0x080128f0
 800bc84:	08012900 	.word	0x08012900
 800bc88:	3d7ecfa9 	.word	0x3d7ecfa9
 800bc8c:	0801290c 	.word	0x0801290c
 800bc90:	08012928 	.word	0x08012928
 800bc94:	08012940 	.word	0x08012940
 800bc98:	08012958 	.word	0x08012958
 800bc9c:	0801297c 	.word	0x0801297c
 800bca0:	0801298c 	.word	0x0801298c
 800bca4:	080129a4 	.word	0x080129a4

0800bca8 <getElecAngle>:

void getElecAngle(BldcMotor *motor)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b082      	sub	sp, #8
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
    motor->angle_el = _normalizeAngle(motor->pole_pairs * motor->magEncoder.shaftAngle - motor->zeroElectricAngleOffSet);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bcb6:	ee07 3a90 	vmov	s15, r3
 800bcba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	edd3 7a04 	vldr	s15, [r3, #16]
 800bcc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800bcce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bcd2:	eeb0 0a67 	vmov.f32	s0, s15
 800bcd6:	f000 fd6f 	bl	800c7b8 <_normalizeAngle>
 800bcda:	eef0 7a40 	vmov.f32	s15, s0
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
}
 800bce4:	bf00      	nop
 800bce6:	3708      	adds	r7, #8
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <foc>:

void foc(BldcMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b088      	sub	sp, #32
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	60f8      	str	r0, [r7, #12]
 800bcf4:	60b9      	str	r1, [r7, #8]
 800bcf6:	607a      	str	r2, [r7, #4]

    if (motor->state == MOTOR_CALIBRATE)
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d111      	bne.n	800bd26 <foc+0x3a>
    {
        getCurrentOffsets(motor, adc_a, adc_b, 100);
 800bd02:	2364      	movs	r3, #100	@ 0x64
 800bd04:	687a      	ldr	r2, [r7, #4]
 800bd06:	68b9      	ldr	r1, [r7, #8]
 800bd08:	68f8      	ldr	r0, [r7, #12]
 800bd0a:	f000 f9ad 	bl	800c068 <getCurrentOffsets>
        alignSensor(motor);
 800bd0e:	68f8      	ldr	r0, [r7, #12]
 800bd10:	f7ff fe9a 	bl	800ba48 <alignSensor>
        motor->state = MOTOR_READY;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2201      	movs	r2, #1
 800bd18:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        motor->stopPwm();
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800bd22:	4798      	blx	r3
                break;
            }
            setTorque(motor, motor->Uq, motor->Ud, motor->angle_el);
        }
    }
}
 800bd24:	e194      	b.n	800c050 <foc+0x364>
        getPhaseCurrents(motor, adc_a, adc_b);
 800bd26:	687a      	ldr	r2, [r7, #4]
 800bd28:	68b9      	ldr	r1, [r7, #8]
 800bd2a:	68f8      	ldr	r0, [r7, #12]
 800bd2c:	f000 fa6c 	bl	800c208 <getPhaseCurrents>
        getABCurrents(motor);
 800bd30:	68f8      	ldr	r0, [r7, #12]
 800bd32:	f000 fb0b 	bl	800c34c <getABCurrents>
        getDQCurrents(motor);
 800bd36:	68f8      	ldr	r0, [r7, #12]
 800bd38:	f000 fb2e 	bl	800c398 <getDQCurrents>
        motor->Iq = lpfOperator(&motor->IqFilter, motor->Iq);
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	f103 02f4 	add.w	r2, r3, #244	@ 0xf4
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800bd48:	eeb0 0a67 	vmov.f32	s0, s15
 800bd4c:	4610      	mov	r0, r2
 800bd4e:	f000 fc2b 	bl	800c5a8 <lpfOperator>
 800bd52:	eef0 7a40 	vmov.f32	s15, s0
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
        motor->Id = lpfOperator(&motor->IdFilter, motor->Id);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	f503 7280 	add.w	r2, r3, #256	@ 0x100
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800bd68:	eeb0 0a67 	vmov.f32	s0, s15
 800bd6c:	4610      	mov	r0, r2
 800bd6e:	f000 fc1b 	bl	800c5a8 <lpfOperator>
 800bd72:	eef0 7a40 	vmov.f32	s15, s0
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
        encoderUpdate(&motor->magEncoder);
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f000 fb78 	bl	800c474 <encoderUpdate>
        motor->magEncoder.velocity = lpfOperator(&motor->velocityFilter, motor->magEncoder.velocity);
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	f503 7286 	add.w	r2, r3, #268	@ 0x10c
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	edd3 7a06 	vldr	s15, [r3, #24]
 800bd90:	eeb0 0a67 	vmov.f32	s0, s15
 800bd94:	4610      	mov	r0, r2
 800bd96:	f000 fc07 	bl	800c5a8 <lpfOperator>
 800bd9a:	eef0 7a40 	vmov.f32	s15, s0
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	edc3 7a06 	vstr	s15, [r3, #24]
        getElecAngle(motor);
 800bda4:	68f8      	ldr	r0, [r7, #12]
 800bda6:	f7ff ff7f 	bl	800bca8 <getElecAngle>
        if (motor->state == MOTOR_READY)
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bdb0:	2b01      	cmp	r3, #1
 800bdb2:	f000 814d 	beq.w	800c050 <foc+0x364>
        else if (motor->state == MOTOR_START)
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bdbc:	2b02      	cmp	r3, #2
 800bdbe:	f040 8147 	bne.w	800c050 <foc+0x364>
            switch (motor->controlType)
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800bdc8:	2b03      	cmp	r3, #3
 800bdca:	f200 812f 	bhi.w	800c02c <foc+0x340>
 800bdce:	a201      	add	r2, pc, #4	@ (adr r2, 800bdd4 <foc+0xe8>)
 800bdd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdd4:	0800be41 	.word	0x0800be41
 800bdd8:	0800bde5 	.word	0x0800bde5
 800bddc:	0800beab 	.word	0x0800beab
 800bde0:	0800bf5b 	.word	0x0800bf5b
                motor->target = 30;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	4a9c      	ldr	r2, [pc, #624]	@ (800c058 <foc+0x36c>)
 800bde8:	631a      	str	r2, [r3, #48]	@ 0x30
                shaftAngle = _normalizeAngle(shaftAngle + motor->target * motor->Ts);
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800bdf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bdfa:	4b98      	ldr	r3, [pc, #608]	@ (800c05c <foc+0x370>)
 800bdfc:	edd3 7a00 	vldr	s15, [r3]
 800be00:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be04:	eeb0 0a67 	vmov.f32	s0, s15
 800be08:	f000 fcd6 	bl	800c7b8 <_normalizeAngle>
 800be0c:	eef0 7a40 	vmov.f32	s15, s0
 800be10:	4b92      	ldr	r3, [pc, #584]	@ (800c05c <foc+0x370>)
 800be12:	edc3 7a00 	vstr	s15, [r3]
                motor->angle_el = _electricalAngle(shaftAngle, motor->pole_pairs);
 800be16:	4b91      	ldr	r3, [pc, #580]	@ (800c05c <foc+0x370>)
 800be18:	edd3 7a00 	vldr	s15, [r3]
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800be22:	4618      	mov	r0, r3
 800be24:	eeb0 0a67 	vmov.f32	s0, s15
 800be28:	f000 fcfc 	bl	800c824 <_electricalAngle>
 800be2c:	eef0 7a40 	vmov.f32	s15, s0
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
                motor->Uq = OPEN_LOOP_TORQUE;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	4a89      	ldr	r2, [pc, #548]	@ (800c060 <foc+0x374>)
 800be3a:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
                break;
 800be3e:	e0f5      	b.n	800c02c <foc+0x340>
                if (motor->torqueType == VOLTAGE)
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800be46:	2b00      	cmp	r3, #0
 800be48:	d105      	bne.n	800be56 <foc+0x16a>
                    motor->Uq = motor->target;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
                break;
 800be54:	e0ea      	b.n	800c02c <foc+0x340>
                    motor->Ud = pidOperator(&motor->pidId, 0 - motor->Id);
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800be62:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800c064 <foc+0x378>
 800be66:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be6a:	eeb0 0a67 	vmov.f32	s0, s15
 800be6e:	4610      	mov	r0, r2
 800be70:	f000 fd22 	bl	800c8b8 <pidOperator>
 800be74:	eef0 7a40 	vmov.f32	s15, s0
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
                    motor->Uq = pidOperator(&motor->pidIq, motor->target - motor->Iq);
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	f103 0288 	add.w	r2, r3, #136	@ 0x88
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800be90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be94:	eeb0 0a67 	vmov.f32	s0, s15
 800be98:	4610      	mov	r0, r2
 800be9a:	f000 fd0d 	bl	800c8b8 <pidOperator>
 800be9e:	eef0 7a40 	vmov.f32	s15, s0
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800bea8:	e0c0      	b.n	800c02c <foc+0x340>
                if (motor->torqueType == VOLTAGE)
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d116      	bne.n	800bee2 <foc+0x1f6>
                    velocityErr = motor->target - motor->magEncoder.velocity;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	edd3 7a06 	vldr	s15, [r3, #24]
 800bec0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bec4:	edc7 7a04 	vstr	s15, [r7, #16]
                    motor->Uq = pidOperator(&motor->velocityPID, velocityErr);
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	33ac      	adds	r3, #172	@ 0xac
 800becc:	ed97 0a04 	vldr	s0, [r7, #16]
 800bed0:	4618      	mov	r0, r3
 800bed2:	f000 fcf1 	bl	800c8b8 <pidOperator>
 800bed6:	eef0 7a40 	vmov.f32	s15, s0
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800bee0:	e0a4      	b.n	800c02c <foc+0x340>
                    velocityErr = motor->target - motor->magEncoder.velocity;
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	edd3 7a06 	vldr	s15, [r3, #24]
 800beee:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bef2:	edc7 7a04 	vstr	s15, [r7, #16]
                    IqRef = pidOperator(&motor->velocityPID, velocityErr);
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	33ac      	adds	r3, #172	@ 0xac
 800befa:	ed97 0a04 	vldr	s0, [r7, #16]
 800befe:	4618      	mov	r0, r3
 800bf00:	f000 fcda 	bl	800c8b8 <pidOperator>
 800bf04:	ed87 0a05 	vstr	s0, [r7, #20]
                    motor->Ud = pidOperator(&motor->pidId, 0 - motor->Id);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800bf14:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 800c064 <foc+0x378>
 800bf18:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf1c:	eeb0 0a67 	vmov.f32	s0, s15
 800bf20:	4610      	mov	r0, r2
 800bf22:	f000 fcc9 	bl	800c8b8 <pidOperator>
 800bf26:	eef0 7a40 	vmov.f32	s15, s0
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
                    motor->Uq = pidOperator(&motor->pidIq, IqRef - motor->Iq);
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	f103 0288 	add.w	r2, r3, #136	@ 0x88
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800bf3c:	ed97 7a05 	vldr	s14, [r7, #20]
 800bf40:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf44:	eeb0 0a67 	vmov.f32	s0, s15
 800bf48:	4610      	mov	r0, r2
 800bf4a:	f000 fcb5 	bl	800c8b8 <pidOperator>
 800bf4e:	eef0 7a40 	vmov.f32	s15, s0
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800bf58:	e068      	b.n	800c02c <foc+0x340>
                if (motor->torqueType == VOLTAGE)
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d116      	bne.n	800bf92 <foc+0x2a6>
                    angleErr = motor->target - motor->magEncoder.fullAngle;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	edd3 7a05 	vldr	s15, [r3, #20]
 800bf70:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf74:	edc7 7a07 	vstr	s15, [r7, #28]
                    motor->Uq = pidOperator(&motor->anglePID, angleErr);
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	33d0      	adds	r3, #208	@ 0xd0
 800bf7c:	ed97 0a07 	vldr	s0, [r7, #28]
 800bf80:	4618      	mov	r0, r3
 800bf82:	f000 fc99 	bl	800c8b8 <pidOperator>
 800bf86:	eef0 7a40 	vmov.f32	s15, s0
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800bf90:	e04b      	b.n	800c02a <foc+0x33e>
                    angleErr = motor->target - motor->magEncoder.fullAngle;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	edd3 7a05 	vldr	s15, [r3, #20]
 800bf9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bfa2:	edc7 7a07 	vstr	s15, [r7, #28]
                    velocityRef = pidOperator(&motor->anglePID, angleErr);
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	33d0      	adds	r3, #208	@ 0xd0
 800bfaa:	ed97 0a07 	vldr	s0, [r7, #28]
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f000 fc82 	bl	800c8b8 <pidOperator>
 800bfb4:	ed87 0a06 	vstr	s0, [r7, #24]
                    IqRef = pidOperator(&motor->velocityPID, velocityRef - motor->magEncoder.velocity);
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	f103 02ac 	add.w	r2, r3, #172	@ 0xac
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	edd3 7a06 	vldr	s15, [r3, #24]
 800bfc4:	ed97 7a06 	vldr	s14, [r7, #24]
 800bfc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bfcc:	eeb0 0a67 	vmov.f32	s0, s15
 800bfd0:	4610      	mov	r0, r2
 800bfd2:	f000 fc71 	bl	800c8b8 <pidOperator>
 800bfd6:	ed87 0a05 	vstr	s0, [r7, #20]
                    motor->Ud = pidOperator(&motor->pidId, 0 - motor->Id);
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800bfe6:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800c064 <foc+0x378>
 800bfea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bfee:	eeb0 0a67 	vmov.f32	s0, s15
 800bff2:	4610      	mov	r0, r2
 800bff4:	f000 fc60 	bl	800c8b8 <pidOperator>
 800bff8:	eef0 7a40 	vmov.f32	s15, s0
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
                    motor->Uq = pidOperator(&motor->pidIq, IqRef - motor->Iq);
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	f103 0288 	add.w	r2, r3, #136	@ 0x88
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800c00e:	ed97 7a05 	vldr	s14, [r7, #20]
 800c012:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c016:	eeb0 0a67 	vmov.f32	s0, s15
 800c01a:	4610      	mov	r0, r2
 800c01c:	f000 fc4c 	bl	800c8b8 <pidOperator>
 800c020:	eef0 7a40 	vmov.f32	s15, s0
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800c02a:	bf00      	nop
            setTorque(motor, motor->Uq, motor->Ud, motor->angle_el);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	ed93 7a46 	vldr	s14, [r3, #280]	@ 0x118
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 800c03e:	eeb0 1a66 	vmov.f32	s2, s13
 800c042:	eef0 0a47 	vmov.f32	s1, s14
 800c046:	eeb0 0a67 	vmov.f32	s0, s15
 800c04a:	68f8      	ldr	r0, [r7, #12]
 800c04c:	f000 fd3c 	bl	800cac8 <setTorque>
}
 800c050:	bf00      	nop
 800c052:	3720      	adds	r7, #32
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}
 800c058:	41f00000 	.word	0x41f00000
 800c05c:	2000071c 	.word	0x2000071c
 800c060:	3fc511a3 	.word	0x3fc511a3
 800c064:	00000000 	.word	0x00000000

0800c068 <getCurrentOffsets>:
#include "math_utils.h"
#include "focLib.h"

// Function finding zero offsets of the ADC
void getCurrentOffsets(BldcMotor *motor, uint32_t adc_a, uint32_t adc_b, uint32_t rounds)
{
 800c068:	b5b0      	push	{r4, r5, r7, lr}
 800c06a:	b086      	sub	sp, #24
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	60f8      	str	r0, [r7, #12]
 800c070:	60b9      	str	r1, [r7, #8]
 800c072:	607a      	str	r2, [r7, #4]
 800c074:	603b      	str	r3, [r7, #0]
    // find adc offset = zero current voltage
    motor->offset_ia = 0;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f04f 0200 	mov.w	r2, #0
 800c07c:	641a      	str	r2, [r3, #64]	@ 0x40
    motor->offset_ib = 0;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	f04f 0200 	mov.w	r2, #0
 800c084:	645a      	str	r2, [r3, #68]	@ 0x44
    // read the adc voltage  times ( arbitrary number )
    for (int i = 0; i < rounds; i++)
 800c086:	2300      	movs	r3, #0
 800c088:	617b      	str	r3, [r7, #20]
 800c08a:	e076      	b.n	800c17a <getCurrentOffsets+0x112>
    {
        motor->offset_ia += ADC_2_CURRENT(adc_a);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c090:	4618      	mov	r0, r3
 800c092:	f7f4 fa81 	bl	8000598 <__aeabi_f2d>
 800c096:	4604      	mov	r4, r0
 800c098:	460d      	mov	r5, r1
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	ee07 3a90 	vmov	s15, r3
 800c0a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0a4:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 800c1f8 <getCurrentOffsets+0x190>
 800c0a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c0ac:	ee17 0a90 	vmov	r0, s15
 800c0b0:	f7f4 fa72 	bl	8000598 <__aeabi_f2d>
 800c0b4:	a34c      	add	r3, pc, #304	@ (adr r3, 800c1e8 <getCurrentOffsets+0x180>)
 800c0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ba:	f7f4 fbef 	bl	800089c <__aeabi_ddiv>
 800c0be:	4602      	mov	r2, r0
 800c0c0:	460b      	mov	r3, r1
 800c0c2:	4610      	mov	r0, r2
 800c0c4:	4619      	mov	r1, r3
 800c0c6:	a34a      	add	r3, pc, #296	@ (adr r3, 800c1f0 <getCurrentOffsets+0x188>)
 800c0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0cc:	f7f4 fbe6 	bl	800089c <__aeabi_ddiv>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	4610      	mov	r0, r2
 800c0d6:	4619      	mov	r1, r3
 800c0d8:	f04f 0200 	mov.w	r2, #0
 800c0dc:	4b47      	ldr	r3, [pc, #284]	@ (800c1fc <getCurrentOffsets+0x194>)
 800c0de:	f7f4 fbdd 	bl	800089c <__aeabi_ddiv>
 800c0e2:	4602      	mov	r2, r0
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	4629      	mov	r1, r5
 800c0ea:	f7f4 f8f7 	bl	80002dc <__adddf3>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	460b      	mov	r3, r1
 800c0f2:	4610      	mov	r0, r2
 800c0f4:	4619      	mov	r1, r3
 800c0f6:	f7f4 fd9f 	bl	8000c38 <__aeabi_d2f>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	641a      	str	r2, [r3, #64]	@ 0x40
        motor->offset_ib += ADC_2_CURRENT(adc_b);
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c104:	4618      	mov	r0, r3
 800c106:	f7f4 fa47 	bl	8000598 <__aeabi_f2d>
 800c10a:	4604      	mov	r4, r0
 800c10c:	460d      	mov	r5, r1
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	ee07 3a90 	vmov	s15, r3
 800c114:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c118:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800c1f8 <getCurrentOffsets+0x190>
 800c11c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c120:	ee17 0a90 	vmov	r0, s15
 800c124:	f7f4 fa38 	bl	8000598 <__aeabi_f2d>
 800c128:	a32f      	add	r3, pc, #188	@ (adr r3, 800c1e8 <getCurrentOffsets+0x180>)
 800c12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c12e:	f7f4 fbb5 	bl	800089c <__aeabi_ddiv>
 800c132:	4602      	mov	r2, r0
 800c134:	460b      	mov	r3, r1
 800c136:	4610      	mov	r0, r2
 800c138:	4619      	mov	r1, r3
 800c13a:	a32d      	add	r3, pc, #180	@ (adr r3, 800c1f0 <getCurrentOffsets+0x188>)
 800c13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c140:	f7f4 fbac 	bl	800089c <__aeabi_ddiv>
 800c144:	4602      	mov	r2, r0
 800c146:	460b      	mov	r3, r1
 800c148:	4610      	mov	r0, r2
 800c14a:	4619      	mov	r1, r3
 800c14c:	f04f 0200 	mov.w	r2, #0
 800c150:	4b2a      	ldr	r3, [pc, #168]	@ (800c1fc <getCurrentOffsets+0x194>)
 800c152:	f7f4 fba3 	bl	800089c <__aeabi_ddiv>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	4620      	mov	r0, r4
 800c15c:	4629      	mov	r1, r5
 800c15e:	f7f4 f8bd 	bl	80002dc <__adddf3>
 800c162:	4602      	mov	r2, r0
 800c164:	460b      	mov	r3, r1
 800c166:	4610      	mov	r0, r2
 800c168:	4619      	mov	r1, r3
 800c16a:	f7f4 fd65 	bl	8000c38 <__aeabi_d2f>
 800c16e:	4602      	mov	r2, r0
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	645a      	str	r2, [r3, #68]	@ 0x44
    for (int i = 0; i < rounds; i++)
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	3301      	adds	r3, #1
 800c178:	617b      	str	r3, [r7, #20]
 800c17a:	697b      	ldr	r3, [r7, #20]
 800c17c:	683a      	ldr	r2, [r7, #0]
 800c17e:	429a      	cmp	r2, r3
 800c180:	d884      	bhi.n	800c08c <getCurrentOffsets+0x24>
    }
    // calculate the mean offsets
    motor->offset_ia = motor->offset_ia / rounds;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	ee07 3a90 	vmov	s15, r3
 800c18e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c192:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    motor->offset_ib = motor->offset_ib / rounds;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	ee07 3a90 	vmov	s15, r3
 800c1a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c1ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    // printLog("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
    // printf("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
    printLog("[offset_ia]:%f\r\n", motor->offset_ia);
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f7f4 f9ec 	bl	8000598 <__aeabi_f2d>
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	480e      	ldr	r0, [pc, #56]	@ (800c200 <getCurrentOffsets+0x198>)
 800c1c6:	f001 f99d 	bl	800d504 <printLog>
    printLog("[offset_ib]:%f\r\n", motor->offset_ib);
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f7f4 f9e2 	bl	8000598 <__aeabi_f2d>
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	460b      	mov	r3, r1
 800c1d8:	480a      	ldr	r0, [pc, #40]	@ (800c204 <getCurrentOffsets+0x19c>)
 800c1da:	f001 f993 	bl	800d504 <printLog>
    // _dbg_printf("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
}
 800c1de:	bf00      	nop
 800c1e0:	3718      	adds	r7, #24
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	bdb0      	pop	{r4, r5, r7, pc}
 800c1e6:	bf00      	nop
 800c1e8:	00000000 	.word	0x00000000
 800c1ec:	40affe00 	.word	0x40affe00
 800c1f0:	40000000 	.word	0x40000000
 800c1f4:	3f847ae1 	.word	0x3f847ae1
 800c1f8:	40533333 	.word	0x40533333
 800c1fc:	40240000 	.word	0x40240000
 800c200:	080129b4 	.word	0x080129b4
 800c204:	080129c8 	.word	0x080129c8

0800c208 <getPhaseCurrents>:

// read all three phase currents (if possible 2 or 3)
void getPhaseCurrents(BldcMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800c208:	b5b0      	push	{r4, r5, r7, lr}
 800c20a:	b084      	sub	sp, #16
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	60f8      	str	r0, [r7, #12]
 800c210:	60b9      	str	r1, [r7, #8]
 800c212:	607a      	str	r2, [r7, #4]
    motor->Ia = ADC_2_CURRENT(adc_a) - motor->offset_ia; // amps
 800c214:	68bb      	ldr	r3, [r7, #8]
 800c216:	ee07 3a90 	vmov	s15, r3
 800c21a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c21e:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800c340 <getPhaseCurrents+0x138>
 800c222:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c226:	ee17 0a90 	vmov	r0, s15
 800c22a:	f7f4 f9b5 	bl	8000598 <__aeabi_f2d>
 800c22e:	a340      	add	r3, pc, #256	@ (adr r3, 800c330 <getPhaseCurrents+0x128>)
 800c230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c234:	f7f4 fb32 	bl	800089c <__aeabi_ddiv>
 800c238:	4602      	mov	r2, r0
 800c23a:	460b      	mov	r3, r1
 800c23c:	4610      	mov	r0, r2
 800c23e:	4619      	mov	r1, r3
 800c240:	a33d      	add	r3, pc, #244	@ (adr r3, 800c338 <getPhaseCurrents+0x130>)
 800c242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c246:	f7f4 fb29 	bl	800089c <__aeabi_ddiv>
 800c24a:	4602      	mov	r2, r0
 800c24c:	460b      	mov	r3, r1
 800c24e:	4610      	mov	r0, r2
 800c250:	4619      	mov	r1, r3
 800c252:	f04f 0200 	mov.w	r2, #0
 800c256:	4b3b      	ldr	r3, [pc, #236]	@ (800c344 <getPhaseCurrents+0x13c>)
 800c258:	f7f4 fb20 	bl	800089c <__aeabi_ddiv>
 800c25c:	4602      	mov	r2, r0
 800c25e:	460b      	mov	r3, r1
 800c260:	4614      	mov	r4, r2
 800c262:	461d      	mov	r5, r3
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c268:	4618      	mov	r0, r3
 800c26a:	f7f4 f995 	bl	8000598 <__aeabi_f2d>
 800c26e:	4602      	mov	r2, r0
 800c270:	460b      	mov	r3, r1
 800c272:	4620      	mov	r0, r4
 800c274:	4629      	mov	r1, r5
 800c276:	f7f4 f82f 	bl	80002d8 <__aeabi_dsub>
 800c27a:	4602      	mov	r2, r0
 800c27c:	460b      	mov	r3, r1
 800c27e:	4610      	mov	r0, r2
 800c280:	4619      	mov	r1, r3
 800c282:	f7f4 fcd9 	bl	8000c38 <__aeabi_d2f>
 800c286:	4602      	mov	r2, r0
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	649a      	str	r2, [r3, #72]	@ 0x48
    motor->Ic = ADC_2_CURRENT(adc_b) - motor->offset_ib;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	ee07 3a90 	vmov	s15, r3
 800c292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c296:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800c340 <getPhaseCurrents+0x138>
 800c29a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c29e:	ee17 0a90 	vmov	r0, s15
 800c2a2:	f7f4 f979 	bl	8000598 <__aeabi_f2d>
 800c2a6:	a322      	add	r3, pc, #136	@ (adr r3, 800c330 <getPhaseCurrents+0x128>)
 800c2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ac:	f7f4 faf6 	bl	800089c <__aeabi_ddiv>
 800c2b0:	4602      	mov	r2, r0
 800c2b2:	460b      	mov	r3, r1
 800c2b4:	4610      	mov	r0, r2
 800c2b6:	4619      	mov	r1, r3
 800c2b8:	a31f      	add	r3, pc, #124	@ (adr r3, 800c338 <getPhaseCurrents+0x130>)
 800c2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2be:	f7f4 faed 	bl	800089c <__aeabi_ddiv>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	4610      	mov	r0, r2
 800c2c8:	4619      	mov	r1, r3
 800c2ca:	f04f 0200 	mov.w	r2, #0
 800c2ce:	4b1d      	ldr	r3, [pc, #116]	@ (800c344 <getPhaseCurrents+0x13c>)
 800c2d0:	f7f4 fae4 	bl	800089c <__aeabi_ddiv>
 800c2d4:	4602      	mov	r2, r0
 800c2d6:	460b      	mov	r3, r1
 800c2d8:	4614      	mov	r4, r2
 800c2da:	461d      	mov	r5, r3
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	f7f4 f959 	bl	8000598 <__aeabi_f2d>
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	4629      	mov	r1, r5
 800c2ee:	f7f3 fff3 	bl	80002d8 <__aeabi_dsub>
 800c2f2:	4602      	mov	r2, r0
 800c2f4:	460b      	mov	r3, r1
 800c2f6:	4610      	mov	r0, r2
 800c2f8:	4619      	mov	r1, r3
 800c2fa:	f7f4 fc9d 	bl	8000c38 <__aeabi_d2f>
 800c2fe:	4602      	mov	r2, r0
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	651a      	str	r2, [r3, #80]	@ 0x50
    motor->Ib = 0 - motor->Ia - motor->Ic;
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c30a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800c348 <getPhaseCurrents+0x140>
 800c30e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800c318:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
}
 800c322:	bf00      	nop
 800c324:	3710      	adds	r7, #16
 800c326:	46bd      	mov	sp, r7
 800c328:	bdb0      	pop	{r4, r5, r7, pc}
 800c32a:	bf00      	nop
 800c32c:	f3af 8000 	nop.w
 800c330:	00000000 	.word	0x00000000
 800c334:	40affe00 	.word	0x40affe00
 800c338:	40000000 	.word	0x40000000
 800c33c:	3f847ae1 	.word	0x3f847ae1
 800c340:	40533333 	.word	0x40533333
 800c344:	40240000 	.word	0x40240000
 800c348:	00000000 	.word	0x00000000

0800c34c <getABCurrents>:
// Ibeta = 1/sqrt(3) * Ia + 1/sqrt(3) * 2Ib
/*============================================================================*/
//   calculating Alpha Beta currents from phase currents
//   - function calculating Clarke transform of the phase currents
void getABCurrents(BldcMotor *motor)
{
 800c34c:	b480      	push	{r7}
 800c34e:	b083      	sub	sp, #12
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
    motor->Ialpha = motor->Ia;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	655a      	str	r2, [r3, #84]	@ 0x54
    motor->Ibeta = _1_SQRT3 * motor->Ia + _2_SQRT3 * motor->Ib;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c362:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800c390 <getABCurrents+0x44>
 800c366:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800c370:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800c394 <getABCurrents+0x48>
 800c374:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c378:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
}
 800c382:	bf00      	nop
 800c384:	370c      	adds	r7, #12
 800c386:	46bd      	mov	sp, r7
 800c388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38c:	4770      	bx	lr
 800c38e:	bf00      	nop
 800c390:	3f13cd3a 	.word	0x3f13cd3a
 800c394:	3f93cd3a 	.word	0x3f93cd3a

0800c398 <getDQCurrents>:
/*============================================================================*/
// function used with the foc algorihtm
//   calculating D and Q currents from Alpha Beta currents and electrical angle
//   - function calculating Clarke transform of the phase currents
void getDQCurrents(BldcMotor *motor)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b084      	sub	sp, #16
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
    float ct;
    float st;
    _sincos(motor->angle_el, &st, &ct);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800c3a6:	f107 020c 	add.w	r2, r7, #12
 800c3aa:	f107 0308 	add.w	r3, r7, #8
 800c3ae:	4611      	mov	r1, r2
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	eeb0 0a67 	vmov.f32	s0, s15
 800c3b6:	f000 f9df 	bl	800c778 <_sincos>
    motor->Id = motor->Ialpha * ct + motor->Ibeta * st;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800c3c0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c3c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 800c3ce:	edd7 7a02 	vldr	s15, [r7, #8]
 800c3d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c3d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    motor->Iq = motor->Ibeta * ct - motor->Ialpha * st;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 800c3e6:	edd7 7a03 	vldr	s15, [r7, #12]
 800c3ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 800c3f4:	edd7 7a02 	vldr	s15, [r7, #8]
 800c3f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c3fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
 800c406:	bf00      	nop
 800c408:	3710      	adds	r7, #16
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bd80      	pop	{r7, pc}

0800c40e <encoderInit>:

#include "encoder.h"
#include "math_utils.h"
#include "focLib.h"
void encoderInit(MagEncoder *encoder, float _Ts, float (*_getRawAngle)(void), Direction _direction)
{
 800c40e:	b480      	push	{r7}
 800c410:	b085      	sub	sp, #20
 800c412:	af00      	add	r7, sp, #0
 800c414:	60f8      	str	r0, [r7, #12]
 800c416:	ed87 0a02 	vstr	s0, [r7, #8]
 800c41a:	6079      	str	r1, [r7, #4]
 800c41c:	4613      	mov	r3, r2
 800c41e:	70fb      	strb	r3, [r7, #3]
    encoder->angle_prev = 0;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f04f 0200 	mov.w	r2, #0
 800c426:	601a      	str	r2, [r3, #0]
    encoder->vel_angle_prev = 0;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	f04f 0200 	mov.w	r2, #0
 800c42e:	605a      	str	r2, [r3, #4]
    encoder->full_rotations = 0;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	2200      	movs	r2, #0
 800c434:	609a      	str	r2, [r3, #8]
    encoder->vel_full_rotations = 0;
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2200      	movs	r2, #0
 800c43a:	60da      	str	r2, [r3, #12]
    encoder->shaftAngle = 0;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f04f 0200 	mov.w	r2, #0
 800c442:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = 0;
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f04f 0200 	mov.w	r2, #0
 800c44a:	615a      	str	r2, [r3, #20]
    encoder->velocity = 0;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	f04f 0200 	mov.w	r2, #0
 800c452:	619a      	str	r2, [r3, #24]
    encoder->Ts = _Ts;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	68ba      	ldr	r2, [r7, #8]
 800c458:	61da      	str	r2, [r3, #28]
    encoder->getRawAngle = _getRawAngle;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	687a      	ldr	r2, [r7, #4]
 800c45e:	625a      	str	r2, [r3, #36]	@ 0x24
    encoder->direction = _direction;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	78fa      	ldrb	r2, [r7, #3]
 800c464:	f883 2020 	strb.w	r2, [r3, #32]
}
 800c468:	bf00      	nop
 800c46a:	3714      	adds	r7, #20
 800c46c:	46bd      	mov	sp, r7
 800c46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c472:	4770      	bx	lr

0800c474 <encoderUpdate>:

void encoderUpdate(MagEncoder *encoder)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b084      	sub	sp, #16
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
    float val = encoder->getRawAngle() * encoder->direction;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c480:	4798      	blx	r3
 800c482:	eeb0 7a40 	vmov.f32	s14, s0
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f993 3020 	ldrsb.w	r3, [r3, #32]
 800c48c:	ee07 3a90 	vmov	s15, r3
 800c490:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c494:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c498:	edc7 7a03 	vstr	s15, [r7, #12]

    float d_angle = val - encoder->angle_prev;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	edd3 7a00 	vldr	s15, [r3]
 800c4a2:	ed97 7a03 	vldr	s14, [r7, #12]
 800c4a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c4aa:	edc7 7a02 	vstr	s15, [r7, #8]
    // 
    if (fabsf(d_angle) > (0.8f * _2PI))
 800c4ae:	edd7 7a02 	vldr	s15, [r7, #8]
 800c4b2:	eef0 7ae7 	vabs.f32	s15, s15
 800c4b6:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800c570 <encoderUpdate+0xfc>
 800c4ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c4be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4c2:	dd0f      	ble.n	800c4e4 <encoderUpdate+0x70>
        encoder->full_rotations += (d_angle > 0) ? -1 : 1;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	689b      	ldr	r3, [r3, #8]
 800c4c8:	edd7 7a02 	vldr	s15, [r7, #8]
 800c4cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c4d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4d4:	dd02      	ble.n	800c4dc <encoderUpdate+0x68>
 800c4d6:	f04f 32ff 	mov.w	r2, #4294967295
 800c4da:	e000      	b.n	800c4de <encoderUpdate+0x6a>
 800c4dc:	2201      	movs	r2, #1
 800c4de:	441a      	add	r2, r3
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	609a      	str	r2, [r3, #8]

    // angle
    encoder->angle_prev = val;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	68fa      	ldr	r2, [r7, #12]
 800c4e8:	601a      	str	r2, [r3, #0]
    encoder->shaftAngle = val;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	68fa      	ldr	r2, [r7, #12]
 800c4ee:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = (float)encoder->full_rotations * _2PI + encoder->angle_prev;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	689b      	ldr	r3, [r3, #8]
 800c4f4:	ee07 3a90 	vmov	s15, r3
 800c4f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c4fc:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800c574 <encoderUpdate+0x100>
 800c500:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	edd3 7a00 	vldr	s15, [r3]
 800c50a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	edc3 7a05 	vstr	s15, [r3, #20]

    // 
    val = ((float)(encoder->full_rotations - encoder->vel_full_rotations) * _2PI + (encoder->angle_prev - encoder->vel_angle_prev)) / encoder->Ts;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	689a      	ldr	r2, [r3, #8]
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	68db      	ldr	r3, [r3, #12]
 800c51c:	1ad3      	subs	r3, r2, r3
 800c51e:	ee07 3a90 	vmov	s15, r3
 800c522:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c526:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800c574 <encoderUpdate+0x100>
 800c52a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	edd3 6a00 	vldr	s13, [r3]
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	edd3 7a01 	vldr	s15, [r3, #4]
 800c53a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c53e:	ee77 6a27 	vadd.f32	s13, s14, s15
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	ed93 7a07 	vldr	s14, [r3, #28]
 800c548:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c54c:	edc7 7a03 	vstr	s15, [r7, #12]
    // 
    encoder->vel_angle_prev = encoder->angle_prev;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681a      	ldr	r2, [r3, #0]
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	605a      	str	r2, [r3, #4]
    encoder->vel_full_rotations = encoder->full_rotations;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	689a      	ldr	r2, [r3, #8]
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	60da      	str	r2, [r3, #12]
    encoder->velocity = val;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	68fa      	ldr	r2, [r7, #12]
 800c564:	619a      	str	r2, [r3, #24]
}
 800c566:	bf00      	nop
 800c568:	3710      	adds	r7, #16
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}
 800c56e:	bf00      	nop
 800c570:	40a0d97c 	.word	0x40a0d97c
 800c574:	40c90fdb 	.word	0x40c90fdb

0800c578 <lpfInit>:
#include "lowpass_filter.h"

void lpfInit(LowPassFilter *filter, const float _Tf, const float _dt)
{
 800c578:	b480      	push	{r7}
 800c57a:	b085      	sub	sp, #20
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	60f8      	str	r0, [r7, #12]
 800c580:	ed87 0a02 	vstr	s0, [r7, #8]
 800c584:	edc7 0a01 	vstr	s1, [r7, #4]
    filter->Tf = _Tf;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	68ba      	ldr	r2, [r7, #8]
 800c58c:	601a      	str	r2, [r3, #0]
    filter->dt = _dt;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	687a      	ldr	r2, [r7, #4]
 800c592:	605a      	str	r2, [r3, #4]
    filter->y_prev = 0;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f04f 0200 	mov.w	r2, #0
 800c59a:	609a      	str	r2, [r3, #8]
}
 800c59c:	bf00      	nop
 800c59e:	3714      	adds	r7, #20
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a6:	4770      	bx	lr

0800c5a8 <lpfOperator>:

float lpfOperator(LowPassFilter *filter, float x)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b085      	sub	sp, #20
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	ed87 0a00 	vstr	s0, [r7]

    float alpha = filter->Tf / (filter->Tf + filter->dt);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	edd3 6a00 	vldr	s13, [r3]
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	ed93 7a00 	vldr	s14, [r3]
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	edd3 7a01 	vldr	s15, [r3, #4]
 800c5c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c5ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c5ce:	edc7 7a03 	vstr	s15, [r7, #12]
    float y = alpha * filter->y_prev + (1.0f - alpha) * x;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	ed93 7a02 	vldr	s14, [r3, #8]
 800c5d8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c5e4:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5e8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800c5ec:	edd7 7a00 	vldr	s15, [r7]
 800c5f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c5f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5f8:	edc7 7a02 	vstr	s15, [r7, #8]
    filter->y_prev = y;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	68ba      	ldr	r2, [r7, #8]
 800c600:	609a      	str	r2, [r3, #8]

    return y;
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	ee07 3a90 	vmov	s15, r3
}
 800c608:	eeb0 0a67 	vmov.f32	s0, s15
 800c60c:	3714      	adds	r7, #20
 800c60e:	46bd      	mov	sp, r7
 800c610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c614:	4770      	bx	lr
	...

0800c618 <_sin>:
#include "focLib.h"
// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b086      	sub	sp, #24
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0, 804, 1608, 2411, 3212, 4011, 4808, 5602, 6393, 7180, 7962, 8740, 9512, 10279, 11039, 11793, 12540, 13279, 14010, 14733, 15447, 16151, 16846, 17531, 18205, 18868, 19520, 20160, 20788, 21403, 22006, 22595, 23170, 23732, 24279, 24812, 25330, 25833, 26320, 26791, 27246, 27684, 28106, 28511, 28899, 29269, 29622, 29957, 30274, 30572, 30853, 31114, 31357, 31581, 31786, 31972, 32138, 32286, 32413, 32522, 32610, 32679, 32729, 32758, 32768};
  unsigned int i = (unsigned int)(a * (64 * 4 * 256.0 / _2PI));
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f7f3 ffb8 	bl	8000598 <__aeabi_f2d>
 800c628:	a339      	add	r3, pc, #228	@ (adr r3, 800c710 <_sin+0xf8>)
 800c62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62e:	f7f4 f80b 	bl	8000648 <__aeabi_dmul>
 800c632:	4602      	mov	r2, r0
 800c634:	460b      	mov	r3, r1
 800c636:	4610      	mov	r0, r2
 800c638:	4619      	mov	r1, r3
 800c63a:	f7f4 fadd 	bl	8000bf8 <__aeabi_d2uiz>
 800c63e:	4603      	mov	r3, r0
 800c640:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	b2db      	uxtb	r3, r3
 800c646:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	0a1b      	lsrs	r3, r3, #8
 800c64c:	b2db      	uxtb	r3, r3
 800c64e:	60fb      	str	r3, [r7, #12]
  if (i < 64)
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2b3f      	cmp	r3, #63	@ 0x3f
 800c654:	d80b      	bhi.n	800c66e <_sin+0x56>
  {
    t1 = sine_array[i];
 800c656:	4a2c      	ldr	r2, [pc, #176]	@ (800c708 <_sin+0xf0>)
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c65e:	617b      	str	r3, [r7, #20]
    t2 = sine_array[i + 1];
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	3301      	adds	r3, #1
 800c664:	4a28      	ldr	r2, [pc, #160]	@ (800c708 <_sin+0xf0>)
 800c666:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c66a:	613b      	str	r3, [r7, #16]
 800c66c:	e033      	b.n	800c6d6 <_sin+0xbe>
  }
  else if (i < 128)
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	2b7f      	cmp	r3, #127	@ 0x7f
 800c672:	d80e      	bhi.n	800c692 <_sin+0x7a>
  {
    t1 = sine_array[128 - i];
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800c67a:	4a23      	ldr	r2, [pc, #140]	@ (800c708 <_sin+0xf0>)
 800c67c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c680:	617b      	str	r3, [r7, #20]
    t2 = sine_array[127 - i];
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800c688:	4a1f      	ldr	r2, [pc, #124]	@ (800c708 <_sin+0xf0>)
 800c68a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c68e:	613b      	str	r3, [r7, #16]
 800c690:	e021      	b.n	800c6d6 <_sin+0xbe>
  }
  else if (i < 192)
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	2bbf      	cmp	r3, #191	@ 0xbf
 800c696:	d80e      	bhi.n	800c6b6 <_sin+0x9e>
  {
    t1 = -sine_array[-128 + i];
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	3b80      	subs	r3, #128	@ 0x80
 800c69c:	4a1a      	ldr	r2, [pc, #104]	@ (800c708 <_sin+0xf0>)
 800c69e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6a2:	425b      	negs	r3, r3
 800c6a4:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[-127 + i];
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	3b7f      	subs	r3, #127	@ 0x7f
 800c6aa:	4a17      	ldr	r2, [pc, #92]	@ (800c708 <_sin+0xf0>)
 800c6ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6b0:	425b      	negs	r3, r3
 800c6b2:	613b      	str	r3, [r7, #16]
 800c6b4:	e00f      	b.n	800c6d6 <_sin+0xbe>
  }
  else
  {
    t1 = -sine_array[256 - i];
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800c6bc:	4a12      	ldr	r2, [pc, #72]	@ (800c708 <_sin+0xf0>)
 800c6be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6c2:	425b      	negs	r3, r3
 800c6c4:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[255 - i];
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800c6cc:	4a0e      	ldr	r2, [pc, #56]	@ (800c708 <_sin+0xf0>)
 800c6ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6d2:	425b      	negs	r3, r3
 800c6d4:	613b      	str	r3, [r7, #16]
  }
  return (1.0f / 32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 800c6d6:	693a      	ldr	r2, [r7, #16]
 800c6d8:	697b      	ldr	r3, [r7, #20]
 800c6da:	1ad3      	subs	r3, r2, r3
 800c6dc:	68ba      	ldr	r2, [r7, #8]
 800c6de:	fb02 f303 	mul.w	r3, r2, r3
 800c6e2:	121a      	asrs	r2, r3, #8
 800c6e4:	697b      	ldr	r3, [r7, #20]
 800c6e6:	4413      	add	r3, r2
 800c6e8:	ee07 3a90 	vmov	s15, r3
 800c6ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c6f0:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800c70c <_sin+0xf4>
 800c6f4:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800c6f8:	eeb0 0a67 	vmov.f32	s0, s15
 800c6fc:	3718      	adds	r7, #24
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}
 800c702:	bf00      	nop
 800c704:	f3af 8000 	nop.w
 800c708:	2000000c 	.word	0x2000000c
 800c70c:	38000000 	.word	0x38000000
 800c710:	6446f9b4 	.word	0x6446f9b4
 800c714:	40c45f30 	.word	0x40c45f30

0800c718 <_cos>:
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
__attribute__((weak)) float _cos(float a)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b084      	sub	sp, #16
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 800c722:	edd7 7a01 	vldr	s15, [r7, #4]
 800c726:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800c770 <_cos+0x58>
 800c72a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c72e:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 800c732:	edd7 7a03 	vldr	s15, [r7, #12]
 800c736:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800c774 <_cos+0x5c>
 800c73a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c73e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c742:	dd06      	ble.n	800c752 <_cos+0x3a>
 800c744:	edd7 7a03 	vldr	s15, [r7, #12]
 800c748:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800c774 <_cos+0x5c>
 800c74c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c750:	e001      	b.n	800c756 <_cos+0x3e>
 800c752:	edd7 7a03 	vldr	s15, [r7, #12]
 800c756:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 800c75a:	ed97 0a03 	vldr	s0, [r7, #12]
 800c75e:	f7ff ff5b 	bl	800c618 <_sin>
 800c762:	eef0 7a40 	vmov.f32	s15, s0
}
 800c766:	eeb0 0a67 	vmov.f32	s0, s15
 800c76a:	3710      	adds	r7, #16
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}
 800c770:	3fc90fdb 	.word	0x3fc90fdb
 800c774:	40c90fdb 	.word	0x40c90fdb

0800c778 <_sincos>:

__attribute__((weak)) void _sincos(float a, float *s, float *c)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b084      	sub	sp, #16
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	ed87 0a03 	vstr	s0, [r7, #12]
 800c782:	60b8      	str	r0, [r7, #8]
 800c784:	6079      	str	r1, [r7, #4]
  *s = _sin(a);
 800c786:	ed97 0a03 	vldr	s0, [r7, #12]
 800c78a:	f7ff ff45 	bl	800c618 <_sin>
 800c78e:	eef0 7a40 	vmov.f32	s15, s0
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	edc3 7a00 	vstr	s15, [r3]
  *c = _cos(a);
 800c798:	ed97 0a03 	vldr	s0, [r7, #12]
 800c79c:	f7ff ffbc 	bl	800c718 <_cos>
 800c7a0:	eef0 7a40 	vmov.f32	s15, s0
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	edc3 7a00 	vstr	s15, [r3]
}
 800c7aa:	bf00      	nop
 800c7ac:	3710      	adds	r7, #16
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}
 800c7b2:	0000      	movs	r0, r0
 800c7b4:	0000      	movs	r0, r0
	...

0800c7b8 <_normalizeAngle>:
  return r;
}

// normalizing radian angle to [0,2PI]
__attribute__((weak)) float _normalizeAngle(float angle)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b084      	sub	sp, #16
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fmod(angle, _2PI);
 800c7c2:	6878      	ldr	r0, [r7, #4]
 800c7c4:	f7f3 fee8 	bl	8000598 <__aeabi_f2d>
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	460b      	mov	r3, r1
 800c7cc:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 800c818 <_normalizeAngle+0x60>
 800c7d0:	ec43 2b10 	vmov	d0, r2, r3
 800c7d4:	f005 ff3e 	bl	8012654 <fmod>
 800c7d8:	ec53 2b10 	vmov	r2, r3, d0
 800c7dc:	4610      	mov	r0, r2
 800c7de:	4619      	mov	r1, r3
 800c7e0:	f7f4 fa2a 	bl	8000c38 <__aeabi_d2f>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	60fb      	str	r3, [r7, #12]
  return a >= 0 ? a : (a + _2PI);
 800c7e8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c7ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c7f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7f4:	db02      	blt.n	800c7fc <_normalizeAngle+0x44>
 800c7f6:	edd7 7a03 	vldr	s15, [r7, #12]
 800c7fa:	e005      	b.n	800c808 <_normalizeAngle+0x50>
 800c7fc:	edd7 7a03 	vldr	s15, [r7, #12]
 800c800:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800c820 <_normalizeAngle+0x68>
 800c804:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 800c808:	eeb0 0a67 	vmov.f32	s0, s15
 800c80c:	3710      	adds	r7, #16
 800c80e:	46bd      	mov	sp, r7
 800c810:	bd80      	pop	{r7, pc}
 800c812:	bf00      	nop
 800c814:	f3af 8000 	nop.w
 800c818:	60000000 	.word	0x60000000
 800c81c:	401921fb 	.word	0x401921fb
 800c820:	40c90fdb 	.word	0x40c90fdb

0800c824 <_electricalAngle>:

// Electrical angle calculation
float _electricalAngle(float shaft_angle, int pole_pairs)
{
 800c824:	b480      	push	{r7}
 800c826:	b083      	sub	sp, #12
 800c828:	af00      	add	r7, sp, #0
 800c82a:	ed87 0a01 	vstr	s0, [r7, #4]
 800c82e:	6038      	str	r0, [r7, #0]
  return (shaft_angle * pole_pairs);
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	ee07 3a90 	vmov	s15, r3
 800c836:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c83a:	edd7 7a01 	vldr	s15, [r7, #4]
 800c83e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800c842:	eeb0 0a67 	vmov.f32	s0, s15
 800c846:	370c      	adds	r7, #12
 800c848:	46bd      	mov	sp, r7
 800c84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84e:	4770      	bx	lr

0800c850 <pidInit>:
#include "pid.h"
#include "math_utils.h"

void pidInit(PidController *pidController, float _P, float _I, float _D, float _ramp, float _limit, float _Ts)
{
 800c850:	b480      	push	{r7}
 800c852:	b089      	sub	sp, #36	@ 0x24
 800c854:	af00      	add	r7, sp, #0
 800c856:	61f8      	str	r0, [r7, #28]
 800c858:	ed87 0a06 	vstr	s0, [r7, #24]
 800c85c:	edc7 0a05 	vstr	s1, [r7, #20]
 800c860:	ed87 1a04 	vstr	s2, [r7, #16]
 800c864:	edc7 1a03 	vstr	s3, [r7, #12]
 800c868:	ed87 2a02 	vstr	s4, [r7, #8]
 800c86c:	edc7 2a01 	vstr	s5, [r7, #4]
    pidController->P = _P;
 800c870:	69fb      	ldr	r3, [r7, #28]
 800c872:	69ba      	ldr	r2, [r7, #24]
 800c874:	601a      	str	r2, [r3, #0]
    pidController->I = _I;
 800c876:	69fb      	ldr	r3, [r7, #28]
 800c878:	697a      	ldr	r2, [r7, #20]
 800c87a:	605a      	str	r2, [r3, #4]
    pidController->D = _D;
 800c87c:	69fb      	ldr	r3, [r7, #28]
 800c87e:	693a      	ldr	r2, [r7, #16]
 800c880:	609a      	str	r2, [r3, #8]
    pidController->output_ramp = _ramp;
 800c882:	69fb      	ldr	r3, [r7, #28]
 800c884:	68fa      	ldr	r2, [r7, #12]
 800c886:	60da      	str	r2, [r3, #12]
    pidController->limit = _limit;
 800c888:	69fb      	ldr	r3, [r7, #28]
 800c88a:	68ba      	ldr	r2, [r7, #8]
 800c88c:	611a      	str	r2, [r3, #16]
    pidController->Ts = _Ts;
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	687a      	ldr	r2, [r7, #4]
 800c892:	621a      	str	r2, [r3, #32]
    pidController->error_prev = 0;
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	f04f 0200 	mov.w	r2, #0
 800c89a:	615a      	str	r2, [r3, #20]
    pidController->output_prev = 0;
 800c89c:	69fb      	ldr	r3, [r7, #28]
 800c89e:	f04f 0200 	mov.w	r2, #0
 800c8a2:	619a      	str	r2, [r3, #24]
    pidController->integral_prev = 0;
 800c8a4:	69fb      	ldr	r3, [r7, #28]
 800c8a6:	f04f 0200 	mov.w	r2, #0
 800c8aa:	61da      	str	r2, [r3, #28]
}
 800c8ac:	bf00      	nop
 800c8ae:	3724      	adds	r7, #36	@ 0x24
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b6:	4770      	bx	lr

0800c8b8 <pidOperator>:

// PID controller function
float pidOperator(PidController *pidController, float error)
{
 800c8b8:	b480      	push	{r7}
 800c8ba:	b08b      	sub	sp, #44	@ 0x2c
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
 800c8c0:	ed87 0a00 	vstr	s0, [r7]
    // u(s) = (P + I/s + Ds)e(s)
    // Discrete implementations
    // proportional part
    // u_p  = P *e(k)
    float proportional = pidController->P * error;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	edd3 7a00 	vldr	s15, [r3]
 800c8ca:	ed97 7a00 	vldr	s14, [r7]
 800c8ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8d2:	edc7 7a08 	vstr	s15, [r7, #32]
    // Tustin transform of the integral part
    // u_ik = u_ik_1  + I*Ts/2*(ek + ek_1)
    float a = 0.5f * (error + pidController->error_prev);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	ed93 7a05 	vldr	s14, [r3, #20]
 800c8dc:	edd7 7a00 	vldr	s15, [r7]
 800c8e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c8e4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800c8e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c8ec:	edc7 7a07 	vstr	s15, [r7, #28]
    float b = pidController->I * pidController->Ts;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	ed93 7a01 	vldr	s14, [r3, #4]
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	edd3 7a08 	vldr	s15, [r3, #32]
 800c8fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c900:	edc7 7a06 	vstr	s15, [r7, #24]
    float integral = pidController->integral_prev + pidController->I * pidController->Ts * 0.5f * (error + pidController->error_prev);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	ed93 7a07 	vldr	s14, [r3, #28]
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	edd3 6a01 	vldr	s13, [r3, #4]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	edd3 7a08 	vldr	s15, [r3, #32]
 800c916:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c91a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800c91e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	ed93 6a05 	vldr	s12, [r3, #20]
 800c928:	edd7 7a00 	vldr	s15, [r7]
 800c92c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800c930:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c934:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c938:	edc7 7a05 	vstr	s15, [r7, #20]
    // antiwindup - limit the output
    integral = _constrain(integral, -pidController->limit, pidController->limit);
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	edd3 7a04 	vldr	s15, [r3, #16]
 800c942:	eef1 7a67 	vneg.f32	s15, s15
 800c946:	ed97 7a05 	vldr	s14, [r7, #20]
 800c94a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c94e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c952:	d505      	bpl.n	800c960 <pidOperator+0xa8>
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	edd3 7a04 	vldr	s15, [r3, #16]
 800c95a:	eef1 7a67 	vneg.f32	s15, s15
 800c95e:	e00f      	b.n	800c980 <pidOperator+0xc8>
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	edd3 7a04 	vldr	s15, [r3, #16]
 800c966:	ed97 7a05 	vldr	s14, [r7, #20]
 800c96a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c972:	dd03      	ble.n	800c97c <pidOperator+0xc4>
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	edd3 7a04 	vldr	s15, [r3, #16]
 800c97a:	e001      	b.n	800c980 <pidOperator+0xc8>
 800c97c:	edd7 7a05 	vldr	s15, [r7, #20]
 800c980:	edc7 7a05 	vstr	s15, [r7, #20]
    // Discrete derivation
    // u_dk = D(ek - ek_1)/Ts
    float derivative = pidController->D * (error - pidController->error_prev) / pidController->Ts;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	ed93 7a02 	vldr	s14, [r3, #8]
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	edd3 7a05 	vldr	s15, [r3, #20]
 800c990:	edd7 6a00 	vldr	s13, [r7]
 800c994:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c998:	ee67 6a27 	vmul.f32	s13, s14, s15
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	ed93 7a08 	vldr	s14, [r3, #32]
 800c9a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9a6:	edc7 7a04 	vstr	s15, [r7, #16]

    // sum all the components
    float output = proportional + integral + derivative;
 800c9aa:	ed97 7a08 	vldr	s14, [r7, #32]
 800c9ae:	edd7 7a05 	vldr	s15, [r7, #20]
 800c9b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9b6:	ed97 7a04 	vldr	s14, [r7, #16]
 800c9ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    // antiwindup - limit the output variable
    output = _constrain(output, -pidController->limit, pidController->limit);
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	edd3 7a04 	vldr	s15, [r3, #16]
 800c9c8:	eef1 7a67 	vneg.f32	s15, s15
 800c9cc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800c9d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c9d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9d8:	d505      	bpl.n	800c9e6 <pidOperator+0x12e>
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	edd3 7a04 	vldr	s15, [r3, #16]
 800c9e0:	eef1 7a67 	vneg.f32	s15, s15
 800c9e4:	e00f      	b.n	800ca06 <pidOperator+0x14e>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	edd3 7a04 	vldr	s15, [r3, #16]
 800c9ec:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800c9f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c9f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9f8:	dd03      	ble.n	800ca02 <pidOperator+0x14a>
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	edd3 7a04 	vldr	s15, [r3, #16]
 800ca00:	e001      	b.n	800ca06 <pidOperator+0x14e>
 800ca02:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800ca06:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // if output ramp defined
    if (pidController->output_ramp > 0)
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	edd3 7a03 	vldr	s15, [r3, #12]
 800ca10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ca14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca18:	dd42      	ble.n	800caa0 <pidOperator+0x1e8>
    {
        // limit the acceleration by ramping the output
        float output_rate = (output - pidController->output_prev) / pidController->Ts;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	edd3 7a06 	vldr	s15, [r3, #24]
 800ca20:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800ca24:	ee77 6a67 	vsub.f32	s13, s14, s15
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	ed93 7a08 	vldr	s14, [r3, #32]
 800ca2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca32:	edc7 7a03 	vstr	s15, [r7, #12]
        if (output_rate > pidController->output_ramp)
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	edd3 7a03 	vldr	s15, [r3, #12]
 800ca3c:	ed97 7a03 	vldr	s14, [r7, #12]
 800ca40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ca44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca48:	dd0f      	ble.n	800ca6a <pidOperator+0x1b2>
            output = pidController->output_prev + pidController->output_ramp * pidController->Ts;
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	ed93 7a06 	vldr	s14, [r3, #24]
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	edd3 6a03 	vldr	s13, [r3, #12]
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	edd3 7a08 	vldr	s15, [r3, #32]
 800ca5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca60:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ca64:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 800ca68:	e01a      	b.n	800caa0 <pidOperator+0x1e8>
        else if (output_rate < -pidController->output_ramp)
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	edd3 7a03 	vldr	s15, [r3, #12]
 800ca70:	eef1 7a67 	vneg.f32	s15, s15
 800ca74:	ed97 7a03 	vldr	s14, [r7, #12]
 800ca78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ca7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca80:	d50e      	bpl.n	800caa0 <pidOperator+0x1e8>
            output = pidController->output_prev - pidController->output_ramp * pidController->Ts;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	ed93 7a06 	vldr	s14, [r3, #24]
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	edd3 6a03 	vldr	s13, [r3, #12]
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	edd3 7a08 	vldr	s15, [r3, #32]
 800ca94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca98:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ca9c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    }
    // saving for the next pass
    pidController->integral_prev = integral;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	697a      	ldr	r2, [r7, #20]
 800caa4:	61da      	str	r2, [r3, #28]
    pidController->output_prev = output;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800caaa:	619a      	str	r2, [r3, #24]
    pidController->error_prev = error;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	683a      	ldr	r2, [r7, #0]
 800cab0:	615a      	str	r2, [r3, #20]
    return output;
 800cab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab4:	ee07 3a90 	vmov	s15, r3
}
 800cab8:	eeb0 0a67 	vmov.f32	s0, s15
 800cabc:	372c      	adds	r7, #44	@ 0x2c
 800cabe:	46bd      	mov	sp, r7
 800cac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac4:	4770      	bx	lr
	...

0800cac8 <setTorque>:
    motor->updatePwm(HALP_PWM_PERIOD * motor->Ta, HALP_PWM_PERIOD * motor->Tb, HALP_PWM_PERIOD * motor->Tc);
}
#elif 1

void setTorque(BldcMotor *motor, float Uq, float Ud, float angle_el)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b08e      	sub	sp, #56	@ 0x38
 800cacc:	af00      	add	r7, sp, #0
 800cace:	60f8      	str	r0, [r7, #12]
 800cad0:	ed87 0a02 	vstr	s0, [r7, #8]
 800cad4:	edc7 0a01 	vstr	s1, [r7, #4]
 800cad8:	ed87 1a00 	vstr	s2, [r7]
    float Ualpha, Ubeta;
    float Ua, Ub, Uc;

    // Sinusoidal PWM modulation
    // Inverse Park + Clarke transformation
    _sincos(angle_el, &_sa, &_ca);
 800cadc:	f107 0214 	add.w	r2, r7, #20
 800cae0:	f107 0310 	add.w	r3, r7, #16
 800cae4:	4611      	mov	r1, r2
 800cae6:	4618      	mov	r0, r3
 800cae8:	ed97 0a00 	vldr	s0, [r7]
 800caec:	f7ff fe44 	bl	800c778 <_sincos>

    // Inverse park transform
    Ualpha = _ca * Ud - _sa * Uq; // -sin(angle) * Uq;
 800caf0:	ed97 7a05 	vldr	s14, [r7, #20]
 800caf4:	edd7 7a01 	vldr	s15, [r7, #4]
 800caf8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cafc:	edd7 6a04 	vldr	s13, [r7, #16]
 800cb00:	edd7 7a02 	vldr	s15, [r7, #8]
 800cb04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cb08:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb0c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    Ubeta = _sa * Ud + _ca * Uq;  //  cos(angle) * Uq;
 800cb10:	ed97 7a04 	vldr	s14, [r7, #16]
 800cb14:	edd7 7a01 	vldr	s15, [r7, #4]
 800cb18:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb1c:	edd7 6a05 	vldr	s13, [r7, #20]
 800cb20:	edd7 7a02 	vldr	s15, [r7, #8]
 800cb24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cb28:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb2c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Clarke transform
    Ua = Ualpha;
 800cb30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Ub = -0.5f * Ualpha + _SQRT3_2 * Ubeta;
 800cb34:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800cb38:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800cb3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cb40:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800cb44:	eddf 6a95 	vldr	s13, [pc, #596]	@ 800cd9c <setTorque+0x2d4>
 800cb48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cb4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb50:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    Uc = -0.5f * Ualpha - _SQRT3_2 * Ubeta;
 800cb54:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800cb58:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800cb5c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cb60:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800cb64:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 800cd9c <setTorque+0x2d4>
 800cb68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cb6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb70:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    center = U_DC / 2;
 800cb74:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 800cb78:	623b      	str	r3, [r7, #32]

    // discussed here: https://community.simplefoc.com/t/embedded-world-2023-stm32-cordic-co-processor/3107/165?u=candas1
    // a bit more info here: https://microchipdeveloper.com/mct5001:which-zsm-is-best
    // Midpoint Clamp
    float Umin = min(Ua, min(Ub, Uc));
 800cb7a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800cb7e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800cb82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cb86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb8a:	d502      	bpl.n	800cb92 <setTorque+0xca>
 800cb8c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cb90:	e001      	b.n	800cb96 <setTorque+0xce>
 800cb92:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800cb96:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800cb9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cba2:	dd01      	ble.n	800cba8 <setTorque+0xe0>
 800cba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cba6:	e00b      	b.n	800cbc0 <setTorque+0xf8>
 800cba8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800cbac:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800cbb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cbb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbb8:	d501      	bpl.n	800cbbe <setTorque+0xf6>
 800cbba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbbc:	e000      	b.n	800cbc0 <setTorque+0xf8>
 800cbbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbc0:	61fb      	str	r3, [r7, #28]
    float Umax = max(Ua, max(Ub, Uc));
 800cbc2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800cbc6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800cbca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cbce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbd2:	dd02      	ble.n	800cbda <setTorque+0x112>
 800cbd4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cbd8:	e001      	b.n	800cbde <setTorque+0x116>
 800cbda:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800cbde:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800cbe2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbea:	d501      	bpl.n	800cbf0 <setTorque+0x128>
 800cbec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbee:	e00b      	b.n	800cc08 <setTorque+0x140>
 800cbf0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800cbf4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800cbf8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cbfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc00:	dd01      	ble.n	800cc06 <setTorque+0x13e>
 800cc02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc04:	e000      	b.n	800cc08 <setTorque+0x140>
 800cc06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc08:	61bb      	str	r3, [r7, #24]
    center -= (Umax + Umin) / 2;
 800cc0a:	ed97 7a06 	vldr	s14, [r7, #24]
 800cc0e:	edd7 7a07 	vldr	s15, [r7, #28]
 800cc12:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cc16:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800cc1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc1e:	ed97 7a08 	vldr	s14, [r7, #32]
 800cc22:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc26:	edc7 7a08 	vstr	s15, [r7, #32]

    Ua += center;
 800cc2a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800cc2e:	edd7 7a08 	vldr	s15, [r7, #32]
 800cc32:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc36:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    Ub += center;
 800cc3a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800cc3e:	edd7 7a08 	vldr	s15, [r7, #32]
 800cc42:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc46:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    Uc += center;
 800cc4a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800cc4e:	edd7 7a08 	vldr	s15, [r7, #32]
 800cc52:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc56:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    motor->Ta = _constrain(Ua / U_DC, 0.0f, 1.0f);
 800cc5a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800cc5e:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800cc62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc6e:	d502      	bpl.n	800cc76 <setTorque+0x1ae>
 800cc70:	eddf 7a4b 	vldr	s15, [pc, #300]	@ 800cda0 <setTorque+0x2d8>
 800cc74:	e015      	b.n	800cca2 <setTorque+0x1da>
 800cc76:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800cc7a:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800cc7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc86:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc8e:	dd02      	ble.n	800cc96 <setTorque+0x1ce>
 800cc90:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cc94:	e005      	b.n	800cca2 <setTorque+0x1da>
 800cc96:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800cc9a:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800cc9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	edc3 7a4a 	vstr	s15, [r3, #296]	@ 0x128
    motor->Tb = _constrain(Ub / U_DC, 0.0f, 1.0f);
 800cca8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800ccac:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800ccb0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ccb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ccb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccbc:	d502      	bpl.n	800ccc4 <setTorque+0x1fc>
 800ccbe:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800cda0 <setTorque+0x2d8>
 800ccc2:	e015      	b.n	800ccf0 <setTorque+0x228>
 800ccc4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800ccc8:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800cccc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ccd0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ccd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ccd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccdc:	dd02      	ble.n	800cce4 <setTorque+0x21c>
 800ccde:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cce2:	e005      	b.n	800ccf0 <setTorque+0x228>
 800cce4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800cce8:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800ccec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	edc3 7a4b 	vstr	s15, [r3, #300]	@ 0x12c
    motor->Tc = _constrain(Uc / U_DC, 0.0f, 1.0f);
 800ccf6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800ccfa:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800ccfe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cd02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cd06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd0a:	d502      	bpl.n	800cd12 <setTorque+0x24a>
 800cd0c:	eddf 7a24 	vldr	s15, [pc, #144]	@ 800cda0 <setTorque+0x2d8>
 800cd10:	e015      	b.n	800cd3e <setTorque+0x276>
 800cd12:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800cd16:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800cd1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cd1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cd22:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cd26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd2a:	dd02      	ble.n	800cd32 <setTorque+0x26a>
 800cd2c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cd30:	e005      	b.n	800cd3e <setTorque+0x276>
 800cd32:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800cd36:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800cd3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	edc3 7a4c 	vstr	s15, [r3, #304]	@ 0x130

    motor->updatePwm(HALP_PWM_PERIOD * motor->Tb, HALP_PWM_PERIOD * motor->Ta, HALP_PWM_PERIOD * motor->Tc);
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800cd4a:	68fa      	ldr	r2, [r7, #12]
 800cd4c:	edd2 7a4b 	vldr	s15, [r2, #300]	@ 0x12c
 800cd50:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800cda4 <setTorque+0x2dc>
 800cd54:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cd58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd5c:	ee17 2a90 	vmov	r2, s15
 800cd60:	b290      	uxth	r0, r2
 800cd62:	68fa      	ldr	r2, [r7, #12]
 800cd64:	edd2 7a4a 	vldr	s15, [r2, #296]	@ 0x128
 800cd68:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800cda4 <setTorque+0x2dc>
 800cd6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cd70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd74:	ee17 2a90 	vmov	r2, s15
 800cd78:	b291      	uxth	r1, r2
 800cd7a:	68fa      	ldr	r2, [r7, #12]
 800cd7c:	edd2 7a4c 	vldr	s15, [r2, #304]	@ 0x130
 800cd80:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800cda4 <setTorque+0x2dc>
 800cd84:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cd88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd8c:	ee17 2a90 	vmov	r2, s15
 800cd90:	b292      	uxth	r2, r2
 800cd92:	4798      	blx	r3
    // set the voltages in driver
    // driver->setPwm(Ua, Ub, Uc);
}
 800cd94:	bf00      	nop
 800cd96:	3738      	adds	r7, #56	@ 0x38
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bd80      	pop	{r7, pc}
 800cd9c:	3f5db3d7 	.word	0x3f5db3d7
 800cda0:	00000000 	.word	0x00000000
 800cda4:	45fa0000 	.word	0x45fa0000

0800cda8 <startPwm1>:

static void standingBy();
static void working(void);
static void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c);
static void startPwm1()
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800cdac:	2100      	movs	r1, #0
 800cdae:	480c      	ldr	r0, [pc, #48]	@ (800cde0 <startPwm1+0x38>)
 800cdb0:	f7fb fc6c 	bl	800868c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800cdb4:	2104      	movs	r1, #4
 800cdb6:	480a      	ldr	r0, [pc, #40]	@ (800cde0 <startPwm1+0x38>)
 800cdb8:	f7fb fc68 	bl	800868c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800cdbc:	2108      	movs	r1, #8
 800cdbe:	4808      	ldr	r0, [pc, #32]	@ (800cde0 <startPwm1+0x38>)
 800cdc0:	f7fb fc64 	bl	800868c <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800cdc4:	2100      	movs	r1, #0
 800cdc6:	4806      	ldr	r0, [pc, #24]	@ (800cde0 <startPwm1+0x38>)
 800cdc8:	f7fc fd78 	bl	80098bc <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800cdcc:	2104      	movs	r1, #4
 800cdce:	4804      	ldr	r0, [pc, #16]	@ (800cde0 <startPwm1+0x38>)
 800cdd0:	f7fc fd74 	bl	80098bc <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800cdd4:	2108      	movs	r1, #8
 800cdd6:	4802      	ldr	r0, [pc, #8]	@ (800cde0 <startPwm1+0x38>)
 800cdd8:	f7fc fd70 	bl	80098bc <HAL_TIMEx_PWMN_Start>
}
 800cddc:	bf00      	nop
 800cdde:	bd80      	pop	{r7, pc}
 800cde0:	2000052c 	.word	0x2000052c

0800cde4 <stopPwm1>:
static void stopPwm1()
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800cde8:	2100      	movs	r1, #0
 800cdea:	480c      	ldr	r0, [pc, #48]	@ (800ce1c <stopPwm1+0x38>)
 800cdec:	f7fb fd4e 	bl	800888c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800cdf0:	2104      	movs	r1, #4
 800cdf2:	480a      	ldr	r0, [pc, #40]	@ (800ce1c <stopPwm1+0x38>)
 800cdf4:	f7fb fd4a 	bl	800888c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800cdf8:	2108      	movs	r1, #8
 800cdfa:	4808      	ldr	r0, [pc, #32]	@ (800ce1c <stopPwm1+0x38>)
 800cdfc:	f7fb fd46 	bl	800888c <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800ce00:	2100      	movs	r1, #0
 800ce02:	4806      	ldr	r0, [pc, #24]	@ (800ce1c <stopPwm1+0x38>)
 800ce04:	f7fc fe0e 	bl	8009a24 <HAL_TIMEx_PWMN_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 800ce08:	2104      	movs	r1, #4
 800ce0a:	4804      	ldr	r0, [pc, #16]	@ (800ce1c <stopPwm1+0x38>)
 800ce0c:	f7fc fe0a 	bl	8009a24 <HAL_TIMEx_PWMN_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 800ce10:	2108      	movs	r1, #8
 800ce12:	4802      	ldr	r0, [pc, #8]	@ (800ce1c <stopPwm1+0x38>)
 800ce14:	f7fc fe06 	bl	8009a24 <HAL_TIMEx_PWMN_Stop>
}
 800ce18:	bf00      	nop
 800ce1a:	bd80      	pop	{r7, pc}
 800ce1c:	2000052c 	.word	0x2000052c

0800ce20 <updatePwm1>:
static void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c)
{
 800ce20:	b480      	push	{r7}
 800ce22:	b083      	sub	sp, #12
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	4603      	mov	r3, r0
 800ce28:	80fb      	strh	r3, [r7, #6]
 800ce2a:	460b      	mov	r3, r1
 800ce2c:	80bb      	strh	r3, [r7, #4]
 800ce2e:	4613      	mov	r3, r2
 800ce30:	807b      	strh	r3, [r7, #2]
    TIM1->CCR1 = a;
 800ce32:	4a07      	ldr	r2, [pc, #28]	@ (800ce50 <updatePwm1+0x30>)
 800ce34:	88fb      	ldrh	r3, [r7, #6]
 800ce36:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->CCR2 = b;
 800ce38:	4a05      	ldr	r2, [pc, #20]	@ (800ce50 <updatePwm1+0x30>)
 800ce3a:	88bb      	ldrh	r3, [r7, #4]
 800ce3c:	6393      	str	r3, [r2, #56]	@ 0x38
    TIM1->CCR3 = c;
 800ce3e:	4a04      	ldr	r2, [pc, #16]	@ (800ce50 <updatePwm1+0x30>)
 800ce40:	887b      	ldrh	r3, [r7, #2]
 800ce42:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800ce44:	bf00      	nop
 800ce46:	370c      	adds	r7, #12
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4e:	4770      	bx	lr
 800ce50:	40012c00 	.word	0x40012c00

0800ce54 <motorInit>:
// should be called before interruption enabled

static void motorInit()
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b086      	sub	sp, #24
 800ce58:	af00      	add	r7, sp, #0
    motor1.pole_pairs = 7;
 800ce5a:	4ba1      	ldr	r3, [pc, #644]	@ (800d0e0 <motorInit+0x28c>)
 800ce5c:	2207      	movs	r2, #7
 800ce5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    motor1.updatePwm = updatePwm1;
 800ce62:	4b9f      	ldr	r3, [pc, #636]	@ (800d0e0 <motorInit+0x28c>)
 800ce64:	4a9f      	ldr	r2, [pc, #636]	@ (800d0e4 <motorInit+0x290>)
 800ce66:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    motor1.startPwm = startPwm1;
 800ce6a:	4b9d      	ldr	r3, [pc, #628]	@ (800d0e0 <motorInit+0x28c>)
 800ce6c:	4a9e      	ldr	r2, [pc, #632]	@ (800d0e8 <motorInit+0x294>)
 800ce6e:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    motor1.stopPwm = stopPwm1;
 800ce72:	4b9b      	ldr	r3, [pc, #620]	@ (800d0e0 <motorInit+0x28c>)
 800ce74:	4a9d      	ldr	r2, [pc, #628]	@ (800d0ec <motorInit+0x298>)
 800ce76:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    motor1.zeroElectricAngleOffSet = 0;
 800ce7a:	4b99      	ldr	r3, [pc, #612]	@ (800d0e0 <motorInit+0x28c>)
 800ce7c:	f04f 0200 	mov.w	r2, #0
 800ce80:	635a      	str	r2, [r3, #52]	@ 0x34
    motor1.Ts = 100 * 1e-6f;
 800ce82:	4b97      	ldr	r3, [pc, #604]	@ (800d0e0 <motorInit+0x28c>)
 800ce84:	4a9a      	ldr	r2, [pc, #616]	@ (800d0f0 <motorInit+0x29c>)
 800ce86:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor1.torqueType = VOLTAGE;
 800ce88:	4b95      	ldr	r3, [pc, #596]	@ (800d0e0 <motorInit+0x28c>)
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    motor1.controlType = VELOCITY_OPEN_LOOP;
 800ce90:	4b93      	ldr	r3, [pc, #588]	@ (800d0e0 <motorInit+0x28c>)
 800ce92:	2201      	movs	r2, #1
 800ce94:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    motor1.state = MOTOR_CALIBRATE;
 800ce98:	4b91      	ldr	r3, [pc, #580]	@ (800d0e0 <motorInit+0x28c>)
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    encoderInit(&motor1.magEncoder, motor1.Ts, MT6701_GetRawAngle, UNKNOWN);
 800cea0:	4b8f      	ldr	r3, [pc, #572]	@ (800d0e0 <motorInit+0x28c>)
 800cea2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cea6:	2201      	movs	r2, #1
 800cea8:	4992      	ldr	r1, [pc, #584]	@ (800d0f4 <motorInit+0x2a0>)
 800ceaa:	eeb0 0a67 	vmov.f32	s0, s15
 800ceae:	488c      	ldr	r0, [pc, #560]	@ (800d0e0 <motorInit+0x28c>)
 800ceb0:	f7ff faad 	bl	800c40e <encoderInit>
    // encoderUpdate(&motor1.magEncoder);
    if (motor1.controlType == TORQUE && motor1.torqueType == CURRENT)
 800ceb4:	4b8a      	ldr	r3, [pc, #552]	@ (800d0e0 <motorInit+0x28c>)
 800ceb6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d12d      	bne.n	800cf1a <motorInit+0xc6>
 800cebe:	4b88      	ldr	r3, [pc, #544]	@ (800d0e0 <motorInit+0x28c>)
 800cec0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800cec4:	2b01      	cmp	r3, #1
 800cec6:	d128      	bne.n	800cf1a <motorInit+0xc6>
    {
        float kp, ki;
        kp = -200;
 800cec8:	4b8b      	ldr	r3, [pc, #556]	@ (800d0f8 <motorInit+0x2a4>)
 800ceca:	617b      	str	r3, [r7, #20]
        ki = -20;
 800cecc:	4b8b      	ldr	r3, [pc, #556]	@ (800d0fc <motorInit+0x2a8>)
 800cece:	613b      	str	r3, [r7, #16]
        pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800ced0:	4b83      	ldr	r3, [pc, #524]	@ (800d0e0 <motorInit+0x28c>)
 800ced2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ced6:	eef0 2a67 	vmov.f32	s5, s15
 800ceda:	ed9f 2a89 	vldr	s4, [pc, #548]	@ 800d100 <motorInit+0x2ac>
 800cede:	eddf 1a89 	vldr	s3, [pc, #548]	@ 800d104 <motorInit+0x2b0>
 800cee2:	ed9f 1a88 	vldr	s2, [pc, #544]	@ 800d104 <motorInit+0x2b0>
 800cee6:	edd7 0a04 	vldr	s1, [r7, #16]
 800ceea:	ed97 0a05 	vldr	s0, [r7, #20]
 800ceee:	4886      	ldr	r0, [pc, #536]	@ (800d108 <motorInit+0x2b4>)
 800cef0:	f7ff fcae 	bl	800c850 <pidInit>
        pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800cef4:	4b7a      	ldr	r3, [pc, #488]	@ (800d0e0 <motorInit+0x28c>)
 800cef6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cefa:	eef0 2a67 	vmov.f32	s5, s15
 800cefe:	ed9f 2a80 	vldr	s4, [pc, #512]	@ 800d100 <motorInit+0x2ac>
 800cf02:	eddf 1a80 	vldr	s3, [pc, #512]	@ 800d104 <motorInit+0x2b0>
 800cf06:	ed9f 1a7f 	vldr	s2, [pc, #508]	@ 800d104 <motorInit+0x2b0>
 800cf0a:	edd7 0a04 	vldr	s1, [r7, #16]
 800cf0e:	ed97 0a05 	vldr	s0, [r7, #20]
 800cf12:	487e      	ldr	r0, [pc, #504]	@ (800d10c <motorInit+0x2b8>)
 800cf14:	f7ff fc9c 	bl	800c850 <pidInit>
    {
 800cf18:	e0c0      	b.n	800d09c <motorInit+0x248>
    }
    else if (motor1.controlType == VELOCITY)
 800cf1a:	4b71      	ldr	r3, [pc, #452]	@ (800d0e0 <motorInit+0x28c>)
 800cf1c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800cf20:	2b02      	cmp	r3, #2
 800cf22:	d152      	bne.n	800cfca <motorInit+0x176>
    {
        if (motor1.torqueType == CURRENT)
 800cf24:	4b6e      	ldr	r3, [pc, #440]	@ (800d0e0 <motorInit+0x28c>)
 800cf26:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800cf2a:	2b01      	cmp	r3, #1
 800cf2c:	d13a      	bne.n	800cfa4 <motorInit+0x150>
        {
            pidInit(&motor1.velocityPID, -0.02, -0.01, 0, 0, CURRENT_MAX, motor1.Ts);
 800cf2e:	4b6c      	ldr	r3, [pc, #432]	@ (800d0e0 <motorInit+0x28c>)
 800cf30:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cf34:	eef0 2a67 	vmov.f32	s5, s15
 800cf38:	ed9f 2a75 	vldr	s4, [pc, #468]	@ 800d110 <motorInit+0x2bc>
 800cf3c:	eddf 1a71 	vldr	s3, [pc, #452]	@ 800d104 <motorInit+0x2b0>
 800cf40:	ed9f 1a70 	vldr	s2, [pc, #448]	@ 800d104 <motorInit+0x2b0>
 800cf44:	eddf 0a73 	vldr	s1, [pc, #460]	@ 800d114 <motorInit+0x2c0>
 800cf48:	ed9f 0a73 	vldr	s0, [pc, #460]	@ 800d118 <motorInit+0x2c4>
 800cf4c:	4873      	ldr	r0, [pc, #460]	@ (800d11c <motorInit+0x2c8>)
 800cf4e:	f7ff fc7f 	bl	800c850 <pidInit>

            float kp, ki;
            kp = -200;
 800cf52:	4b69      	ldr	r3, [pc, #420]	@ (800d0f8 <motorInit+0x2a4>)
 800cf54:	607b      	str	r3, [r7, #4]
            ki = -20;
 800cf56:	4b69      	ldr	r3, [pc, #420]	@ (800d0fc <motorInit+0x2a8>)
 800cf58:	603b      	str	r3, [r7, #0]
            pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800cf5a:	4b61      	ldr	r3, [pc, #388]	@ (800d0e0 <motorInit+0x28c>)
 800cf5c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cf60:	eef0 2a67 	vmov.f32	s5, s15
 800cf64:	ed9f 2a66 	vldr	s4, [pc, #408]	@ 800d100 <motorInit+0x2ac>
 800cf68:	eddf 1a66 	vldr	s3, [pc, #408]	@ 800d104 <motorInit+0x2b0>
 800cf6c:	ed9f 1a65 	vldr	s2, [pc, #404]	@ 800d104 <motorInit+0x2b0>
 800cf70:	edd7 0a00 	vldr	s1, [r7]
 800cf74:	ed97 0a01 	vldr	s0, [r7, #4]
 800cf78:	4863      	ldr	r0, [pc, #396]	@ (800d108 <motorInit+0x2b4>)
 800cf7a:	f7ff fc69 	bl	800c850 <pidInit>
            pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800cf7e:	4b58      	ldr	r3, [pc, #352]	@ (800d0e0 <motorInit+0x28c>)
 800cf80:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cf84:	eef0 2a67 	vmov.f32	s5, s15
 800cf88:	ed9f 2a5d 	vldr	s4, [pc, #372]	@ 800d100 <motorInit+0x2ac>
 800cf8c:	eddf 1a5d 	vldr	s3, [pc, #372]	@ 800d104 <motorInit+0x2b0>
 800cf90:	ed9f 1a5c 	vldr	s2, [pc, #368]	@ 800d104 <motorInit+0x2b0>
 800cf94:	edd7 0a00 	vldr	s1, [r7]
 800cf98:	ed97 0a01 	vldr	s0, [r7, #4]
 800cf9c:	485b      	ldr	r0, [pc, #364]	@ (800d10c <motorInit+0x2b8>)
 800cf9e:	f7ff fc57 	bl	800c850 <pidInit>
 800cfa2:	e07b      	b.n	800d09c <motorInit+0x248>
        }
        else
        {
            pidInit(&motor1.velocityPID, 0.15, 0.05, 0, 0, UqMAX, motor1.Ts);
 800cfa4:	4b4e      	ldr	r3, [pc, #312]	@ (800d0e0 <motorInit+0x28c>)
 800cfa6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cfaa:	eef0 2a67 	vmov.f32	s5, s15
 800cfae:	ed9f 2a54 	vldr	s4, [pc, #336]	@ 800d100 <motorInit+0x2ac>
 800cfb2:	eddf 1a54 	vldr	s3, [pc, #336]	@ 800d104 <motorInit+0x2b0>
 800cfb6:	ed9f 1a53 	vldr	s2, [pc, #332]	@ 800d104 <motorInit+0x2b0>
 800cfba:	eddf 0a59 	vldr	s1, [pc, #356]	@ 800d120 <motorInit+0x2cc>
 800cfbe:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 800d124 <motorInit+0x2d0>
 800cfc2:	4856      	ldr	r0, [pc, #344]	@ (800d11c <motorInit+0x2c8>)
 800cfc4:	f7ff fc44 	bl	800c850 <pidInit>
 800cfc8:	e068      	b.n	800d09c <motorInit+0x248>
        }
    }
    else if (motor1.controlType == ANGLE)
 800cfca:	4b45      	ldr	r3, [pc, #276]	@ (800d0e0 <motorInit+0x28c>)
 800cfcc:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800cfd0:	2b03      	cmp	r3, #3
 800cfd2:	d163      	bne.n	800d09c <motorInit+0x248>
    {
        if (motor1.torqueType == CURRENT)
 800cfd4:	4b42      	ldr	r3, [pc, #264]	@ (800d0e0 <motorInit+0x28c>)
 800cfd6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800cfda:	2b01      	cmp	r3, #1
 800cfdc:	d14c      	bne.n	800d078 <motorInit+0x224>
        {
            pidInit(&motor1.anglePID, 2, 0, 0, 0, MAX_VELOCITY, motor1.Ts);
 800cfde:	4b40      	ldr	r3, [pc, #256]	@ (800d0e0 <motorInit+0x28c>)
 800cfe0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cfe4:	eef0 2a67 	vmov.f32	s5, s15
 800cfe8:	ed9f 2a4f 	vldr	s4, [pc, #316]	@ 800d128 <motorInit+0x2d4>
 800cfec:	eddf 1a45 	vldr	s3, [pc, #276]	@ 800d104 <motorInit+0x2b0>
 800cff0:	ed9f 1a44 	vldr	s2, [pc, #272]	@ 800d104 <motorInit+0x2b0>
 800cff4:	eddf 0a43 	vldr	s1, [pc, #268]	@ 800d104 <motorInit+0x2b0>
 800cff8:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800cffc:	484b      	ldr	r0, [pc, #300]	@ (800d12c <motorInit+0x2d8>)
 800cffe:	f7ff fc27 	bl	800c850 <pidInit>

            pidInit(&motor1.velocityPID, -0.02, -0.01, 0, 0, CURRENT_MAX, motor1.Ts);
 800d002:	4b37      	ldr	r3, [pc, #220]	@ (800d0e0 <motorInit+0x28c>)
 800d004:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d008:	eef0 2a67 	vmov.f32	s5, s15
 800d00c:	ed9f 2a40 	vldr	s4, [pc, #256]	@ 800d110 <motorInit+0x2bc>
 800d010:	eddf 1a3c 	vldr	s3, [pc, #240]	@ 800d104 <motorInit+0x2b0>
 800d014:	ed9f 1a3b 	vldr	s2, [pc, #236]	@ 800d104 <motorInit+0x2b0>
 800d018:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 800d114 <motorInit+0x2c0>
 800d01c:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 800d118 <motorInit+0x2c4>
 800d020:	483e      	ldr	r0, [pc, #248]	@ (800d11c <motorInit+0x2c8>)
 800d022:	f7ff fc15 	bl	800c850 <pidInit>

            // pidInit(&motor1.anglePID, -0.001, -0.0001, 0, 0, CURRENT_MAX / 2, motor1.Ts);

            float kp, ki;
            kp = -200;
 800d026:	4b34      	ldr	r3, [pc, #208]	@ (800d0f8 <motorInit+0x2a4>)
 800d028:	60fb      	str	r3, [r7, #12]
            ki = -20;
 800d02a:	4b34      	ldr	r3, [pc, #208]	@ (800d0fc <motorInit+0x2a8>)
 800d02c:	60bb      	str	r3, [r7, #8]
            pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800d02e:	4b2c      	ldr	r3, [pc, #176]	@ (800d0e0 <motorInit+0x28c>)
 800d030:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d034:	eef0 2a67 	vmov.f32	s5, s15
 800d038:	ed9f 2a31 	vldr	s4, [pc, #196]	@ 800d100 <motorInit+0x2ac>
 800d03c:	eddf 1a31 	vldr	s3, [pc, #196]	@ 800d104 <motorInit+0x2b0>
 800d040:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 800d104 <motorInit+0x2b0>
 800d044:	edd7 0a02 	vldr	s1, [r7, #8]
 800d048:	ed97 0a03 	vldr	s0, [r7, #12]
 800d04c:	482e      	ldr	r0, [pc, #184]	@ (800d108 <motorInit+0x2b4>)
 800d04e:	f7ff fbff 	bl	800c850 <pidInit>
            pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800d052:	4b23      	ldr	r3, [pc, #140]	@ (800d0e0 <motorInit+0x28c>)
 800d054:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d058:	eef0 2a67 	vmov.f32	s5, s15
 800d05c:	ed9f 2a28 	vldr	s4, [pc, #160]	@ 800d100 <motorInit+0x2ac>
 800d060:	eddf 1a28 	vldr	s3, [pc, #160]	@ 800d104 <motorInit+0x2b0>
 800d064:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 800d104 <motorInit+0x2b0>
 800d068:	edd7 0a02 	vldr	s1, [r7, #8]
 800d06c:	ed97 0a03 	vldr	s0, [r7, #12]
 800d070:	4826      	ldr	r0, [pc, #152]	@ (800d10c <motorInit+0x2b8>)
 800d072:	f7ff fbed 	bl	800c850 <pidInit>
 800d076:	e011      	b.n	800d09c <motorInit+0x248>
        }
        else
        {
            pidInit(&motor1.anglePID, 0.3, 0.001, 0, 0, UqMAX / 2, motor1.Ts);
 800d078:	4b19      	ldr	r3, [pc, #100]	@ (800d0e0 <motorInit+0x28c>)
 800d07a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d07e:	eef0 2a67 	vmov.f32	s5, s15
 800d082:	ed9f 2a2b 	vldr	s4, [pc, #172]	@ 800d130 <motorInit+0x2dc>
 800d086:	eddf 1a1f 	vldr	s3, [pc, #124]	@ 800d104 <motorInit+0x2b0>
 800d08a:	ed9f 1a1e 	vldr	s2, [pc, #120]	@ 800d104 <motorInit+0x2b0>
 800d08e:	eddf 0a29 	vldr	s1, [pc, #164]	@ 800d134 <motorInit+0x2e0>
 800d092:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 800d138 <motorInit+0x2e4>
 800d096:	4825      	ldr	r0, [pc, #148]	@ (800d12c <motorInit+0x2d8>)
 800d098:	f7ff fbda 	bl	800c850 <pidInit>
        }
    }

    lpfInit(&motor1.IqFilter, 0.05, motor1.Ts);
 800d09c:	4b10      	ldr	r3, [pc, #64]	@ (800d0e0 <motorInit+0x28c>)
 800d09e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d0a2:	eef0 0a67 	vmov.f32	s1, s15
 800d0a6:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 800d120 <motorInit+0x2cc>
 800d0aa:	4824      	ldr	r0, [pc, #144]	@ (800d13c <motorInit+0x2e8>)
 800d0ac:	f7ff fa64 	bl	800c578 <lpfInit>
    lpfInit(&motor1.IdFilter, 0.05, motor1.Ts);
 800d0b0:	4b0b      	ldr	r3, [pc, #44]	@ (800d0e0 <motorInit+0x28c>)
 800d0b2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d0b6:	eef0 0a67 	vmov.f32	s1, s15
 800d0ba:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800d120 <motorInit+0x2cc>
 800d0be:	4820      	ldr	r0, [pc, #128]	@ (800d140 <motorInit+0x2ec>)
 800d0c0:	f7ff fa5a 	bl	800c578 <lpfInit>
    lpfInit(&motor1.velocityFilter, 0.01, motor1.Ts);
 800d0c4:	4b06      	ldr	r3, [pc, #24]	@ (800d0e0 <motorInit+0x28c>)
 800d0c6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d0ca:	eef0 0a67 	vmov.f32	s1, s15
 800d0ce:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 800d144 <motorInit+0x2f0>
 800d0d2:	481d      	ldr	r0, [pc, #116]	@ (800d148 <motorInit+0x2f4>)
 800d0d4:	f7ff fa50 	bl	800c578 <lpfInit>
}
 800d0d8:	bf00      	nop
 800d0da:	3718      	adds	r7, #24
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bd80      	pop	{r7, pc}
 800d0e0:	20000744 	.word	0x20000744
 800d0e4:	0800ce21 	.word	0x0800ce21
 800d0e8:	0800cda9 	.word	0x0800cda9
 800d0ec:	0800cde5 	.word	0x0800cde5
 800d0f0:	38d1b717 	.word	0x38d1b717
 800d0f4:	0800db51 	.word	0x0800db51
 800d0f8:	c3480000 	.word	0xc3480000
 800d0fc:	c1a00000 	.word	0xc1a00000
 800d100:	4093cd3a 	.word	0x4093cd3a
 800d104:	00000000 	.word	0x00000000
 800d108:	200007a8 	.word	0x200007a8
 800d10c:	200007cc 	.word	0x200007cc
 800d110:	3f4ccccd 	.word	0x3f4ccccd
 800d114:	bc23d70a 	.word	0xbc23d70a
 800d118:	bca3d70a 	.word	0xbca3d70a
 800d11c:	200007f0 	.word	0x200007f0
 800d120:	3d4ccccd 	.word	0x3d4ccccd
 800d124:	3e19999a 	.word	0x3e19999a
 800d128:	43960000 	.word	0x43960000
 800d12c:	20000814 	.word	0x20000814
 800d130:	4013cd3a 	.word	0x4013cd3a
 800d134:	3a83126f 	.word	0x3a83126f
 800d138:	3e99999a 	.word	0x3e99999a
 800d13c:	20000838 	.word	0x20000838
 800d140:	20000844 	.word	0x20000844
 800d144:	3c23d70a 	.word	0x3c23d70a
 800d148:	20000850 	.word	0x20000850

0800d14c <appInit>:
static float v;

void appInit()
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	af00      	add	r7, sp, #0
    motorInit();
 800d150:	f7ff fe80 	bl	800ce54 <motorInit>
    v = 2400;
 800d154:	4b02      	ldr	r3, [pc, #8]	@ (800d160 <appInit+0x14>)
 800d156:	4a03      	ldr	r2, [pc, #12]	@ (800d164 <appInit+0x18>)
 800d158:	601a      	str	r2, [r3, #0]
}
 800d15a:	bf00      	nop
 800d15c:	bd80      	pop	{r7, pc}
 800d15e:	bf00      	nop
 800d160:	20000884 	.word	0x20000884
 800d164:	45160000 	.word	0x45160000

0800d168 <appRunning>:
static bool zeroReset, _1s;

void appRunning()
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b086      	sub	sp, #24
 800d16c:	af00      	add	r7, sp, #0
    _1s = getOneSecFlag();
 800d16e:	f000 fe9d 	bl	800deac <getOneSecFlag>
 800d172:	4603      	mov	r3, r0
 800d174:	461a      	mov	r2, r3
 800d176:	4b5c      	ldr	r3, [pc, #368]	@ (800d2e8 <appRunning+0x180>)
 800d178:	701a      	strb	r2, [r3, #0]

    getKeyState(&keyState);
 800d17a:	485c      	ldr	r0, [pc, #368]	@ (800d2ec <appRunning+0x184>)
 800d17c:	f000 fc46 	bl	800da0c <getKeyState>
    commander_run(&motor1);
 800d180:	485b      	ldr	r0, [pc, #364]	@ (800d2f0 <appRunning+0x188>)
 800d182:	f000 f9e5 	bl	800d550 <commander_run>
    if (++flashCnt >= 10)
 800d186:	4b5b      	ldr	r3, [pc, #364]	@ (800d2f4 <appRunning+0x18c>)
 800d188:	781b      	ldrb	r3, [r3, #0]
 800d18a:	3301      	adds	r3, #1
 800d18c:	b2da      	uxtb	r2, r3
 800d18e:	4b59      	ldr	r3, [pc, #356]	@ (800d2f4 <appRunning+0x18c>)
 800d190:	701a      	strb	r2, [r3, #0]
 800d192:	4b58      	ldr	r3, [pc, #352]	@ (800d2f4 <appRunning+0x18c>)
 800d194:	781b      	ldrb	r3, [r3, #0]
 800d196:	2b09      	cmp	r3, #9
 800d198:	d902      	bls.n	800d1a0 <appRunning+0x38>
        flashCnt = 0;
 800d19a:	4b56      	ldr	r3, [pc, #344]	@ (800d2f4 <appRunning+0x18c>)
 800d19c:	2200      	movs	r2, #0
 800d19e:	701a      	strb	r2, [r3, #0]

    led1On = 0;
 800d1a0:	4b55      	ldr	r3, [pc, #340]	@ (800d2f8 <appRunning+0x190>)
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	701a      	strb	r2, [r3, #0]
    led2On = 0;
 800d1a6:	4b55      	ldr	r3, [pc, #340]	@ (800d2fc <appRunning+0x194>)
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	701a      	strb	r2, [r3, #0]
#if USE_COMM_TARGET == 0
    uint32_t Vpoten, adc_vbus;
    float Vbus, goalVelocity;
    HAL_ADC_Start(&hadc1);
 800d1ac:	4854      	ldr	r0, [pc, #336]	@ (800d300 <appRunning+0x198>)
 800d1ae:	f7f5 fedd 	bl	8002f6c <HAL_ADC_Start>
    HAL_ADC_Start(&hadc2);
 800d1b2:	4854      	ldr	r0, [pc, #336]	@ (800d304 <appRunning+0x19c>)
 800d1b4:	f7f5 feda 	bl	8002f6c <HAL_ADC_Start>
    Vpoten = HAL_ADC_GetValue(&hadc1);
 800d1b8:	4851      	ldr	r0, [pc, #324]	@ (800d300 <appRunning+0x198>)
 800d1ba:	f7f5 ff93 	bl	80030e4 <HAL_ADC_GetValue>
 800d1be:	6178      	str	r0, [r7, #20]

    goalVelocity = map(Vpoten, 0, 4095, -MAX_VELOCITY, MAX_VELOCITY);
 800d1c0:	697b      	ldr	r3, [r7, #20]
 800d1c2:	ee07 3a90 	vmov	s15, r3
 800d1c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1ca:	ed9f 2a4f 	vldr	s4, [pc, #316]	@ 800d308 <appRunning+0x1a0>
 800d1ce:	eddf 1a4f 	vldr	s3, [pc, #316]	@ 800d30c <appRunning+0x1a4>
 800d1d2:	ed9f 1a4f 	vldr	s2, [pc, #316]	@ 800d310 <appRunning+0x1a8>
 800d1d6:	eddf 0a4f 	vldr	s1, [pc, #316]	@ 800d314 <appRunning+0x1ac>
 800d1da:	eeb0 0a67 	vmov.f32	s0, s15
 800d1de:	f000 fd71 	bl	800dcc4 <map>
 800d1e2:	ed87 0a04 	vstr	s0, [r7, #16]

    // goalVelocity = Vpoten / 4095.0f * MAX_VELOCITY;
    float goalTorqueV = map(Vpoten, 0, 4095, -UqMAX, UqMAX);
 800d1e6:	697b      	ldr	r3, [r7, #20]
 800d1e8:	ee07 3a90 	vmov	s15, r3
 800d1ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1f0:	ed9f 2a49 	vldr	s4, [pc, #292]	@ 800d318 <appRunning+0x1b0>
 800d1f4:	eddf 1a49 	vldr	s3, [pc, #292]	@ 800d31c <appRunning+0x1b4>
 800d1f8:	ed9f 1a45 	vldr	s2, [pc, #276]	@ 800d310 <appRunning+0x1a8>
 800d1fc:	eddf 0a45 	vldr	s1, [pc, #276]	@ 800d314 <appRunning+0x1ac>
 800d200:	eeb0 0a67 	vmov.f32	s0, s15
 800d204:	f000 fd5e 	bl	800dcc4 <map>
 800d208:	ed87 0a03 	vstr	s0, [r7, #12]
    float goalTorqueC = map(Vpoten, 0, 4095, -CURRENT_MAX, CURRENT_MAX);
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	ee07 3a90 	vmov	s15, r3
 800d212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d216:	ed9f 2a42 	vldr	s4, [pc, #264]	@ 800d320 <appRunning+0x1b8>
 800d21a:	eddf 1a42 	vldr	s3, [pc, #264]	@ 800d324 <appRunning+0x1bc>
 800d21e:	ed9f 1a3c 	vldr	s2, [pc, #240]	@ 800d310 <appRunning+0x1a8>
 800d222:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 800d314 <appRunning+0x1ac>
 800d226:	eeb0 0a67 	vmov.f32	s0, s15
 800d22a:	f000 fd4b 	bl	800dcc4 <map>
 800d22e:	ed87 0a02 	vstr	s0, [r7, #8]

    adc_vbus = HAL_ADC_GetValue(&hadc2);
 800d232:	4834      	ldr	r0, [pc, #208]	@ (800d304 <appRunning+0x19c>)
 800d234:	f7f5 ff56 	bl	80030e4 <HAL_ADC_GetValue>
 800d238:	6078      	str	r0, [r7, #4]

    Vbus = adc_vbus * 3.3f / 4096 * 26;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	ee07 3a90 	vmov	s15, r3
 800d240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d244:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800d328 <appRunning+0x1c0>
 800d248:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d24c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800d32c <appRunning+0x1c4>
 800d250:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d254:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800d258:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d25c:	edc7 7a00 	vstr	s15, [r7]

    if (motor1.controlType == VELOCITY || motor1.controlType == VELOCITY_OPEN_LOOP)
 800d260:	4b23      	ldr	r3, [pc, #140]	@ (800d2f0 <appRunning+0x188>)
 800d262:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800d266:	2b02      	cmp	r3, #2
 800d268:	d004      	beq.n	800d274 <appRunning+0x10c>
 800d26a:	4b21      	ldr	r3, [pc, #132]	@ (800d2f0 <appRunning+0x188>)
 800d26c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800d270:	2b01      	cmp	r3, #1
 800d272:	d103      	bne.n	800d27c <appRunning+0x114>
    {
        motor1.target = goalVelocity;
 800d274:	4a1e      	ldr	r2, [pc, #120]	@ (800d2f0 <appRunning+0x188>)
 800d276:	693b      	ldr	r3, [r7, #16]
 800d278:	6313      	str	r3, [r2, #48]	@ 0x30
 800d27a:	e01f      	b.n	800d2bc <appRunning+0x154>
    }

    else if (motor1.controlType == ANGLE)
 800d27c:	4b1c      	ldr	r3, [pc, #112]	@ (800d2f0 <appRunning+0x188>)
 800d27e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800d282:	2b03      	cmp	r3, #3
 800d284:	d109      	bne.n	800d29a <appRunning+0x132>
    {
        motor1.target = goalVelocity / 3;
 800d286:	ed97 7a04 	vldr	s14, [r7, #16]
 800d28a:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 800d28e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d292:	4b17      	ldr	r3, [pc, #92]	@ (800d2f0 <appRunning+0x188>)
 800d294:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 800d298:	e010      	b.n	800d2bc <appRunning+0x154>
    }
    else if (motor1.controlType == TORQUE)
 800d29a:	4b15      	ldr	r3, [pc, #84]	@ (800d2f0 <appRunning+0x188>)
 800d29c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d10b      	bne.n	800d2bc <appRunning+0x154>
    {
        if (motor1.torqueType == VOLTAGE)
 800d2a4:	4b12      	ldr	r3, [pc, #72]	@ (800d2f0 <appRunning+0x188>)
 800d2a6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d103      	bne.n	800d2b6 <appRunning+0x14e>
            motor1.target = goalTorqueV;
 800d2ae:	4a10      	ldr	r2, [pc, #64]	@ (800d2f0 <appRunning+0x188>)
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	6313      	str	r3, [r2, #48]	@ 0x30
 800d2b4:	e002      	b.n	800d2bc <appRunning+0x154>
        else
            motor1.target = goalTorqueC;
 800d2b6:	4a0e      	ldr	r2, [pc, #56]	@ (800d2f0 <appRunning+0x188>)
 800d2b8:	68bb      	ldr	r3, [r7, #8]
 800d2ba:	6313      	str	r3, [r2, #48]	@ 0x30
    }
#endif
    switch (devState)
 800d2bc:	4b1c      	ldr	r3, [pc, #112]	@ (800d330 <appRunning+0x1c8>)
 800d2be:	781b      	ldrb	r3, [r3, #0]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d002      	beq.n	800d2ca <appRunning+0x162>
 800d2c4:	2b01      	cmp	r3, #1
 800d2c6:	d003      	beq.n	800d2d0 <appRunning+0x168>
 800d2c8:	e005      	b.n	800d2d6 <appRunning+0x16e>
    {
    case STANDBY:
        standingBy();
 800d2ca:	f000 f833 	bl	800d334 <standingBy>
        break;
 800d2ce:	e002      	b.n	800d2d6 <appRunning+0x16e>

    case WORK:
        working();
 800d2d0:	f000 f864 	bl	800d39c <working>
        break;
 800d2d4:	bf00      	nop
    }

    LED_drive();
 800d2d6:	f000 fbd7 	bl	800da88 <LED_drive>
    {
        // v -= 20;
        // HAL_DAC_SetValue(&hdac3, DAC_CHANNEL_2, DAC_ALIGN_12B_R, v);
    }

    _1s = 0;
 800d2da:	4b03      	ldr	r3, [pc, #12]	@ (800d2e8 <appRunning+0x180>)
 800d2dc:	2200      	movs	r2, #0
 800d2de:	701a      	strb	r2, [r3, #0]
}
 800d2e0:	bf00      	nop
 800d2e2:	3718      	adds	r7, #24
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}
 800d2e8:	20000889 	.word	0x20000889
 800d2ec:	20000721 	.word	0x20000721
 800d2f0:	20000744 	.word	0x20000744
 800d2f4:	20000722 	.word	0x20000722
 800d2f8:	20000994 	.word	0x20000994
 800d2fc:	20000995 	.word	0x20000995
 800d300:	20000298 	.word	0x20000298
 800d304:	20000304 	.word	0x20000304
 800d308:	43960000 	.word	0x43960000
 800d30c:	c3960000 	.word	0xc3960000
 800d310:	457ff000 	.word	0x457ff000
 800d314:	00000000 	.word	0x00000000
 800d318:	4093cd3a 	.word	0x4093cd3a
 800d31c:	c093cd3a 	.word	0xc093cd3a
 800d320:	3f4ccccd 	.word	0x3f4ccccd
 800d324:	bf4ccccd 	.word	0xbf4ccccd
 800d328:	40533333 	.word	0x40533333
 800d32c:	45800000 	.word	0x45800000
 800d330:	20000720 	.word	0x20000720

0800d334 <standingBy>:
static void standingBy()
{
 800d334:	b580      	push	{r7, lr}
 800d336:	af00      	add	r7, sp, #0
    led1On = 1;
 800d338:	4b12      	ldr	r3, [pc, #72]	@ (800d384 <standingBy+0x50>)
 800d33a:	2201      	movs	r2, #1
 800d33c:	701a      	strb	r2, [r3, #0]
    // setTorque(&motor1, 0, OPEN_LOOP_TORQUE, 0);
    if (zeroReset == 0)
 800d33e:	4b12      	ldr	r3, [pc, #72]	@ (800d388 <standingBy+0x54>)
 800d340:	781b      	ldrb	r3, [r3, #0]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d106      	bne.n	800d354 <standingBy+0x20>
    {
        goToZeroElecAngle(&motor1);
 800d346:	4811      	ldr	r0, [pc, #68]	@ (800d38c <standingBy+0x58>)
 800d348:	f7fe fb64 	bl	800ba14 <goToZeroElecAngle>
        zeroReset = 1;
 800d34c:	4b0e      	ldr	r3, [pc, #56]	@ (800d388 <standingBy+0x54>)
 800d34e:	2201      	movs	r2, #1
 800d350:	701a      	strb	r2, [r3, #0]
 800d352:	e003      	b.n	800d35c <standingBy+0x28>
    }
    else
        motor1.stopPwm();
 800d354:	4b0d      	ldr	r3, [pc, #52]	@ (800d38c <standingBy+0x58>)
 800d356:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800d35a:	4798      	blx	r3

    if (keyState == USER3_SHORT)
 800d35c:	4b0c      	ldr	r3, [pc, #48]	@ (800d390 <standingBy+0x5c>)
 800d35e:	781b      	ldrb	r3, [r3, #0]
 800d360:	2b03      	cmp	r3, #3
 800d362:	d10d      	bne.n	800d380 <standingBy+0x4c>
    {
        WORK_INIT;
 800d364:	4b0b      	ldr	r3, [pc, #44]	@ (800d394 <standingBy+0x60>)
 800d366:	2201      	movs	r2, #1
 800d368:	701a      	strb	r2, [r3, #0]
 800d36a:	4b0b      	ldr	r3, [pc, #44]	@ (800d398 <standingBy+0x64>)
 800d36c:	2200      	movs	r2, #0
 800d36e:	701a      	strb	r2, [r3, #0]
 800d370:	4b06      	ldr	r3, [pc, #24]	@ (800d38c <standingBy+0x58>)
 800d372:	2202      	movs	r2, #2
 800d374:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800d378:	4b04      	ldr	r3, [pc, #16]	@ (800d38c <standingBy+0x58>)
 800d37a:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800d37e:	4798      	blx	r3
    }
}
 800d380:	bf00      	nop
 800d382:	bd80      	pop	{r7, pc}
 800d384:	20000994 	.word	0x20000994
 800d388:	20000888 	.word	0x20000888
 800d38c:	20000744 	.word	0x20000744
 800d390:	20000721 	.word	0x20000721
 800d394:	20000720 	.word	0x20000720
 800d398:	20000722 	.word	0x20000722

0800d39c <working>:

static void working(void)
{
 800d39c:	b480      	push	{r7}
 800d39e:	af00      	add	r7, sp, #0
    zeroReset = 0;
 800d3a0:	4b0e      	ldr	r3, [pc, #56]	@ (800d3dc <working+0x40>)
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	701a      	strb	r2, [r3, #0]
    if (flashCnt < 5)
 800d3a6:	4b0e      	ldr	r3, [pc, #56]	@ (800d3e0 <working+0x44>)
 800d3a8:	781b      	ldrb	r3, [r3, #0]
 800d3aa:	2b04      	cmp	r3, #4
 800d3ac:	d802      	bhi.n	800d3b4 <working+0x18>
        led2On = 1;
 800d3ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d3e4 <working+0x48>)
 800d3b0:	2201      	movs	r2, #1
 800d3b2:	701a      	strb	r2, [r3, #0]

    if (keyState == USER3_SHORT)
 800d3b4:	4b0c      	ldr	r3, [pc, #48]	@ (800d3e8 <working+0x4c>)
 800d3b6:	781b      	ldrb	r3, [r3, #0]
 800d3b8:	2b03      	cmp	r3, #3
 800d3ba:	d109      	bne.n	800d3d0 <working+0x34>
    {
        STANDBY_INIT;
 800d3bc:	4b0b      	ldr	r3, [pc, #44]	@ (800d3ec <working+0x50>)
 800d3be:	2200      	movs	r2, #0
 800d3c0:	701a      	strb	r2, [r3, #0]
 800d3c2:	4b07      	ldr	r3, [pc, #28]	@ (800d3e0 <working+0x44>)
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	701a      	strb	r2, [r3, #0]
 800d3c8:	4b09      	ldr	r3, [pc, #36]	@ (800d3f0 <working+0x54>)
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        //     {
        //         bldcMotor.focTarget = 23;
        //     }
        // }
    }
}
 800d3d0:	bf00      	nop
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d8:	4770      	bx	lr
 800d3da:	bf00      	nop
 800d3dc:	20000888 	.word	0x20000888
 800d3e0:	20000722 	.word	0x20000722
 800d3e4:	20000995 	.word	0x20000995
 800d3e8:	20000721 	.word	0x20000721
 800d3ec:	20000720 	.word	0x20000720
 800d3f0:	20000744 	.word	0x20000744

0800d3f4 <HAL_ADCEx_InjectedConvCpltCallback>:
    // sprintf(txBuffer, "target:%.2f Uq:%.2f velocity:%.2f\n", motor1.target, motor1.Uq, motor1.magEncoder.velocity);
    //  sprintf(txBuffer, "offset_ia:%f offset_ib:%f, Ia:%f, Ib:%f\n", motor1.offset_ia, motor1.offset_ib, motor1.Ia, motor1.Ib);
}

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800d3f4:	b5b0      	push	{r4, r5, r7, lr}
 800d3f6:	b082      	sub	sp, #8
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_SET);
 800d3fc:	2201      	movs	r2, #1
 800d3fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d402:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d406:	f7f9 faf9 	bl	80069fc <HAL_GPIO_WritePin>
    if (hadc == &hadc1)
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	4a28      	ldr	r2, [pc, #160]	@ (800d4b0 <HAL_ADCEx_InjectedConvCpltCallback+0xbc>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d143      	bne.n	800d49a <HAL_ADCEx_InjectedConvCpltCallback+0xa6>
    {

        foc(&motor1, hadc1.Instance->JDR1, hadc2.Instance->JDR1);
 800d412:	4b27      	ldr	r3, [pc, #156]	@ (800d4b0 <HAL_ADCEx_InjectedConvCpltCallback+0xbc>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 800d41a:	4b26      	ldr	r3, [pc, #152]	@ (800d4b4 <HAL_ADCEx_InjectedConvCpltCallback+0xc0>)
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d422:	461a      	mov	r2, r3
 800d424:	4824      	ldr	r0, [pc, #144]	@ (800d4b8 <HAL_ADCEx_InjectedConvCpltCallback+0xc4>)
 800d426:	f7fe fc61 	bl	800bcec <foc>

        dealPer100us();
 800d42a:	f000 fc79 	bl	800dd20 <dealPer100us>

        //         load_data[2] = motor1.Uq;

        // show current

        load_data[0] = motor1.Ia;
 800d42e:	4b22      	ldr	r3, [pc, #136]	@ (800d4b8 <HAL_ADCEx_InjectedConvCpltCallback+0xc4>)
 800d430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d432:	4a22      	ldr	r2, [pc, #136]	@ (800d4bc <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800d434:	6013      	str	r3, [r2, #0]
        load_data[1] = motor1.Ib;
 800d436:	4b20      	ldr	r3, [pc, #128]	@ (800d4b8 <HAL_ADCEx_InjectedConvCpltCallback+0xc4>)
 800d438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d43a:	4a20      	ldr	r2, [pc, #128]	@ (800d4bc <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800d43c:	6053      	str	r3, [r2, #4]
        load_data[2] = motor1.Ic;
 800d43e:	4b1e      	ldr	r3, [pc, #120]	@ (800d4b8 <HAL_ADCEx_InjectedConvCpltCallback+0xc4>)
 800d440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d442:	4a1e      	ldr	r2, [pc, #120]	@ (800d4bc <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800d444:	6093      	str	r3, [r2, #8]

        load_data[3] = motor1.Ialpha;
 800d446:	4b1c      	ldr	r3, [pc, #112]	@ (800d4b8 <HAL_ADCEx_InjectedConvCpltCallback+0xc4>)
 800d448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d44a:	4a1c      	ldr	r2, [pc, #112]	@ (800d4bc <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800d44c:	60d3      	str	r3, [r2, #12]
        load_data[4] = motor1.Ibeta;
 800d44e:	4b1a      	ldr	r3, [pc, #104]	@ (800d4b8 <HAL_ADCEx_InjectedConvCpltCallback+0xc4>)
 800d450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d452:	4a1a      	ldr	r2, [pc, #104]	@ (800d4bc <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800d454:	6113      	str	r3, [r2, #16]

        load_data[5] = motor1.Id;
 800d456:	4b18      	ldr	r3, [pc, #96]	@ (800d4b8 <HAL_ADCEx_InjectedConvCpltCallback+0xc4>)
 800d458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d45a:	4a18      	ldr	r2, [pc, #96]	@ (800d4bc <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800d45c:	6153      	str	r3, [r2, #20]
        load_data[6] = v;
 800d45e:	4b18      	ldr	r3, [pc, #96]	@ (800d4c0 <HAL_ADCEx_InjectedConvCpltCallback+0xcc>)
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	4a16      	ldr	r2, [pc, #88]	@ (800d4bc <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800d464:	6193      	str	r3, [r2, #24]
        load_data[7] = hadc1.Instance->JDR2;
 800d466:	4b12      	ldr	r3, [pc, #72]	@ (800d4b0 <HAL_ADCEx_InjectedConvCpltCallback+0xbc>)
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d46e:	ee07 3a90 	vmov	s15, r3
 800d472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d476:	4b11      	ldr	r3, [pc, #68]	@ (800d4bc <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800d478:	edc3 7a07 	vstr	s15, [r3, #28]

        memcpy(tempData, (uint8_t *)&load_data, sizeof(load_data));
 800d47c:	4a11      	ldr	r2, [pc, #68]	@ (800d4c4 <HAL_ADCEx_InjectedConvCpltCallback+0xd0>)
 800d47e:	4b0f      	ldr	r3, [pc, #60]	@ (800d4bc <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800d480:	4614      	mov	r4, r2
 800d482:	461d      	mov	r5, r3
 800d484:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d486:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d488:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800d48c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        HAL_UART_Transmit_DMA(&huart3, (uint8_t *)tempData, sizeof(tempData));
 800d490:	2224      	movs	r2, #36	@ 0x24
 800d492:	490c      	ldr	r1, [pc, #48]	@ (800d4c4 <HAL_ADCEx_InjectedConvCpltCallback+0xd0>)
 800d494:	480c      	ldr	r0, [pc, #48]	@ (800d4c8 <HAL_ADCEx_InjectedConvCpltCallback+0xd4>)
 800d496:	f7fc fe0d 	bl	800a0b4 <HAL_UART_Transmit_DMA>
#endif
    }
    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 800d49a:	2200      	movs	r2, #0
 800d49c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d4a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d4a4:	f7f9 faaa 	bl	80069fc <HAL_GPIO_WritePin>
}
 800d4a8:	bf00      	nop
 800d4aa:	3708      	adds	r7, #8
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bdb0      	pop	{r4, r5, r7, pc}
 800d4b0:	20000298 	.word	0x20000298
 800d4b4:	20000304 	.word	0x20000304
 800d4b8:	20000744 	.word	0x20000744
 800d4bc:	20000724 	.word	0x20000724
 800d4c0:	20000884 	.word	0x20000884
 800d4c4:	20000090 	.word	0x20000090
 800d4c8:	200005c4 	.word	0x200005c4

0800d4cc <HAL_UARTEx_RxEventCallback>:
bool toProcessData;
uint8_t aRxBuffer;
float comm1, comm2, comm3, comm4, comm5, comm6, comm7, comm8, comm9, comm10, comm11;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	b082      	sub	sp, #8
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
 800d4d4:	460b      	mov	r3, r1
 800d4d6:	807b      	strh	r3, [r7, #2]
  if (huart == &huart3)
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	4a07      	ldr	r2, [pc, #28]	@ (800d4f8 <HAL_UARTEx_RxEventCallback+0x2c>)
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	d107      	bne.n	800d4f0 <HAL_UARTEx_RxEventCallback+0x24>
  {
    // HAL_UART_Transmit_DMA(&huart3, rxBuffer, Size);
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 800d4e0:	2264      	movs	r2, #100	@ 0x64
 800d4e2:	4906      	ldr	r1, [pc, #24]	@ (800d4fc <HAL_UARTEx_RxEventCallback+0x30>)
 800d4e4:	4804      	ldr	r0, [pc, #16]	@ (800d4f8 <HAL_UARTEx_RxEventCallback+0x2c>)
 800d4e6:	f7fe f9f2 	bl	800b8ce <HAL_UARTEx_ReceiveToIdle_DMA>
    toProcessData = 1;
 800d4ea:	4b05      	ldr	r3, [pc, #20]	@ (800d500 <HAL_UARTEx_RxEventCallback+0x34>)
 800d4ec:	2201      	movs	r2, #1
 800d4ee:	701a      	strb	r2, [r3, #0]
  }
}
 800d4f0:	bf00      	nop
 800d4f2:	3708      	adds	r7, #8
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	bd80      	pop	{r7, pc}
 800d4f8:	200005c4 	.word	0x200005c4
 800d4fc:	200008f0 	.word	0x200008f0
 800d500:	20000954 	.word	0x20000954

0800d504 <printLog>:

// DMA
// DMA
void printLog(const char *format, ...)
{
 800d504:	b40f      	push	{r0, r1, r2, r3}
 800d506:	b580      	push	{r7, lr}
 800d508:	b0c2      	sub	sp, #264	@ 0x108
 800d50a:	af00      	add	r7, sp, #0

  va_list args;           // 
  va_start(args, format); // formatarg
 800d50c:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800d510:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

  char strBuf[256];               // 
  vsprintf(strBuf, format, args); // vsprintf
 800d514:	1d3b      	adds	r3, r7, #4
 800d516:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800d51a:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 800d51e:	4618      	mov	r0, r3
 800d520:	f002 fac0 	bl	800faa4 <vsiprintf>
  // while (HAL_UART_GetState(&huart3) == HAL_UART_STATE_BUSY_TX)
  // {
  //   // Wait for DMA transfer to complete
  // }
  // HAL_UART_Transmit(&huart3, (uint8_t *)strBuf, strlen(strBuf));
  HAL_UART_Transmit(&huart3, (uint8_t *)strBuf, strlen(strBuf), 1000);
 800d524:	1d3b      	adds	r3, r7, #4
 800d526:	4618      	mov	r0, r3
 800d528:	f7f2 feca 	bl	80002c0 <strlen>
 800d52c:	4603      	mov	r3, r0
 800d52e:	b29a      	uxth	r2, r3
 800d530:	1d39      	adds	r1, r7, #4
 800d532:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d536:	4805      	ldr	r0, [pc, #20]	@ (800d54c <printLog+0x48>)
 800d538:	f7fc fd2d 	bl	8009f96 <HAL_UART_Transmit>
}
 800d53c:	bf00      	nop
 800d53e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800d542:	46bd      	mov	sp, r7
 800d544:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d548:	b004      	add	sp, #16
 800d54a:	4770      	bx	lr
 800d54c:	200005c4 	.word	0x200005c4

0800d550 <commander_run>:
  HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
#endif
}

void commander_run(BldcMotor *motor)
{
 800d550:	b580      	push	{r7, lr}
 800d552:	b082      	sub	sp, #8
 800d554:	af00      	add	r7, sp, #0
 800d556:	6078      	str	r0, [r7, #4]
  if (toProcessData == 1)
 800d558:	4b1c      	ldr	r3, [pc, #112]	@ (800d5cc <commander_run+0x7c>)
 800d55a:	781b      	ldrb	r3, [r3, #0]
 800d55c:	2b01      	cmp	r3, #1
 800d55e:	d131      	bne.n	800d5c4 <commander_run+0x74>
  {
    // memset(txBuffer, '\0', sizeof(txBuffer));

    switch (rxBuffer[0])
 800d560:	4b1b      	ldr	r3, [pc, #108]	@ (800d5d0 <commander_run+0x80>)
 800d562:	781b      	ldrb	r3, [r3, #0]
 800d564:	2b48      	cmp	r3, #72	@ 0x48
 800d566:	d002      	beq.n	800d56e <commander_run+0x1e>
 800d568:	2b54      	cmp	r3, #84	@ 0x54
 800d56a:	d00a      	beq.n	800d582 <commander_run+0x32>
 800d56c:	e027      	b.n	800d5be <commander_run+0x6e>
    {
    case 'H':
      // sprintf(sndBuff, "Hello World!\r\n");
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      sprintf(txBuffer, "Hello World!\r\n");
 800d56e:	4919      	ldr	r1, [pc, #100]	@ (800d5d4 <commander_run+0x84>)
 800d570:	4819      	ldr	r0, [pc, #100]	@ (800d5d8 <commander_run+0x88>)
 800d572:	f002 fa1d 	bl	800f9b0 <siprintf>
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800d576:	2264      	movs	r2, #100	@ 0x64
 800d578:	4917      	ldr	r1, [pc, #92]	@ (800d5d8 <commander_run+0x88>)
 800d57a:	4818      	ldr	r0, [pc, #96]	@ (800d5dc <commander_run+0x8c>)
 800d57c:	f7fc fd9a 	bl	800a0b4 <HAL_UART_Transmit_DMA>
      break;
 800d580:	e01d      	b.n	800d5be <commander_run+0x6e>
    case 'T': // T6.28

      motor->target = atof((const char *)(rxBuffer + 1));
 800d582:	4b17      	ldr	r3, [pc, #92]	@ (800d5e0 <commander_run+0x90>)
 800d584:	4618      	mov	r0, r3
 800d586:	f000 fccd 	bl	800df24 <atof>
 800d58a:	ec53 2b10 	vmov	r2, r3, d0
 800d58e:	4610      	mov	r0, r2
 800d590:	4619      	mov	r1, r3
 800d592:	f7f3 fb51 	bl	8000c38 <__aeabi_d2f>
 800d596:	4602      	mov	r2, r0
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	631a      	str	r2, [r3, #48]	@ 0x30
      sprintf(txBuffer, "Target=%.2f\r\n", motor->target);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f7f2 fff9 	bl	8000598 <__aeabi_f2d>
 800d5a6:	4602      	mov	r2, r0
 800d5a8:	460b      	mov	r3, r1
 800d5aa:	490e      	ldr	r1, [pc, #56]	@ (800d5e4 <commander_run+0x94>)
 800d5ac:	480a      	ldr	r0, [pc, #40]	@ (800d5d8 <commander_run+0x88>)
 800d5ae:	f002 f9ff 	bl	800f9b0 <siprintf>
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800d5b2:	2264      	movs	r2, #100	@ 0x64
 800d5b4:	4908      	ldr	r1, [pc, #32]	@ (800d5d8 <commander_run+0x88>)
 800d5b6:	4809      	ldr	r0, [pc, #36]	@ (800d5dc <commander_run+0x8c>)
 800d5b8:	f7fc fd7c 	bl	800a0b4 <HAL_UART_Transmit_DMA>
      // printf("%s", sndBuff);
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      break;
 800d5bc:	bf00      	nop
      // case 'A': // A
      //   sprintf(sndBuff, "Ang=%.2f\r\n", shaftAngle);
      //   printf("%s", sndBuff);
      //   break;
    }
    toProcessData = 0;
 800d5be:	4b03      	ldr	r3, [pc, #12]	@ (800d5cc <commander_run+0x7c>)
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	701a      	strb	r2, [r3, #0]
  }
}
 800d5c4:	bf00      	nop
 800d5c6:	3708      	adds	r7, #8
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	bd80      	pop	{r7, pc}
 800d5cc:	20000954 	.word	0x20000954
 800d5d0:	200008f0 	.word	0x200008f0
 800d5d4:	080129dc 	.word	0x080129dc
 800d5d8:	2000088c 	.word	0x2000088c
 800d5dc:	200005c4 	.word	0x200005c4
 800d5e0:	200008f1 	.word	0x200008f1
 800d5e4:	080129ec 	.word	0x080129ec

0800d5e8 <getKeyFlags>:
#include "key.h"

static KeyStruct keyStruct[KEY_NUM];

uint getKeyFlags()
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	af00      	add	r7, sp, #0
    static uint keyFlagsBak; // back up keyflags for filtering
    static uchar filterCnt;
    static Byte flags;       // real time key flags with bits operation
    static uint keyFlagsBuf; // return key flags after filtering

    flags.byte = 0;
 800d5ec:	4b3b      	ldr	r3, [pc, #236]	@ (800d6dc <getKeyFlags+0xf4>)
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	701a      	strb	r2, [r3, #0]

    // when IO been multiplexed
    if (HAL_GPIO_ReadPin(SW_PORT, SW1_PIN) == 1)
 800d5f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d5f6:	483a      	ldr	r0, [pc, #232]	@ (800d6e0 <getKeyFlags+0xf8>)
 800d5f8:	f7f9 f9e8 	bl	80069cc <HAL_GPIO_ReadPin>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	2b01      	cmp	r3, #1
 800d600:	d104      	bne.n	800d60c <getKeyFlags+0x24>
    {
        flags.bits.b0 = 1; // SW1
 800d602:	4a36      	ldr	r2, [pc, #216]	@ (800d6dc <getKeyFlags+0xf4>)
 800d604:	7813      	ldrb	r3, [r2, #0]
 800d606:	f043 0301 	orr.w	r3, r3, #1
 800d60a:	7013      	strb	r3, [r2, #0]
    }

    if (HAL_GPIO_ReadPin(SW_PORT, SW2_PIN) == 1)
 800d60c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800d610:	4833      	ldr	r0, [pc, #204]	@ (800d6e0 <getKeyFlags+0xf8>)
 800d612:	f7f9 f9db 	bl	80069cc <HAL_GPIO_ReadPin>
 800d616:	4603      	mov	r3, r0
 800d618:	2b01      	cmp	r3, #1
 800d61a:	d104      	bne.n	800d626 <getKeyFlags+0x3e>
    {
        flags.bits.b1 = 1; // SW2
 800d61c:	4a2f      	ldr	r2, [pc, #188]	@ (800d6dc <getKeyFlags+0xf4>)
 800d61e:	7813      	ldrb	r3, [r2, #0]
 800d620:	f043 0302 	orr.w	r3, r3, #2
 800d624:	7013      	strb	r3, [r2, #0]
    }

    if (HAL_GPIO_ReadPin(SW_PORT, SW3_PIN) == 1)
 800d626:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800d62a:	482d      	ldr	r0, [pc, #180]	@ (800d6e0 <getKeyFlags+0xf8>)
 800d62c:	f7f9 f9ce 	bl	80069cc <HAL_GPIO_ReadPin>
 800d630:	4603      	mov	r3, r0
 800d632:	2b01      	cmp	r3, #1
 800d634:	d104      	bne.n	800d640 <getKeyFlags+0x58>
    {
        flags.bits.b2 = 1; // SW3
 800d636:	4a29      	ldr	r2, [pc, #164]	@ (800d6dc <getKeyFlags+0xf4>)
 800d638:	7813      	ldrb	r3, [r2, #0]
 800d63a:	f043 0304 	orr.w	r3, r3, #4
 800d63e:	7013      	strb	r3, [r2, #0]
    }

    if (flags.byte == keyFlagsBak)
 800d640:	4b26      	ldr	r3, [pc, #152]	@ (800d6dc <getKeyFlags+0xf4>)
 800d642:	781b      	ldrb	r3, [r3, #0]
 800d644:	461a      	mov	r2, r3
 800d646:	4b27      	ldr	r3, [pc, #156]	@ (800d6e4 <getKeyFlags+0xfc>)
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	429a      	cmp	r2, r3
 800d64c:	d13c      	bne.n	800d6c8 <getKeyFlags+0xe0>
    {
        if (flags.bits.b0)
 800d64e:	4b23      	ldr	r3, [pc, #140]	@ (800d6dc <getKeyFlags+0xf4>)
 800d650:	781b      	ldrb	r3, [r3, #0]
 800d652:	f003 0301 	and.w	r3, r3, #1
 800d656:	b2db      	uxtb	r3, r3
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d006      	beq.n	800d66a <getKeyFlags+0x82>
            keyFlagsBuf |= 1;
 800d65c:	4b22      	ldr	r3, [pc, #136]	@ (800d6e8 <getKeyFlags+0x100>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	f043 0301 	orr.w	r3, r3, #1
 800d664:	4a20      	ldr	r2, [pc, #128]	@ (800d6e8 <getKeyFlags+0x100>)
 800d666:	6013      	str	r3, [r2, #0]
 800d668:	e005      	b.n	800d676 <getKeyFlags+0x8e>
        else
            keyFlagsBuf &= ~1;
 800d66a:	4b1f      	ldr	r3, [pc, #124]	@ (800d6e8 <getKeyFlags+0x100>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	f023 0301 	bic.w	r3, r3, #1
 800d672:	4a1d      	ldr	r2, [pc, #116]	@ (800d6e8 <getKeyFlags+0x100>)
 800d674:	6013      	str	r3, [r2, #0]

        if (flags.bits.b1)
 800d676:	4b19      	ldr	r3, [pc, #100]	@ (800d6dc <getKeyFlags+0xf4>)
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	f003 0302 	and.w	r3, r3, #2
 800d67e:	b2db      	uxtb	r3, r3
 800d680:	2b00      	cmp	r3, #0
 800d682:	d006      	beq.n	800d692 <getKeyFlags+0xaa>
            keyFlagsBuf |= 1 << 1;
 800d684:	4b18      	ldr	r3, [pc, #96]	@ (800d6e8 <getKeyFlags+0x100>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	f043 0302 	orr.w	r3, r3, #2
 800d68c:	4a16      	ldr	r2, [pc, #88]	@ (800d6e8 <getKeyFlags+0x100>)
 800d68e:	6013      	str	r3, [r2, #0]
 800d690:	e005      	b.n	800d69e <getKeyFlags+0xb6>
        else
            keyFlagsBuf &= ~(1 << 1);
 800d692:	4b15      	ldr	r3, [pc, #84]	@ (800d6e8 <getKeyFlags+0x100>)
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f023 0302 	bic.w	r3, r3, #2
 800d69a:	4a13      	ldr	r2, [pc, #76]	@ (800d6e8 <getKeyFlags+0x100>)
 800d69c:	6013      	str	r3, [r2, #0]

        if (flags.bits.b2)
 800d69e:	4b0f      	ldr	r3, [pc, #60]	@ (800d6dc <getKeyFlags+0xf4>)
 800d6a0:	781b      	ldrb	r3, [r3, #0]
 800d6a2:	f003 0304 	and.w	r3, r3, #4
 800d6a6:	b2db      	uxtb	r3, r3
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d006      	beq.n	800d6ba <getKeyFlags+0xd2>
            keyFlagsBuf |= 1 << 2;
 800d6ac:	4b0e      	ldr	r3, [pc, #56]	@ (800d6e8 <getKeyFlags+0x100>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	f043 0304 	orr.w	r3, r3, #4
 800d6b4:	4a0c      	ldr	r2, [pc, #48]	@ (800d6e8 <getKeyFlags+0x100>)
 800d6b6:	6013      	str	r3, [r2, #0]
 800d6b8:	e00b      	b.n	800d6d2 <getKeyFlags+0xea>
        else
            keyFlagsBuf &= ~(1 << 2);
 800d6ba:	4b0b      	ldr	r3, [pc, #44]	@ (800d6e8 <getKeyFlags+0x100>)
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	f023 0304 	bic.w	r3, r3, #4
 800d6c2:	4a09      	ldr	r2, [pc, #36]	@ (800d6e8 <getKeyFlags+0x100>)
 800d6c4:	6013      	str	r3, [r2, #0]
 800d6c6:	e004      	b.n	800d6d2 <getKeyFlags+0xea>
    }
    else
    {
        keyFlagsBak = flags.byte;
 800d6c8:	4b04      	ldr	r3, [pc, #16]	@ (800d6dc <getKeyFlags+0xf4>)
 800d6ca:	781b      	ldrb	r3, [r3, #0]
 800d6cc:	461a      	mov	r2, r3
 800d6ce:	4b05      	ldr	r3, [pc, #20]	@ (800d6e4 <getKeyFlags+0xfc>)
 800d6d0:	601a      	str	r2, [r3, #0]
    }
#if DEBUG_KEY
    // displayStuff = keyFlagsBuf;
#endif

    return keyFlagsBuf;
 800d6d2:	4b05      	ldr	r3, [pc, #20]	@ (800d6e8 <getKeyFlags+0x100>)
 800d6d4:	681b      	ldr	r3, [r3, #0]
}
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	bd80      	pop	{r7, pc}
 800d6da:	bf00      	nop
 800d6dc:	20000988 	.word	0x20000988
 800d6e0:	48000800 	.word	0x48000800
 800d6e4:	2000098c 	.word	0x2000098c
 800d6e8:	20000990 	.word	0x20000990

0800d6ec <keyScan>:

void keyScan()
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b082      	sub	sp, #8
 800d6f0:	af00      	add	r7, sp, #0

    uint keyFlags;

    keyFlags = getKeyFlags();
 800d6f2:	f7ff ff79 	bl	800d5e8 <getKeyFlags>
 800d6f6:	6038      	str	r0, [r7, #0]

    if (keyFlags == 0)
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d13b      	bne.n	800d776 <keyScan+0x8a>
    {
        uchar i;
        for (i = 0; i < KEY_NUM; i++)
 800d6fe:	2300      	movs	r3, #0
 800d700:	71fb      	strb	r3, [r7, #7]
 800d702:	e035      	b.n	800d770 <keyScan+0x84>
        {
            if (keyStruct[i].keyType == LONG_WITH_SHORT && keyStruct[i].trigCnt > 0)
 800d704:	79fa      	ldrb	r2, [r7, #7]
 800d706:	4992      	ldr	r1, [pc, #584]	@ (800d950 <keyScan+0x264>)
 800d708:	4613      	mov	r3, r2
 800d70a:	005b      	lsls	r3, r3, #1
 800d70c:	4413      	add	r3, r2
 800d70e:	009b      	lsls	r3, r3, #2
 800d710:	440b      	add	r3, r1
 800d712:	781b      	ldrb	r3, [r3, #0]
 800d714:	2b01      	cmp	r3, #1
 800d716:	d114      	bne.n	800d742 <keyScan+0x56>
 800d718:	79fa      	ldrb	r2, [r7, #7]
 800d71a:	498d      	ldr	r1, [pc, #564]	@ (800d950 <keyScan+0x264>)
 800d71c:	4613      	mov	r3, r2
 800d71e:	005b      	lsls	r3, r3, #1
 800d720:	4413      	add	r3, r2
 800d722:	009b      	lsls	r3, r3, #2
 800d724:	440b      	add	r3, r1
 800d726:	3304      	adds	r3, #4
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d009      	beq.n	800d742 <keyScan+0x56>
            {
                keyStruct[i].trigType = TRIG_SHORT;
 800d72e:	79fa      	ldrb	r2, [r7, #7]
 800d730:	4987      	ldr	r1, [pc, #540]	@ (800d950 <keyScan+0x264>)
 800d732:	4613      	mov	r3, r2
 800d734:	005b      	lsls	r3, r3, #1
 800d736:	4413      	add	r3, r2
 800d738:	009b      	lsls	r3, r3, #2
 800d73a:	440b      	add	r3, r1
 800d73c:	3308      	adds	r3, #8
 800d73e:	2201      	movs	r2, #1
 800d740:	701a      	strb	r2, [r3, #0]
            }
            keyStruct[i].trigCnt = 0;
 800d742:	79fa      	ldrb	r2, [r7, #7]
 800d744:	4982      	ldr	r1, [pc, #520]	@ (800d950 <keyScan+0x264>)
 800d746:	4613      	mov	r3, r2
 800d748:	005b      	lsls	r3, r3, #1
 800d74a:	4413      	add	r3, r2
 800d74c:	009b      	lsls	r3, r3, #2
 800d74e:	440b      	add	r3, r1
 800d750:	3304      	adds	r3, #4
 800d752:	2200      	movs	r2, #0
 800d754:	601a      	str	r2, [r3, #0]
            keyStruct[i].preKeyValue = NO_TRIG;
 800d756:	79fa      	ldrb	r2, [r7, #7]
 800d758:	497d      	ldr	r1, [pc, #500]	@ (800d950 <keyScan+0x264>)
 800d75a:	4613      	mov	r3, r2
 800d75c:	005b      	lsls	r3, r3, #1
 800d75e:	4413      	add	r3, r2
 800d760:	009b      	lsls	r3, r3, #2
 800d762:	440b      	add	r3, r1
 800d764:	3309      	adds	r3, #9
 800d766:	2200      	movs	r2, #0
 800d768:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < KEY_NUM; i++)
 800d76a:	79fb      	ldrb	r3, [r7, #7]
 800d76c:	3301      	adds	r3, #1
 800d76e:	71fb      	strb	r3, [r7, #7]
 800d770:	79fb      	ldrb	r3, [r7, #7]
 800d772:	2b03      	cmp	r3, #3
 800d774:	d9c6      	bls.n	800d704 <keyScan+0x18>
    //                keyStruct[0].trigType = keyStruct[1].preKeyValue;
    //            }
    //        }
    //    }

    if (keyStruct[1].preKeyValue == NO_TRIG)
 800d776:	4b76      	ldr	r3, [pc, #472]	@ (800d950 <keyScan+0x264>)
 800d778:	7d5b      	ldrb	r3, [r3, #21]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d131      	bne.n	800d7e2 <keyScan+0xf6>
    {
        if (keyFlags == K(1))
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	2b01      	cmp	r3, #1
 800d782:	d15d      	bne.n	800d840 <keyScan+0x154>
        {
            if (keyStruct[1].preKeyValue == NO_TRIG)
 800d784:	4b72      	ldr	r3, [pc, #456]	@ (800d950 <keyScan+0x264>)
 800d786:	7d5b      	ldrb	r3, [r3, #21]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d159      	bne.n	800d840 <keyScan+0x154>
            {
                if (keyStruct[1].keyType == SHORT || keyStruct[1].keyType == CONTINUOUS)
 800d78c:	4b70      	ldr	r3, [pc, #448]	@ (800d950 <keyScan+0x264>)
 800d78e:	7b1b      	ldrb	r3, [r3, #12]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d003      	beq.n	800d79c <keyScan+0xb0>
 800d794:	4b6e      	ldr	r3, [pc, #440]	@ (800d950 <keyScan+0x264>)
 800d796:	7b1b      	ldrb	r3, [r3, #12]
 800d798:	2b02      	cmp	r3, #2
 800d79a:	d106      	bne.n	800d7aa <keyScan+0xbe>
                {
                    keyStruct[1].trigType = TRIG_SHORT;
 800d79c:	4b6c      	ldr	r3, [pc, #432]	@ (800d950 <keyScan+0x264>)
 800d79e:	2201      	movs	r2, #1
 800d7a0:	751a      	strb	r2, [r3, #20]
                    keyStruct[1].preKeyValue = TRIG_SHORT;
 800d7a2:	4b6b      	ldr	r3, [pc, #428]	@ (800d950 <keyScan+0x264>)
 800d7a4:	2201      	movs	r2, #1
 800d7a6:	755a      	strb	r2, [r3, #21]
 800d7a8:	e04a      	b.n	800d840 <keyScan+0x154>
                }
                else if (keyStruct[1].keyType == LONG_WITH_SHORT || keyStruct[1].keyType == LONG)
 800d7aa:	4b69      	ldr	r3, [pc, #420]	@ (800d950 <keyScan+0x264>)
 800d7ac:	7b1b      	ldrb	r3, [r3, #12]
 800d7ae:	2b01      	cmp	r3, #1
 800d7b0:	d003      	beq.n	800d7ba <keyScan+0xce>
 800d7b2:	4b67      	ldr	r3, [pc, #412]	@ (800d950 <keyScan+0x264>)
 800d7b4:	7b1b      	ldrb	r3, [r3, #12]
 800d7b6:	2b03      	cmp	r3, #3
 800d7b8:	d142      	bne.n	800d840 <keyScan+0x154>
                {
                    if (++keyStruct[1].trigCnt >= KEY1_LONG_CNT)
 800d7ba:	4b65      	ldr	r3, [pc, #404]	@ (800d950 <keyScan+0x264>)
 800d7bc:	691b      	ldr	r3, [r3, #16]
 800d7be:	3301      	adds	r3, #1
 800d7c0:	4a63      	ldr	r2, [pc, #396]	@ (800d950 <keyScan+0x264>)
 800d7c2:	6113      	str	r3, [r2, #16]
 800d7c4:	4b62      	ldr	r3, [pc, #392]	@ (800d950 <keyScan+0x264>)
 800d7c6:	691b      	ldr	r3, [r3, #16]
 800d7c8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800d7cc:	d338      	bcc.n	800d840 <keyScan+0x154>
                    {
                        keyStruct[1].trigCnt = 0;
 800d7ce:	4b60      	ldr	r3, [pc, #384]	@ (800d950 <keyScan+0x264>)
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	611a      	str	r2, [r3, #16]
                        keyStruct[1].trigType = TRIG_LONG;
 800d7d4:	4b5e      	ldr	r3, [pc, #376]	@ (800d950 <keyScan+0x264>)
 800d7d6:	2202      	movs	r2, #2
 800d7d8:	751a      	strb	r2, [r3, #20]
                        keyStruct[1].preKeyValue = TRIG_LONG;
 800d7da:	4b5d      	ldr	r3, [pc, #372]	@ (800d950 <keyScan+0x264>)
 800d7dc:	2202      	movs	r2, #2
 800d7de:	755a      	strb	r2, [r3, #21]
 800d7e0:	e02e      	b.n	800d840 <keyScan+0x154>
                    }
                }
            }
        }
    }
    else if (keyStruct[1].keyType == CONTINUOUS)
 800d7e2:	4b5b      	ldr	r3, [pc, #364]	@ (800d950 <keyScan+0x264>)
 800d7e4:	7b1b      	ldrb	r3, [r3, #12]
 800d7e6:	2b02      	cmp	r3, #2
 800d7e8:	d12a      	bne.n	800d840 <keyScan+0x154>
    {
        if (keyStruct[1].preKeyValue == TRIG_SHORT) // short key
 800d7ea:	4b59      	ldr	r3, [pc, #356]	@ (800d950 <keyScan+0x264>)
 800d7ec:	7d5b      	ldrb	r3, [r3, #21]
 800d7ee:	2b01      	cmp	r3, #1
 800d7f0:	d112      	bne.n	800d818 <keyScan+0x12c>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_TRIG_CNT)
 800d7f2:	4b57      	ldr	r3, [pc, #348]	@ (800d950 <keyScan+0x264>)
 800d7f4:	691b      	ldr	r3, [r3, #16]
 800d7f6:	3301      	adds	r3, #1
 800d7f8:	4a55      	ldr	r2, [pc, #340]	@ (800d950 <keyScan+0x264>)
 800d7fa:	6113      	str	r3, [r2, #16]
 800d7fc:	4b54      	ldr	r3, [pc, #336]	@ (800d950 <keyScan+0x264>)
 800d7fe:	691b      	ldr	r3, [r3, #16]
 800d800:	2b63      	cmp	r3, #99	@ 0x63
 800d802:	d91d      	bls.n	800d840 <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800d804:	4b52      	ldr	r3, [pc, #328]	@ (800d950 <keyScan+0x264>)
 800d806:	2200      	movs	r2, #0
 800d808:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = TRIG_LONG; // long
 800d80a:	4b51      	ldr	r3, [pc, #324]	@ (800d950 <keyScan+0x264>)
 800d80c:	2202      	movs	r2, #2
 800d80e:	751a      	strb	r2, [r3, #20]
                keyStruct[1].preKeyValue = TRIG_LONG;
 800d810:	4b4f      	ldr	r3, [pc, #316]	@ (800d950 <keyScan+0x264>)
 800d812:	2202      	movs	r2, #2
 800d814:	755a      	strb	r2, [r3, #21]
 800d816:	e013      	b.n	800d840 <keyScan+0x154>
            }
        }
        else if (keyStruct[1].preKeyValue == TRIG_LONG) // long key
 800d818:	4b4d      	ldr	r3, [pc, #308]	@ (800d950 <keyScan+0x264>)
 800d81a:	7d5b      	ldrb	r3, [r3, #21]
 800d81c:	2b02      	cmp	r3, #2
 800d81e:	d10f      	bne.n	800d840 <keyScan+0x154>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_INTEVAL)
 800d820:	4b4b      	ldr	r3, [pc, #300]	@ (800d950 <keyScan+0x264>)
 800d822:	691b      	ldr	r3, [r3, #16]
 800d824:	3301      	adds	r3, #1
 800d826:	4a4a      	ldr	r2, [pc, #296]	@ (800d950 <keyScan+0x264>)
 800d828:	6113      	str	r3, [r2, #16]
 800d82a:	4b49      	ldr	r3, [pc, #292]	@ (800d950 <keyScan+0x264>)
 800d82c:	691b      	ldr	r3, [r3, #16]
 800d82e:	2b27      	cmp	r3, #39	@ 0x27
 800d830:	d906      	bls.n	800d840 <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800d832:	4b47      	ldr	r3, [pc, #284]	@ (800d950 <keyScan+0x264>)
 800d834:	2200      	movs	r2, #0
 800d836:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = keyStruct[1].preKeyValue;
 800d838:	4b45      	ldr	r3, [pc, #276]	@ (800d950 <keyScan+0x264>)
 800d83a:	7d5a      	ldrb	r2, [r3, #21]
 800d83c:	4b44      	ldr	r3, [pc, #272]	@ (800d950 <keyScan+0x264>)
 800d83e:	751a      	strb	r2, [r3, #20]
            }
        }
    }

    if (keyStruct[2].preKeyValue == NO_TRIG)
 800d840:	4b43      	ldr	r3, [pc, #268]	@ (800d950 <keyScan+0x264>)
 800d842:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d846:	2b00      	cmp	r3, #0
 800d848:	d131      	bne.n	800d8ae <keyScan+0x1c2>
    {
        if (keyFlags == K(2))
 800d84a:	683b      	ldr	r3, [r7, #0]
 800d84c:	2b02      	cmp	r3, #2
 800d84e:	d163      	bne.n	800d918 <keyScan+0x22c>
        {

            if (keyStruct[2].keyType == SHORT || keyStruct[2].keyType == CONTINUOUS)
 800d850:	4b3f      	ldr	r3, [pc, #252]	@ (800d950 <keyScan+0x264>)
 800d852:	7e1b      	ldrb	r3, [r3, #24]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d003      	beq.n	800d860 <keyScan+0x174>
 800d858:	4b3d      	ldr	r3, [pc, #244]	@ (800d950 <keyScan+0x264>)
 800d85a:	7e1b      	ldrb	r3, [r3, #24]
 800d85c:	2b02      	cmp	r3, #2
 800d85e:	d108      	bne.n	800d872 <keyScan+0x186>
            {
                keyStruct[2].trigType = TRIG_SHORT;
 800d860:	4b3b      	ldr	r3, [pc, #236]	@ (800d950 <keyScan+0x264>)
 800d862:	2201      	movs	r2, #1
 800d864:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_SHORT;
 800d868:	4b39      	ldr	r3, [pc, #228]	@ (800d950 <keyScan+0x264>)
 800d86a:	2201      	movs	r2, #1
 800d86c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800d870:	e052      	b.n	800d918 <keyScan+0x22c>
            }
            else if (keyStruct[2].keyType == LONG_WITH_SHORT || keyStruct[2].keyType == LONG)
 800d872:	4b37      	ldr	r3, [pc, #220]	@ (800d950 <keyScan+0x264>)
 800d874:	7e1b      	ldrb	r3, [r3, #24]
 800d876:	2b01      	cmp	r3, #1
 800d878:	d003      	beq.n	800d882 <keyScan+0x196>
 800d87a:	4b35      	ldr	r3, [pc, #212]	@ (800d950 <keyScan+0x264>)
 800d87c:	7e1b      	ldrb	r3, [r3, #24]
 800d87e:	2b03      	cmp	r3, #3
 800d880:	d14a      	bne.n	800d918 <keyScan+0x22c>
            {
                if (++keyStruct[2].trigCnt >= KEY2_LONG_CNT)
 800d882:	4b33      	ldr	r3, [pc, #204]	@ (800d950 <keyScan+0x264>)
 800d884:	69db      	ldr	r3, [r3, #28]
 800d886:	3301      	adds	r3, #1
 800d888:	4a31      	ldr	r2, [pc, #196]	@ (800d950 <keyScan+0x264>)
 800d88a:	61d3      	str	r3, [r2, #28]
 800d88c:	4b30      	ldr	r3, [pc, #192]	@ (800d950 <keyScan+0x264>)
 800d88e:	69db      	ldr	r3, [r3, #28]
 800d890:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800d894:	d340      	bcc.n	800d918 <keyScan+0x22c>
                {
                    keyStruct[2].trigCnt = 0;
 800d896:	4b2e      	ldr	r3, [pc, #184]	@ (800d950 <keyScan+0x264>)
 800d898:	2200      	movs	r2, #0
 800d89a:	61da      	str	r2, [r3, #28]
                    keyStruct[2].trigType = TRIG_LONG;
 800d89c:	4b2c      	ldr	r3, [pc, #176]	@ (800d950 <keyScan+0x264>)
 800d89e:	2202      	movs	r2, #2
 800d8a0:	f883 2020 	strb.w	r2, [r3, #32]
                    keyStruct[2].preKeyValue = TRIG_LONG;
 800d8a4:	4b2a      	ldr	r3, [pc, #168]	@ (800d950 <keyScan+0x264>)
 800d8a6:	2202      	movs	r2, #2
 800d8a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800d8ac:	e034      	b.n	800d918 <keyScan+0x22c>
                }
            }
        }
    }
    else if (keyStruct[2].keyType == CONTINUOUS)
 800d8ae:	4b28      	ldr	r3, [pc, #160]	@ (800d950 <keyScan+0x264>)
 800d8b0:	7e1b      	ldrb	r3, [r3, #24]
 800d8b2:	2b02      	cmp	r3, #2
 800d8b4:	d130      	bne.n	800d918 <keyScan+0x22c>
    {
        if (keyStruct[2].preKeyValue == TRIG_SHORT) // short key
 800d8b6:	4b26      	ldr	r3, [pc, #152]	@ (800d950 <keyScan+0x264>)
 800d8b8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d8bc:	2b01      	cmp	r3, #1
 800d8be:	d114      	bne.n	800d8ea <keyScan+0x1fe>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_TRIG_CNT)
 800d8c0:	4b23      	ldr	r3, [pc, #140]	@ (800d950 <keyScan+0x264>)
 800d8c2:	69db      	ldr	r3, [r3, #28]
 800d8c4:	3301      	adds	r3, #1
 800d8c6:	4a22      	ldr	r2, [pc, #136]	@ (800d950 <keyScan+0x264>)
 800d8c8:	61d3      	str	r3, [r2, #28]
 800d8ca:	4b21      	ldr	r3, [pc, #132]	@ (800d950 <keyScan+0x264>)
 800d8cc:	69db      	ldr	r3, [r3, #28]
 800d8ce:	2b63      	cmp	r3, #99	@ 0x63
 800d8d0:	d922      	bls.n	800d918 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800d8d2:	4b1f      	ldr	r3, [pc, #124]	@ (800d950 <keyScan+0x264>)
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = TRIG_LONG; // long
 800d8d8:	4b1d      	ldr	r3, [pc, #116]	@ (800d950 <keyScan+0x264>)
 800d8da:	2202      	movs	r2, #2
 800d8dc:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_LONG;
 800d8e0:	4b1b      	ldr	r3, [pc, #108]	@ (800d950 <keyScan+0x264>)
 800d8e2:	2202      	movs	r2, #2
 800d8e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800d8e8:	e016      	b.n	800d918 <keyScan+0x22c>
            }
        }
        else if (keyStruct[2].preKeyValue == TRIG_LONG) // long key
 800d8ea:	4b19      	ldr	r3, [pc, #100]	@ (800d950 <keyScan+0x264>)
 800d8ec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d8f0:	2b02      	cmp	r3, #2
 800d8f2:	d111      	bne.n	800d918 <keyScan+0x22c>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_INTEVAL)
 800d8f4:	4b16      	ldr	r3, [pc, #88]	@ (800d950 <keyScan+0x264>)
 800d8f6:	69db      	ldr	r3, [r3, #28]
 800d8f8:	3301      	adds	r3, #1
 800d8fa:	4a15      	ldr	r2, [pc, #84]	@ (800d950 <keyScan+0x264>)
 800d8fc:	61d3      	str	r3, [r2, #28]
 800d8fe:	4b14      	ldr	r3, [pc, #80]	@ (800d950 <keyScan+0x264>)
 800d900:	69db      	ldr	r3, [r3, #28]
 800d902:	2b27      	cmp	r3, #39	@ 0x27
 800d904:	d908      	bls.n	800d918 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800d906:	4b12      	ldr	r3, [pc, #72]	@ (800d950 <keyScan+0x264>)
 800d908:	2200      	movs	r2, #0
 800d90a:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = keyStruct[2].preKeyValue;
 800d90c:	4b10      	ldr	r3, [pc, #64]	@ (800d950 <keyScan+0x264>)
 800d90e:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800d912:	4b0f      	ldr	r3, [pc, #60]	@ (800d950 <keyScan+0x264>)
 800d914:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }
    }

    if (keyStruct[3].preKeyValue == NO_TRIG)
 800d918:	4b0d      	ldr	r3, [pc, #52]	@ (800d950 <keyScan+0x264>)
 800d91a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d137      	bne.n	800d992 <keyScan+0x2a6>
    {
        if (keyFlags == K(3))
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	2b04      	cmp	r3, #4
 800d926:	d16a      	bne.n	800d9fe <keyScan+0x312>
        {
            if (keyStruct[3].keyType == SHORT || keyStruct[3].keyType == CONTINUOUS)
 800d928:	4b09      	ldr	r3, [pc, #36]	@ (800d950 <keyScan+0x264>)
 800d92a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d004      	beq.n	800d93c <keyScan+0x250>
 800d932:	4b07      	ldr	r3, [pc, #28]	@ (800d950 <keyScan+0x264>)
 800d934:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d938:	2b02      	cmp	r3, #2
 800d93a:	d10b      	bne.n	800d954 <keyScan+0x268>
            {
                keyStruct[3].trigType = TRIG_SHORT;
 800d93c:	4b04      	ldr	r3, [pc, #16]	@ (800d950 <keyScan+0x264>)
 800d93e:	2201      	movs	r2, #1
 800d940:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_SHORT;
 800d944:	4b02      	ldr	r3, [pc, #8]	@ (800d950 <keyScan+0x264>)
 800d946:	2201      	movs	r2, #1
 800d948:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                keyStruct[3].trigCnt = 0;
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
            }
        }
    }
}
 800d94c:	e057      	b.n	800d9fe <keyScan+0x312>
 800d94e:	bf00      	nop
 800d950:	20000958 	.word	0x20000958
            else if (keyStruct[3].keyType == LONG_WITH_SHORT || keyStruct[3].keyType == LONG)
 800d954:	4b2c      	ldr	r3, [pc, #176]	@ (800da08 <keyScan+0x31c>)
 800d956:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d95a:	2b01      	cmp	r3, #1
 800d95c:	d004      	beq.n	800d968 <keyScan+0x27c>
 800d95e:	4b2a      	ldr	r3, [pc, #168]	@ (800da08 <keyScan+0x31c>)
 800d960:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d964:	2b03      	cmp	r3, #3
 800d966:	d14a      	bne.n	800d9fe <keyScan+0x312>
                if (++keyStruct[3].trigCnt >= KEY3_LONG_CNT)
 800d968:	4b27      	ldr	r3, [pc, #156]	@ (800da08 <keyScan+0x31c>)
 800d96a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d96c:	3301      	adds	r3, #1
 800d96e:	4a26      	ldr	r2, [pc, #152]	@ (800da08 <keyScan+0x31c>)
 800d970:	6293      	str	r3, [r2, #40]	@ 0x28
 800d972:	4b25      	ldr	r3, [pc, #148]	@ (800da08 <keyScan+0x31c>)
 800d974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d976:	2b00      	cmp	r3, #0
 800d978:	d041      	beq.n	800d9fe <keyScan+0x312>
                    keyStruct[3].trigCnt = 0;
 800d97a:	4b23      	ldr	r3, [pc, #140]	@ (800da08 <keyScan+0x31c>)
 800d97c:	2200      	movs	r2, #0
 800d97e:	629a      	str	r2, [r3, #40]	@ 0x28
                    keyStruct[3].trigType = TRIG_LONG;
 800d980:	4b21      	ldr	r3, [pc, #132]	@ (800da08 <keyScan+0x31c>)
 800d982:	2202      	movs	r2, #2
 800d984:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                    keyStruct[3].preKeyValue = TRIG_LONG;
 800d988:	4b1f      	ldr	r3, [pc, #124]	@ (800da08 <keyScan+0x31c>)
 800d98a:	2202      	movs	r2, #2
 800d98c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800d990:	e035      	b.n	800d9fe <keyScan+0x312>
    else if (keyStruct[3].keyType == CONTINUOUS)
 800d992:	4b1d      	ldr	r3, [pc, #116]	@ (800da08 <keyScan+0x31c>)
 800d994:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d998:	2b02      	cmp	r3, #2
 800d99a:	d130      	bne.n	800d9fe <keyScan+0x312>
        if (keyStruct[3].preKeyValue == TRIG_SHORT) // short key
 800d99c:	4b1a      	ldr	r3, [pc, #104]	@ (800da08 <keyScan+0x31c>)
 800d99e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d9a2:	2b01      	cmp	r3, #1
 800d9a4:	d114      	bne.n	800d9d0 <keyScan+0x2e4>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_TRIG_CNT)
 800d9a6:	4b18      	ldr	r3, [pc, #96]	@ (800da08 <keyScan+0x31c>)
 800d9a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9aa:	3301      	adds	r3, #1
 800d9ac:	4a16      	ldr	r2, [pc, #88]	@ (800da08 <keyScan+0x31c>)
 800d9ae:	6293      	str	r3, [r2, #40]	@ 0x28
 800d9b0:	4b15      	ldr	r3, [pc, #84]	@ (800da08 <keyScan+0x31c>)
 800d9b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9b4:	2b63      	cmp	r3, #99	@ 0x63
 800d9b6:	d922      	bls.n	800d9fe <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800d9b8:	4b13      	ldr	r3, [pc, #76]	@ (800da08 <keyScan+0x31c>)
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = TRIG_LONG; // long
 800d9be:	4b12      	ldr	r3, [pc, #72]	@ (800da08 <keyScan+0x31c>)
 800d9c0:	2202      	movs	r2, #2
 800d9c2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_LONG;
 800d9c6:	4b10      	ldr	r3, [pc, #64]	@ (800da08 <keyScan+0x31c>)
 800d9c8:	2202      	movs	r2, #2
 800d9ca:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800d9ce:	e016      	b.n	800d9fe <keyScan+0x312>
        else if (keyStruct[3].preKeyValue == TRIG_LONG) // long key
 800d9d0:	4b0d      	ldr	r3, [pc, #52]	@ (800da08 <keyScan+0x31c>)
 800d9d2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d9d6:	2b02      	cmp	r3, #2
 800d9d8:	d111      	bne.n	800d9fe <keyScan+0x312>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_INTEVAL)
 800d9da:	4b0b      	ldr	r3, [pc, #44]	@ (800da08 <keyScan+0x31c>)
 800d9dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9de:	3301      	adds	r3, #1
 800d9e0:	4a09      	ldr	r2, [pc, #36]	@ (800da08 <keyScan+0x31c>)
 800d9e2:	6293      	str	r3, [r2, #40]	@ 0x28
 800d9e4:	4b08      	ldr	r3, [pc, #32]	@ (800da08 <keyScan+0x31c>)
 800d9e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9e8:	2b27      	cmp	r3, #39	@ 0x27
 800d9ea:	d908      	bls.n	800d9fe <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800d9ec:	4b06      	ldr	r3, [pc, #24]	@ (800da08 <keyScan+0x31c>)
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
 800d9f2:	4b05      	ldr	r3, [pc, #20]	@ (800da08 <keyScan+0x31c>)
 800d9f4:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800d9f8:	4b03      	ldr	r3, [pc, #12]	@ (800da08 <keyScan+0x31c>)
 800d9fa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
}
 800d9fe:	bf00      	nop
 800da00:	3708      	adds	r7, #8
 800da02:	46bd      	mov	sp, r7
 800da04:	bd80      	pop	{r7, pc}
 800da06:	bf00      	nop
 800da08:	20000958 	.word	0x20000958

0800da0c <getKeyState>:

/*

 */
void getKeyState(KeyState *keyState)
{
 800da0c:	b480      	push	{r7}
 800da0e:	b085      	sub	sp, #20
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
    uchar i;

    if (keyStruct[1].trigType == TRIG_SHORT)
 800da14:	4b1b      	ldr	r3, [pc, #108]	@ (800da84 <getKeyState+0x78>)
 800da16:	7d1b      	ldrb	r3, [r3, #20]
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d103      	bne.n	800da24 <getKeyState+0x18>
        *keyState = USER1_SHORT;
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2201      	movs	r2, #1
 800da20:	701a      	strb	r2, [r3, #0]
 800da22:	e014      	b.n	800da4e <getKeyState+0x42>
    else if (keyStruct[2].trigType == TRIG_SHORT)
 800da24:	4b17      	ldr	r3, [pc, #92]	@ (800da84 <getKeyState+0x78>)
 800da26:	f893 3020 	ldrb.w	r3, [r3, #32]
 800da2a:	2b01      	cmp	r3, #1
 800da2c:	d103      	bne.n	800da36 <getKeyState+0x2a>
        *keyState = USER2_SHORT;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	2202      	movs	r2, #2
 800da32:	701a      	strb	r2, [r3, #0]
 800da34:	e00b      	b.n	800da4e <getKeyState+0x42>
    else if (keyStruct[3].trigType == TRIG_SHORT)
 800da36:	4b13      	ldr	r3, [pc, #76]	@ (800da84 <getKeyState+0x78>)
 800da38:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d103      	bne.n	800da48 <getKeyState+0x3c>
        *keyState = USER3_SHORT;
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	2203      	movs	r2, #3
 800da44:	701a      	strb	r2, [r3, #0]
 800da46:	e002      	b.n	800da4e <getKeyState+0x42>
    else
        *keyState = NONE_KEY;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	2200      	movs	r2, #0
 800da4c:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < KEY_NUM; i++)
 800da4e:	2300      	movs	r3, #0
 800da50:	73fb      	strb	r3, [r7, #15]
 800da52:	e00c      	b.n	800da6e <getKeyState+0x62>
    {
        keyStruct[i].trigType = NO_TRIG;
 800da54:	7bfa      	ldrb	r2, [r7, #15]
 800da56:	490b      	ldr	r1, [pc, #44]	@ (800da84 <getKeyState+0x78>)
 800da58:	4613      	mov	r3, r2
 800da5a:	005b      	lsls	r3, r3, #1
 800da5c:	4413      	add	r3, r2
 800da5e:	009b      	lsls	r3, r3, #2
 800da60:	440b      	add	r3, r1
 800da62:	3308      	adds	r3, #8
 800da64:	2200      	movs	r2, #0
 800da66:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < KEY_NUM; i++)
 800da68:	7bfb      	ldrb	r3, [r7, #15]
 800da6a:	3301      	adds	r3, #1
 800da6c:	73fb      	strb	r3, [r7, #15]
 800da6e:	7bfb      	ldrb	r3, [r7, #15]
 800da70:	2b03      	cmp	r3, #3
 800da72:	d9ef      	bls.n	800da54 <getKeyState+0x48>
    }
}
 800da74:	bf00      	nop
 800da76:	bf00      	nop
 800da78:	3714      	adds	r7, #20
 800da7a:	46bd      	mov	sp, r7
 800da7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da80:	4770      	bx	lr
 800da82:	bf00      	nop
 800da84:	20000958 	.word	0x20000958

0800da88 <LED_drive>:
#include "led.h"

bool led1On, led2On;

void LED_drive()
{
 800da88:	b580      	push	{r7, lr}
 800da8a:	af00      	add	r7, sp, #0
    if (led1On)
 800da8c:	4b0f      	ldr	r3, [pc, #60]	@ (800dacc <LED_drive+0x44>)
 800da8e:	781b      	ldrb	r3, [r3, #0]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d005      	beq.n	800daa0 <LED_drive+0x18>
        LED1_ON;
 800da94:	2200      	movs	r2, #0
 800da96:	2140      	movs	r1, #64	@ 0x40
 800da98:	480d      	ldr	r0, [pc, #52]	@ (800dad0 <LED_drive+0x48>)
 800da9a:	f7f8 ffaf 	bl	80069fc <HAL_GPIO_WritePin>
 800da9e:	e004      	b.n	800daaa <LED_drive+0x22>
    else
        LED1_OFF;
 800daa0:	2201      	movs	r2, #1
 800daa2:	2140      	movs	r1, #64	@ 0x40
 800daa4:	480a      	ldr	r0, [pc, #40]	@ (800dad0 <LED_drive+0x48>)
 800daa6:	f7f8 ffa9 	bl	80069fc <HAL_GPIO_WritePin>

    if (led2On)
 800daaa:	4b0a      	ldr	r3, [pc, #40]	@ (800dad4 <LED_drive+0x4c>)
 800daac:	781b      	ldrb	r3, [r3, #0]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d005      	beq.n	800dabe <LED_drive+0x36>
        LED2_ON;
 800dab2:	2200      	movs	r2, #0
 800dab4:	2110      	movs	r1, #16
 800dab6:	4806      	ldr	r0, [pc, #24]	@ (800dad0 <LED_drive+0x48>)
 800dab8:	f7f8 ffa0 	bl	80069fc <HAL_GPIO_WritePin>
    else
        LED2_OFF;
}
 800dabc:	e004      	b.n	800dac8 <LED_drive+0x40>
        LED2_OFF;
 800dabe:	2201      	movs	r2, #1
 800dac0:	2110      	movs	r1, #16
 800dac2:	4803      	ldr	r0, [pc, #12]	@ (800dad0 <LED_drive+0x48>)
 800dac4:	f7f8 ff9a 	bl	80069fc <HAL_GPIO_WritePin>
}
 800dac8:	bf00      	nop
 800daca:	bd80      	pop	{r7, pc}
 800dacc:	20000994 	.word	0x20000994
 800dad0:	48000800 	.word	0x48000800
 800dad4:	20000995 	.word	0x20000995

0800dad8 <MT6701_GetRawData>:
#include "mt6701.h"
#include "time_utils.h"
// static unsigned int rotationCount, rotationCount_Last;

uint16_t MT6701_GetRawData(void)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b084      	sub	sp, #16
 800dadc:	af02      	add	r7, sp, #8
    uint16_t rawData;
    uint16_t txData = 0xFFFF;
 800dade:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dae2:	803b      	strh	r3, [r7, #0]
    uint16_t timeOut = 200;
 800dae4:	23c8      	movs	r3, #200	@ 0xc8
 800dae6:	80fb      	strh	r3, [r7, #6]

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800dae8:	e006      	b.n	800daf8 <MT6701_GetRawData+0x20>
    {
        if (timeOut-- == 0)
 800daea:	88fb      	ldrh	r3, [r7, #6]
 800daec:	1e5a      	subs	r2, r3, #1
 800daee:	80fa      	strh	r2, [r7, #6]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d101      	bne.n	800daf8 <MT6701_GetRawData+0x20>
        {
            //   FOC_log("SPI state error!\r\n");
            return 0; // 
 800daf4:	2300      	movs	r3, #0
 800daf6:	e025      	b.n	800db44 <MT6701_GetRawData+0x6c>
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800daf8:	4814      	ldr	r0, [pc, #80]	@ (800db4c <MT6701_GetRawData+0x74>)
 800dafa:	f7fa fb38 	bl	800816e <HAL_SPI_GetState>
 800dafe:	4603      	mov	r3, r0
 800db00:	2b01      	cmp	r3, #1
 800db02:	d1f2      	bne.n	800daea <MT6701_GetRawData+0x12>
        }
    }

    MT6701_CS_Enable;
 800db04:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800db08:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800db0c:	619a      	str	r2, [r3, #24]

    HAL_StatusTypeDef spiStatus = HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&txData, (uint8_t *)&rawData, 1, HAL_MAX_DELAY);
 800db0e:	1cba      	adds	r2, r7, #2
 800db10:	4639      	mov	r1, r7
 800db12:	f04f 33ff 	mov.w	r3, #4294967295
 800db16:	9300      	str	r3, [sp, #0]
 800db18:	2301      	movs	r3, #1
 800db1a:	480c      	ldr	r0, [pc, #48]	@ (800db4c <MT6701_GetRawData+0x74>)
 800db1c:	f7fa f905 	bl	8007d2a <HAL_SPI_TransmitReceive>
 800db20:	4603      	mov	r3, r0
 800db22:	717b      	strb	r3, [r7, #5]
    if (spiStatus != HAL_OK)
 800db24:	797b      	ldrb	r3, [r7, #5]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d005      	beq.n	800db36 <MT6701_GetRawData+0x5e>
    {
        MT6701_CS_Disable;
 800db2a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800db2e:	2210      	movs	r2, #16
 800db30:	619a      	str	r2, [r3, #24]
        //  FOC_log("MT6701 read data error!\r\n");
        return 0; // SPI
 800db32:	2300      	movs	r3, #0
 800db34:	e006      	b.n	800db44 <MT6701_GetRawData+0x6c>
    }

    MT6701_CS_Disable;
 800db36:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800db3a:	2210      	movs	r2, #16
 800db3c:	619a      	str	r2, [r3, #24]

    return rawData >> 2; // 14
 800db3e:	887b      	ldrh	r3, [r7, #2]
 800db40:	089b      	lsrs	r3, r3, #2
 800db42:	b29b      	uxth	r3, r3
}
 800db44:	4618      	mov	r0, r3
 800db46:	3708      	adds	r7, #8
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}
 800db4c:	200004c4 	.word	0x200004c4

0800db50 <MT6701_GetRawAngle>:

// 
float MT6701_GetRawAngle(void)
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b082      	sub	sp, #8
 800db54:	af00      	add	r7, sp, #0
    uint16_t rawData = MT6701_GetRawData();
 800db56:	f7ff ffbf 	bl	800dad8 <MT6701_GetRawData>
 800db5a:	4603      	mov	r3, r0
 800db5c:	80fb      	strh	r3, [r7, #6]
    return (float)rawData / 16384.0f * _2PI;
 800db5e:	88fb      	ldrh	r3, [r7, #6]
 800db60:	ee07 3a90 	vmov	s15, r3
 800db64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800db68:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800db84 <MT6701_GetRawAngle+0x34>
 800db6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800db70:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800db88 <MT6701_GetRawAngle+0x38>
 800db74:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800db78:	eeb0 0a67 	vmov.f32	s0, s15
 800db7c:	3708      	adds	r7, #8
 800db7e:	46bd      	mov	sp, r7
 800db80:	bd80      	pop	{r7, pc}
 800db82:	bf00      	nop
 800db84:	46800000 	.word	0x46800000
 800db88:	40c90fdb 	.word	0x40c90fdb

0800db8c <delay>:
#include "time_utils.h"

__IO uint32_t m, tms, u, t0;

void delay(uint32_t _ms)
{
 800db8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800db90:	b082      	sub	sp, #8
 800db92:	af00      	add	r7, sp, #0
 800db94:	6078      	str	r0, [r7, #4]
    t0 = micros();
 800db96:	f000 f83b 	bl	800dc10 <micros>
 800db9a:	4602      	mov	r2, r0
 800db9c:	460b      	mov	r3, r1
 800db9e:	4b11      	ldr	r3, [pc, #68]	@ (800dbe4 <delay+0x58>)
 800dba0:	601a      	str	r2, [r3, #0]
    while (micros() - t0 < _ms * 1000)
 800dba2:	e000      	b.n	800dba6 <delay+0x1a>
        __NOP();
 800dba4:	bf00      	nop
    while (micros() - t0 < _ms * 1000)
 800dba6:	f000 f833 	bl	800dc10 <micros>
 800dbaa:	4602      	mov	r2, r0
 800dbac:	460b      	mov	r3, r1
 800dbae:	490d      	ldr	r1, [pc, #52]	@ (800dbe4 <delay+0x58>)
 800dbb0:	6809      	ldr	r1, [r1, #0]
 800dbb2:	2000      	movs	r0, #0
 800dbb4:	468a      	mov	sl, r1
 800dbb6:	4683      	mov	fp, r0
 800dbb8:	ebb2 040a 	subs.w	r4, r2, sl
 800dbbc:	eb63 050b 	sbc.w	r5, r3, fp
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800dbc6:	fb02 f303 	mul.w	r3, r2, r3
 800dbca:	2200      	movs	r2, #0
 800dbcc:	4698      	mov	r8, r3
 800dbce:	4691      	mov	r9, r2
 800dbd0:	4544      	cmp	r4, r8
 800dbd2:	eb75 0309 	sbcs.w	r3, r5, r9
 800dbd6:	d3e5      	bcc.n	800dba4 <delay+0x18>
}
 800dbd8:	bf00      	nop
 800dbda:	bf00      	nop
 800dbdc:	3708      	adds	r7, #8
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dbe4:	200009a4 	.word	0x200009a4

0800dbe8 <LL_SYSTICK_IsActiveCounterFlag>:
    while (_us--)
        __NOP();
}

__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag()
{
 800dbe8:	b480      	push	{r7}
 800dbea:	af00      	add	r7, sp, #0
    return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 800dbec:	4b07      	ldr	r3, [pc, #28]	@ (800dc0c <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dbf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dbf8:	bf0c      	ite	eq
 800dbfa:	2301      	moveq	r3, #1
 800dbfc:	2300      	movne	r3, #0
 800dbfe:	b2db      	uxtb	r3, r3
}
 800dc00:	4618      	mov	r0, r3
 800dc02:	46bd      	mov	sp, r7
 800dc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc08:	4770      	bx	lr
 800dc0a:	bf00      	nop
 800dc0c:	e000e010 	.word	0xe000e010

0800dc10 <micros>:

uint64_t micros()
{
 800dc10:	b5b0      	push	{r4, r5, r7, lr}
 800dc12:	af00      	add	r7, sp, #0
    /* Ensure COUNTFLAG is reset by reading SysTick control and status register */
    LL_SYSTICK_IsActiveCounterFlag();
 800dc14:	f7ff ffe8 	bl	800dbe8 <LL_SYSTICK_IsActiveCounterFlag>
    m = HAL_GetTick();
 800dc18:	f7f4 fdb2 	bl	8002780 <HAL_GetTick>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	4a1c      	ldr	r2, [pc, #112]	@ (800dc90 <micros+0x80>)
 800dc20:	6013      	str	r3, [r2, #0]
    tms = SysTick->LOAD + 1;
 800dc22:	4b1c      	ldr	r3, [pc, #112]	@ (800dc94 <micros+0x84>)
 800dc24:	685b      	ldr	r3, [r3, #4]
 800dc26:	3301      	adds	r3, #1
 800dc28:	4a1b      	ldr	r2, [pc, #108]	@ (800dc98 <micros+0x88>)
 800dc2a:	6013      	str	r3, [r2, #0]
    u = tms - SysTick->VAL;
 800dc2c:	4b1a      	ldr	r3, [pc, #104]	@ (800dc98 <micros+0x88>)
 800dc2e:	681a      	ldr	r2, [r3, #0]
 800dc30:	4b18      	ldr	r3, [pc, #96]	@ (800dc94 <micros+0x84>)
 800dc32:	689b      	ldr	r3, [r3, #8]
 800dc34:	1ad3      	subs	r3, r2, r3
 800dc36:	4a19      	ldr	r2, [pc, #100]	@ (800dc9c <micros+0x8c>)
 800dc38:	6013      	str	r3, [r2, #0]
    if (LL_SYSTICK_IsActiveCounterFlag())
 800dc3a:	f7ff ffd5 	bl	800dbe8 <LL_SYSTICK_IsActiveCounterFlag>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d00b      	beq.n	800dc5c <micros+0x4c>
    {
        m = HAL_GetTick();
 800dc44:	f7f4 fd9c 	bl	8002780 <HAL_GetTick>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	4a11      	ldr	r2, [pc, #68]	@ (800dc90 <micros+0x80>)
 800dc4c:	6013      	str	r3, [r2, #0]
        u = tms - SysTick->VAL;
 800dc4e:	4b12      	ldr	r3, [pc, #72]	@ (800dc98 <micros+0x88>)
 800dc50:	681a      	ldr	r2, [r3, #0]
 800dc52:	4b10      	ldr	r3, [pc, #64]	@ (800dc94 <micros+0x84>)
 800dc54:	689b      	ldr	r3, [r3, #8]
 800dc56:	1ad3      	subs	r3, r2, r3
 800dc58:	4a10      	ldr	r2, [pc, #64]	@ (800dc9c <micros+0x8c>)
 800dc5a:	6013      	str	r3, [r2, #0]
    }
    return (m * 1000 + (u * 1000) / tms);
 800dc5c:	4b0c      	ldr	r3, [pc, #48]	@ (800dc90 <micros+0x80>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800dc64:	fb03 f202 	mul.w	r2, r3, r2
 800dc68:	4b0c      	ldr	r3, [pc, #48]	@ (800dc9c <micros+0x8c>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800dc70:	fb03 f101 	mul.w	r1, r3, r1
 800dc74:	4b08      	ldr	r3, [pc, #32]	@ (800dc98 <micros+0x88>)
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	fbb1 f3f3 	udiv	r3, r1, r3
 800dc7c:	4413      	add	r3, r2
 800dc7e:	2200      	movs	r2, #0
 800dc80:	461c      	mov	r4, r3
 800dc82:	4615      	mov	r5, r2
 800dc84:	4622      	mov	r2, r4
 800dc86:	462b      	mov	r3, r5
}
 800dc88:	4610      	mov	r0, r2
 800dc8a:	4619      	mov	r1, r3
 800dc8c:	bdb0      	pop	{r4, r5, r7, pc}
 800dc8e:	bf00      	nop
 800dc90:	20000998 	.word	0x20000998
 800dc94:	e000e010 	.word	0xe000e010
 800dc98:	2000099c 	.word	0x2000099c
 800dc9c:	200009a0 	.word	0x200009a0

0800dca0 <userMain>:
uint8_t RxData[8] = {NULL};
uint8_t TxData[8] = {NULL};

// static bool powerLost;
void userMain(void)
{
 800dca0:	b580      	push	{r7, lr}
 800dca2:	af00      	add	r7, sp, #0

	if (get5MsFlag())
 800dca4:	f000 f916 	bl	800ded4 <get5MsFlag>
 800dca8:	4603      	mov	r3, r0
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d001      	beq.n	800dcb2 <userMain+0x12>
	{
		keyScan();
 800dcae:	f7ff fd1d 	bl	800d6ec <keyScan>
	}

	if (get100MsFlag())
 800dcb2:	f000 f923 	bl	800defc <get100MsFlag>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d001      	beq.n	800dcc0 <userMain+0x20>
	{
		appRunning();
 800dcbc:	f7ff fa54 	bl	800d168 <appRunning>
	 if (get500MsFlag())
	{
		 uartTx();
	}
#endif
}
 800dcc0:	bf00      	nop
 800dcc2:	bd80      	pop	{r7, pc}

0800dcc4 <map>:

float map(float x, float in_min, float in_max, float out_min, float out_max)
{
 800dcc4:	b480      	push	{r7}
 800dcc6:	b087      	sub	sp, #28
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	ed87 0a05 	vstr	s0, [r7, #20]
 800dcce:	edc7 0a04 	vstr	s1, [r7, #16]
 800dcd2:	ed87 1a03 	vstr	s2, [r7, #12]
 800dcd6:	edc7 1a02 	vstr	s3, [r7, #8]
 800dcda:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800dcde:	ed97 7a05 	vldr	s14, [r7, #20]
 800dce2:	edd7 7a04 	vldr	s15, [r7, #16]
 800dce6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dcea:	edd7 6a01 	vldr	s13, [r7, #4]
 800dcee:	edd7 7a02 	vldr	s15, [r7, #8]
 800dcf2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800dcf6:	ee67 6a27 	vmul.f32	s13, s14, s15
 800dcfa:	ed97 7a03 	vldr	s14, [r7, #12]
 800dcfe:	edd7 7a04 	vldr	s15, [r7, #16]
 800dd02:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dd06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dd0a:	edd7 7a02 	vldr	s15, [r7, #8]
 800dd0e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800dd12:	eeb0 0a67 	vmov.f32	s0, s15
 800dd16:	371c      	adds	r7, #28
 800dd18:	46bd      	mov	sp, r7
 800dd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1e:	4770      	bx	lr

0800dd20 <dealPer100us>:


static bool _5msFlag, _10msFlag, _20msFlag, _30msFlag, _100msFlag, _500msFlag, _1s;
static void dealPerMs();
void dealPer100us()
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	af00      	add	r7, sp, #0
    static unsigned char cnt;
    if (++cnt >= 10)
 800dd24:	4b08      	ldr	r3, [pc, #32]	@ (800dd48 <dealPer100us+0x28>)
 800dd26:	781b      	ldrb	r3, [r3, #0]
 800dd28:	3301      	adds	r3, #1
 800dd2a:	b2da      	uxtb	r2, r3
 800dd2c:	4b06      	ldr	r3, [pc, #24]	@ (800dd48 <dealPer100us+0x28>)
 800dd2e:	701a      	strb	r2, [r3, #0]
 800dd30:	4b05      	ldr	r3, [pc, #20]	@ (800dd48 <dealPer100us+0x28>)
 800dd32:	781b      	ldrb	r3, [r3, #0]
 800dd34:	2b09      	cmp	r3, #9
 800dd36:	d904      	bls.n	800dd42 <dealPer100us+0x22>
    {
        cnt = 0;
 800dd38:	4b03      	ldr	r3, [pc, #12]	@ (800dd48 <dealPer100us+0x28>)
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	701a      	strb	r2, [r3, #0]
        dealPerMs();
 800dd3e:	f000 f805 	bl	800dd4c <dealPerMs>
    }

}
 800dd42:	bf00      	nop
 800dd44:	bd80      	pop	{r7, pc}
 800dd46:	bf00      	nop
 800dd48:	200009b7 	.word	0x200009b7

0800dd4c <dealPerMs>:

static void dealPerMs()
{
 800dd4c:	b480      	push	{r7}
 800dd4e:	af00      	add	r7, sp, #0
    static unsigned char _5msCnt, _30msCnt, _20msCnt, _100msCnt, _10msCnt;
    static uint _500msCnt, _1000msCnt;
    if (++_5msCnt >= 5)
 800dd50:	4b45      	ldr	r3, [pc, #276]	@ (800de68 <dealPerMs+0x11c>)
 800dd52:	781b      	ldrb	r3, [r3, #0]
 800dd54:	3301      	adds	r3, #1
 800dd56:	b2da      	uxtb	r2, r3
 800dd58:	4b43      	ldr	r3, [pc, #268]	@ (800de68 <dealPerMs+0x11c>)
 800dd5a:	701a      	strb	r2, [r3, #0]
 800dd5c:	4b42      	ldr	r3, [pc, #264]	@ (800de68 <dealPerMs+0x11c>)
 800dd5e:	781b      	ldrb	r3, [r3, #0]
 800dd60:	2b04      	cmp	r3, #4
 800dd62:	d905      	bls.n	800dd70 <dealPerMs+0x24>
    {
        _5msCnt = 0;
 800dd64:	4b40      	ldr	r3, [pc, #256]	@ (800de68 <dealPerMs+0x11c>)
 800dd66:	2200      	movs	r2, #0
 800dd68:	701a      	strb	r2, [r3, #0]
        _5msFlag = 1;
 800dd6a:	4b40      	ldr	r3, [pc, #256]	@ (800de6c <dealPerMs+0x120>)
 800dd6c:	2201      	movs	r2, #1
 800dd6e:	701a      	strb	r2, [r3, #0]
    }

    if (++_10msCnt >= 10)
 800dd70:	4b3f      	ldr	r3, [pc, #252]	@ (800de70 <dealPerMs+0x124>)
 800dd72:	781b      	ldrb	r3, [r3, #0]
 800dd74:	3301      	adds	r3, #1
 800dd76:	b2da      	uxtb	r2, r3
 800dd78:	4b3d      	ldr	r3, [pc, #244]	@ (800de70 <dealPerMs+0x124>)
 800dd7a:	701a      	strb	r2, [r3, #0]
 800dd7c:	4b3c      	ldr	r3, [pc, #240]	@ (800de70 <dealPerMs+0x124>)
 800dd7e:	781b      	ldrb	r3, [r3, #0]
 800dd80:	2b09      	cmp	r3, #9
 800dd82:	d905      	bls.n	800dd90 <dealPerMs+0x44>
    {
        _10msCnt = 0;
 800dd84:	4b3a      	ldr	r3, [pc, #232]	@ (800de70 <dealPerMs+0x124>)
 800dd86:	2200      	movs	r2, #0
 800dd88:	701a      	strb	r2, [r3, #0]
        _10msFlag = 1;
 800dd8a:	4b3a      	ldr	r3, [pc, #232]	@ (800de74 <dealPerMs+0x128>)
 800dd8c:	2201      	movs	r2, #1
 800dd8e:	701a      	strb	r2, [r3, #0]
    }

    if (++_20msCnt >= 20)
 800dd90:	4b39      	ldr	r3, [pc, #228]	@ (800de78 <dealPerMs+0x12c>)
 800dd92:	781b      	ldrb	r3, [r3, #0]
 800dd94:	3301      	adds	r3, #1
 800dd96:	b2da      	uxtb	r2, r3
 800dd98:	4b37      	ldr	r3, [pc, #220]	@ (800de78 <dealPerMs+0x12c>)
 800dd9a:	701a      	strb	r2, [r3, #0]
 800dd9c:	4b36      	ldr	r3, [pc, #216]	@ (800de78 <dealPerMs+0x12c>)
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	2b13      	cmp	r3, #19
 800dda2:	d905      	bls.n	800ddb0 <dealPerMs+0x64>
    {
        _20msCnt = 0;
 800dda4:	4b34      	ldr	r3, [pc, #208]	@ (800de78 <dealPerMs+0x12c>)
 800dda6:	2200      	movs	r2, #0
 800dda8:	701a      	strb	r2, [r3, #0]
        _20msFlag = 1;
 800ddaa:	4b34      	ldr	r3, [pc, #208]	@ (800de7c <dealPerMs+0x130>)
 800ddac:	2201      	movs	r2, #1
 800ddae:	701a      	strb	r2, [r3, #0]
    }

    if (++_30msCnt >= 30)
 800ddb0:	4b33      	ldr	r3, [pc, #204]	@ (800de80 <dealPerMs+0x134>)
 800ddb2:	781b      	ldrb	r3, [r3, #0]
 800ddb4:	3301      	adds	r3, #1
 800ddb6:	b2da      	uxtb	r2, r3
 800ddb8:	4b31      	ldr	r3, [pc, #196]	@ (800de80 <dealPerMs+0x134>)
 800ddba:	701a      	strb	r2, [r3, #0]
 800ddbc:	4b30      	ldr	r3, [pc, #192]	@ (800de80 <dealPerMs+0x134>)
 800ddbe:	781b      	ldrb	r3, [r3, #0]
 800ddc0:	2b1d      	cmp	r3, #29
 800ddc2:	d905      	bls.n	800ddd0 <dealPerMs+0x84>
    {
        _30msCnt = 0;
 800ddc4:	4b2e      	ldr	r3, [pc, #184]	@ (800de80 <dealPerMs+0x134>)
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	701a      	strb	r2, [r3, #0]
        _30msFlag = 1;
 800ddca:	4b2e      	ldr	r3, [pc, #184]	@ (800de84 <dealPerMs+0x138>)
 800ddcc:	2201      	movs	r2, #1
 800ddce:	701a      	strb	r2, [r3, #0]
    }

    if (++_100msCnt >= 100)
 800ddd0:	4b2d      	ldr	r3, [pc, #180]	@ (800de88 <dealPerMs+0x13c>)
 800ddd2:	781b      	ldrb	r3, [r3, #0]
 800ddd4:	3301      	adds	r3, #1
 800ddd6:	b2da      	uxtb	r2, r3
 800ddd8:	4b2b      	ldr	r3, [pc, #172]	@ (800de88 <dealPerMs+0x13c>)
 800ddda:	701a      	strb	r2, [r3, #0]
 800dddc:	4b2a      	ldr	r3, [pc, #168]	@ (800de88 <dealPerMs+0x13c>)
 800ddde:	781b      	ldrb	r3, [r3, #0]
 800dde0:	2b63      	cmp	r3, #99	@ 0x63
 800dde2:	d905      	bls.n	800ddf0 <dealPerMs+0xa4>
    {
        _100msCnt = 0;
 800dde4:	4b28      	ldr	r3, [pc, #160]	@ (800de88 <dealPerMs+0x13c>)
 800dde6:	2200      	movs	r2, #0
 800dde8:	701a      	strb	r2, [r3, #0]
        _100msFlag = 1;
 800ddea:	4b28      	ldr	r3, [pc, #160]	@ (800de8c <dealPerMs+0x140>)
 800ddec:	2201      	movs	r2, #1
 800ddee:	701a      	strb	r2, [r3, #0]
    }

    if (++_500msCnt >= 500)
 800ddf0:	4b27      	ldr	r3, [pc, #156]	@ (800de90 <dealPerMs+0x144>)
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	3301      	adds	r3, #1
 800ddf6:	4a26      	ldr	r2, [pc, #152]	@ (800de90 <dealPerMs+0x144>)
 800ddf8:	6013      	str	r3, [r2, #0]
 800ddfa:	4b25      	ldr	r3, [pc, #148]	@ (800de90 <dealPerMs+0x144>)
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800de02:	d305      	bcc.n	800de10 <dealPerMs+0xc4>
    {
        _500msCnt = 0;
 800de04:	4b22      	ldr	r3, [pc, #136]	@ (800de90 <dealPerMs+0x144>)
 800de06:	2200      	movs	r2, #0
 800de08:	601a      	str	r2, [r3, #0]
        _500msFlag = 1;
 800de0a:	4b22      	ldr	r3, [pc, #136]	@ (800de94 <dealPerMs+0x148>)
 800de0c:	2201      	movs	r2, #1
 800de0e:	701a      	strb	r2, [r3, #0]
    }
    if (++_1000msCnt >= 1000)
 800de10:	4b21      	ldr	r3, [pc, #132]	@ (800de98 <dealPerMs+0x14c>)
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	3301      	adds	r3, #1
 800de16:	4a20      	ldr	r2, [pc, #128]	@ (800de98 <dealPerMs+0x14c>)
 800de18:	6013      	str	r3, [r2, #0]
 800de1a:	4b1f      	ldr	r3, [pc, #124]	@ (800de98 <dealPerMs+0x14c>)
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800de22:	d305      	bcc.n	800de30 <dealPerMs+0xe4>
    {
        _1000msCnt = 0;
 800de24:	4b1c      	ldr	r3, [pc, #112]	@ (800de98 <dealPerMs+0x14c>)
 800de26:	2200      	movs	r2, #0
 800de28:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800de2a:	4b1c      	ldr	r3, [pc, #112]	@ (800de9c <dealPerMs+0x150>)
 800de2c:	2201      	movs	r2, #1
 800de2e:	701a      	strb	r2, [r3, #0]

        cnt = 0;
    }

#else
    frequence = 50;
 800de30:	4b1b      	ldr	r3, [pc, #108]	@ (800dea0 <dealPerMs+0x154>)
 800de32:	2232      	movs	r2, #50	@ 0x32
 800de34:	701a      	strb	r2, [r3, #0]
            _1s = 1;
        }
    }
#else

    if (++_1msCnt >= 1000)
 800de36:	4b1b      	ldr	r3, [pc, #108]	@ (800dea4 <dealPerMs+0x158>)
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	3301      	adds	r3, #1
 800de3c:	4a19      	ldr	r2, [pc, #100]	@ (800dea4 <dealPerMs+0x158>)
 800de3e:	6013      	str	r3, [r2, #0]
 800de40:	4b18      	ldr	r3, [pc, #96]	@ (800dea4 <dealPerMs+0x158>)
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800de48:	d305      	bcc.n	800de56 <dealPerMs+0x10a>
    {
        _1msCnt = 0;
 800de4a:	4b16      	ldr	r3, [pc, #88]	@ (800dea4 <dealPerMs+0x158>)
 800de4c:	2200      	movs	r2, #0
 800de4e:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800de50:	4b12      	ldr	r3, [pc, #72]	@ (800de9c <dealPerMs+0x150>)
 800de52:	2201      	movs	r2, #1
 800de54:	701a      	strb	r2, [r3, #0]
    }
#endif
#if SPEED_UP
    _1s = 1;
#endif
    _1ms = 1;
 800de56:	4b14      	ldr	r3, [pc, #80]	@ (800dea8 <dealPerMs+0x15c>)
 800de58:	2201      	movs	r2, #1
 800de5a:	701a      	strb	r2, [r3, #0]




}
 800de5c:	bf00      	nop
 800de5e:	46bd      	mov	sp, r7
 800de60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de64:	4770      	bx	lr
 800de66:	bf00      	nop
 800de68:	200009b8 	.word	0x200009b8
 800de6c:	200009b1 	.word	0x200009b1
 800de70:	200009b9 	.word	0x200009b9
 800de74:	200009b2 	.word	0x200009b2
 800de78:	200009ba 	.word	0x200009ba
 800de7c:	200009b3 	.word	0x200009b3
 800de80:	200009bb 	.word	0x200009bb
 800de84:	200009b4 	.word	0x200009b4
 800de88:	200009bc 	.word	0x200009bc
 800de8c:	200009b5 	.word	0x200009b5
 800de90:	200009c0 	.word	0x200009c0
 800de94:	200009b6 	.word	0x200009b6
 800de98:	200009c4 	.word	0x200009c4
 800de9c:	200009a8 	.word	0x200009a8
 800dea0:	200009b0 	.word	0x200009b0
 800dea4:	200009ac 	.word	0x200009ac
 800dea8:	200009a9 	.word	0x200009a9

0800deac <getOneSecFlag>:
}



bool getOneSecFlag()
{
 800deac:	b480      	push	{r7}
 800deae:	af00      	add	r7, sp, #0
    if (_1s)
 800deb0:	4b07      	ldr	r3, [pc, #28]	@ (800ded0 <getOneSecFlag+0x24>)
 800deb2:	781b      	ldrb	r3, [r3, #0]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d004      	beq.n	800dec2 <getOneSecFlag+0x16>
    {
        _1s = 0;
 800deb8:	4b05      	ldr	r3, [pc, #20]	@ (800ded0 <getOneSecFlag+0x24>)
 800deba:	2200      	movs	r2, #0
 800debc:	701a      	strb	r2, [r3, #0]
        return 1;
 800debe:	2301      	movs	r3, #1
 800dec0:	e000      	b.n	800dec4 <getOneSecFlag+0x18>
    }
    else
        return 0;
 800dec2:	2300      	movs	r3, #0
}
 800dec4:	4618      	mov	r0, r3
 800dec6:	46bd      	mov	sp, r7
 800dec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800decc:	4770      	bx	lr
 800dece:	bf00      	nop
 800ded0:	200009a8 	.word	0x200009a8

0800ded4 <get5MsFlag>:
bool getCrossZero()
{
    return crossZero;
}
bool get5MsFlag()
{
 800ded4:	b480      	push	{r7}
 800ded6:	af00      	add	r7, sp, #0
    if (_5msFlag)
 800ded8:	4b07      	ldr	r3, [pc, #28]	@ (800def8 <get5MsFlag+0x24>)
 800deda:	781b      	ldrb	r3, [r3, #0]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d004      	beq.n	800deea <get5MsFlag+0x16>
    {
        _5msFlag = 0;
 800dee0:	4b05      	ldr	r3, [pc, #20]	@ (800def8 <get5MsFlag+0x24>)
 800dee2:	2200      	movs	r2, #0
 800dee4:	701a      	strb	r2, [r3, #0]
        return 1;
 800dee6:	2301      	movs	r3, #1
 800dee8:	e000      	b.n	800deec <get5MsFlag+0x18>
    }
    else
    {
        return 0;
 800deea:	2300      	movs	r3, #0
    }
}
 800deec:	4618      	mov	r0, r3
 800deee:	46bd      	mov	sp, r7
 800def0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def4:	4770      	bx	lr
 800def6:	bf00      	nop
 800def8:	200009b1 	.word	0x200009b1

0800defc <get100MsFlag>:
        return 0;
    }
}

bool get100MsFlag()
{
 800defc:	b480      	push	{r7}
 800defe:	af00      	add	r7, sp, #0
    if (_100msFlag)
 800df00:	4b07      	ldr	r3, [pc, #28]	@ (800df20 <get100MsFlag+0x24>)
 800df02:	781b      	ldrb	r3, [r3, #0]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d004      	beq.n	800df12 <get100MsFlag+0x16>
    {
        _100msFlag = 0;
 800df08:	4b05      	ldr	r3, [pc, #20]	@ (800df20 <get100MsFlag+0x24>)
 800df0a:	2200      	movs	r2, #0
 800df0c:	701a      	strb	r2, [r3, #0]
        return 1;
 800df0e:	2301      	movs	r3, #1
 800df10:	e000      	b.n	800df14 <get100MsFlag+0x18>
    }
    else
    {
        return 0;
 800df12:	2300      	movs	r3, #0
    }
}
 800df14:	4618      	mov	r0, r3
 800df16:	46bd      	mov	sp, r7
 800df18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1c:	4770      	bx	lr
 800df1e:	bf00      	nop
 800df20:	200009b5 	.word	0x200009b5

0800df24 <atof>:
 800df24:	2100      	movs	r1, #0
 800df26:	f000 be09 	b.w	800eb3c <strtod>

0800df2a <sulp>:
 800df2a:	b570      	push	{r4, r5, r6, lr}
 800df2c:	4604      	mov	r4, r0
 800df2e:	460d      	mov	r5, r1
 800df30:	ec45 4b10 	vmov	d0, r4, r5
 800df34:	4616      	mov	r6, r2
 800df36:	f003 fc7b 	bl	8011830 <__ulp>
 800df3a:	ec51 0b10 	vmov	r0, r1, d0
 800df3e:	b17e      	cbz	r6, 800df60 <sulp+0x36>
 800df40:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800df44:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800df48:	2b00      	cmp	r3, #0
 800df4a:	dd09      	ble.n	800df60 <sulp+0x36>
 800df4c:	051b      	lsls	r3, r3, #20
 800df4e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800df52:	2400      	movs	r4, #0
 800df54:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800df58:	4622      	mov	r2, r4
 800df5a:	462b      	mov	r3, r5
 800df5c:	f7f2 fb74 	bl	8000648 <__aeabi_dmul>
 800df60:	ec41 0b10 	vmov	d0, r0, r1
 800df64:	bd70      	pop	{r4, r5, r6, pc}
	...

0800df68 <_strtod_l>:
 800df68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df6c:	b09f      	sub	sp, #124	@ 0x7c
 800df6e:	460c      	mov	r4, r1
 800df70:	9217      	str	r2, [sp, #92]	@ 0x5c
 800df72:	2200      	movs	r2, #0
 800df74:	921a      	str	r2, [sp, #104]	@ 0x68
 800df76:	9005      	str	r0, [sp, #20]
 800df78:	f04f 0a00 	mov.w	sl, #0
 800df7c:	f04f 0b00 	mov.w	fp, #0
 800df80:	460a      	mov	r2, r1
 800df82:	9219      	str	r2, [sp, #100]	@ 0x64
 800df84:	7811      	ldrb	r1, [r2, #0]
 800df86:	292b      	cmp	r1, #43	@ 0x2b
 800df88:	d04a      	beq.n	800e020 <_strtod_l+0xb8>
 800df8a:	d838      	bhi.n	800dffe <_strtod_l+0x96>
 800df8c:	290d      	cmp	r1, #13
 800df8e:	d832      	bhi.n	800dff6 <_strtod_l+0x8e>
 800df90:	2908      	cmp	r1, #8
 800df92:	d832      	bhi.n	800dffa <_strtod_l+0x92>
 800df94:	2900      	cmp	r1, #0
 800df96:	d03b      	beq.n	800e010 <_strtod_l+0xa8>
 800df98:	2200      	movs	r2, #0
 800df9a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800df9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800df9e:	782a      	ldrb	r2, [r5, #0]
 800dfa0:	2a30      	cmp	r2, #48	@ 0x30
 800dfa2:	f040 80b3 	bne.w	800e10c <_strtod_l+0x1a4>
 800dfa6:	786a      	ldrb	r2, [r5, #1]
 800dfa8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dfac:	2a58      	cmp	r2, #88	@ 0x58
 800dfae:	d16e      	bne.n	800e08e <_strtod_l+0x126>
 800dfb0:	9302      	str	r3, [sp, #8]
 800dfb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dfb4:	9301      	str	r3, [sp, #4]
 800dfb6:	ab1a      	add	r3, sp, #104	@ 0x68
 800dfb8:	9300      	str	r3, [sp, #0]
 800dfba:	4a8e      	ldr	r2, [pc, #568]	@ (800e1f4 <_strtod_l+0x28c>)
 800dfbc:	9805      	ldr	r0, [sp, #20]
 800dfbe:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dfc0:	a919      	add	r1, sp, #100	@ 0x64
 800dfc2:	f002 fd27 	bl	8010a14 <__gethex>
 800dfc6:	f010 060f 	ands.w	r6, r0, #15
 800dfca:	4604      	mov	r4, r0
 800dfcc:	d005      	beq.n	800dfda <_strtod_l+0x72>
 800dfce:	2e06      	cmp	r6, #6
 800dfd0:	d128      	bne.n	800e024 <_strtod_l+0xbc>
 800dfd2:	3501      	adds	r5, #1
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	9519      	str	r5, [sp, #100]	@ 0x64
 800dfd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	f040 858e 	bne.w	800eafe <_strtod_l+0xb96>
 800dfe2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dfe4:	b1cb      	cbz	r3, 800e01a <_strtod_l+0xb2>
 800dfe6:	4652      	mov	r2, sl
 800dfe8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800dfec:	ec43 2b10 	vmov	d0, r2, r3
 800dff0:	b01f      	add	sp, #124	@ 0x7c
 800dff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dff6:	2920      	cmp	r1, #32
 800dff8:	d1ce      	bne.n	800df98 <_strtod_l+0x30>
 800dffa:	3201      	adds	r2, #1
 800dffc:	e7c1      	b.n	800df82 <_strtod_l+0x1a>
 800dffe:	292d      	cmp	r1, #45	@ 0x2d
 800e000:	d1ca      	bne.n	800df98 <_strtod_l+0x30>
 800e002:	2101      	movs	r1, #1
 800e004:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e006:	1c51      	adds	r1, r2, #1
 800e008:	9119      	str	r1, [sp, #100]	@ 0x64
 800e00a:	7852      	ldrb	r2, [r2, #1]
 800e00c:	2a00      	cmp	r2, #0
 800e00e:	d1c5      	bne.n	800df9c <_strtod_l+0x34>
 800e010:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e012:	9419      	str	r4, [sp, #100]	@ 0x64
 800e014:	2b00      	cmp	r3, #0
 800e016:	f040 8570 	bne.w	800eafa <_strtod_l+0xb92>
 800e01a:	4652      	mov	r2, sl
 800e01c:	465b      	mov	r3, fp
 800e01e:	e7e5      	b.n	800dfec <_strtod_l+0x84>
 800e020:	2100      	movs	r1, #0
 800e022:	e7ef      	b.n	800e004 <_strtod_l+0x9c>
 800e024:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e026:	b13a      	cbz	r2, 800e038 <_strtod_l+0xd0>
 800e028:	2135      	movs	r1, #53	@ 0x35
 800e02a:	a81c      	add	r0, sp, #112	@ 0x70
 800e02c:	f003 fcfa 	bl	8011a24 <__copybits>
 800e030:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e032:	9805      	ldr	r0, [sp, #20]
 800e034:	f003 f8c8 	bl	80111c8 <_Bfree>
 800e038:	3e01      	subs	r6, #1
 800e03a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e03c:	2e04      	cmp	r6, #4
 800e03e:	d806      	bhi.n	800e04e <_strtod_l+0xe6>
 800e040:	e8df f006 	tbb	[pc, r6]
 800e044:	201d0314 	.word	0x201d0314
 800e048:	14          	.byte	0x14
 800e049:	00          	.byte	0x00
 800e04a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e04e:	05e1      	lsls	r1, r4, #23
 800e050:	bf48      	it	mi
 800e052:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e056:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e05a:	0d1b      	lsrs	r3, r3, #20
 800e05c:	051b      	lsls	r3, r3, #20
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d1bb      	bne.n	800dfda <_strtod_l+0x72>
 800e062:	f001 fd8d 	bl	800fb80 <__errno>
 800e066:	2322      	movs	r3, #34	@ 0x22
 800e068:	6003      	str	r3, [r0, #0]
 800e06a:	e7b6      	b.n	800dfda <_strtod_l+0x72>
 800e06c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e070:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e074:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e078:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e07c:	e7e7      	b.n	800e04e <_strtod_l+0xe6>
 800e07e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800e1fc <_strtod_l+0x294>
 800e082:	e7e4      	b.n	800e04e <_strtod_l+0xe6>
 800e084:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e088:	f04f 3aff 	mov.w	sl, #4294967295
 800e08c:	e7df      	b.n	800e04e <_strtod_l+0xe6>
 800e08e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e090:	1c5a      	adds	r2, r3, #1
 800e092:	9219      	str	r2, [sp, #100]	@ 0x64
 800e094:	785b      	ldrb	r3, [r3, #1]
 800e096:	2b30      	cmp	r3, #48	@ 0x30
 800e098:	d0f9      	beq.n	800e08e <_strtod_l+0x126>
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d09d      	beq.n	800dfda <_strtod_l+0x72>
 800e09e:	2301      	movs	r3, #1
 800e0a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0a4:	930c      	str	r3, [sp, #48]	@ 0x30
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	9308      	str	r3, [sp, #32]
 800e0aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0ac:	461f      	mov	r7, r3
 800e0ae:	220a      	movs	r2, #10
 800e0b0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e0b2:	7805      	ldrb	r5, [r0, #0]
 800e0b4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e0b8:	b2d9      	uxtb	r1, r3
 800e0ba:	2909      	cmp	r1, #9
 800e0bc:	d928      	bls.n	800e110 <_strtod_l+0x1a8>
 800e0be:	494e      	ldr	r1, [pc, #312]	@ (800e1f8 <_strtod_l+0x290>)
 800e0c0:	2201      	movs	r2, #1
 800e0c2:	f001 fd01 	bl	800fac8 <strncmp>
 800e0c6:	2800      	cmp	r0, #0
 800e0c8:	d032      	beq.n	800e130 <_strtod_l+0x1c8>
 800e0ca:	2000      	movs	r0, #0
 800e0cc:	462a      	mov	r2, r5
 800e0ce:	4681      	mov	r9, r0
 800e0d0:	463d      	mov	r5, r7
 800e0d2:	4603      	mov	r3, r0
 800e0d4:	2a65      	cmp	r2, #101	@ 0x65
 800e0d6:	d001      	beq.n	800e0dc <_strtod_l+0x174>
 800e0d8:	2a45      	cmp	r2, #69	@ 0x45
 800e0da:	d114      	bne.n	800e106 <_strtod_l+0x19e>
 800e0dc:	b91d      	cbnz	r5, 800e0e6 <_strtod_l+0x17e>
 800e0de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0e0:	4302      	orrs	r2, r0
 800e0e2:	d095      	beq.n	800e010 <_strtod_l+0xa8>
 800e0e4:	2500      	movs	r5, #0
 800e0e6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e0e8:	1c62      	adds	r2, r4, #1
 800e0ea:	9219      	str	r2, [sp, #100]	@ 0x64
 800e0ec:	7862      	ldrb	r2, [r4, #1]
 800e0ee:	2a2b      	cmp	r2, #43	@ 0x2b
 800e0f0:	d077      	beq.n	800e1e2 <_strtod_l+0x27a>
 800e0f2:	2a2d      	cmp	r2, #45	@ 0x2d
 800e0f4:	d07b      	beq.n	800e1ee <_strtod_l+0x286>
 800e0f6:	f04f 0c00 	mov.w	ip, #0
 800e0fa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e0fe:	2909      	cmp	r1, #9
 800e100:	f240 8082 	bls.w	800e208 <_strtod_l+0x2a0>
 800e104:	9419      	str	r4, [sp, #100]	@ 0x64
 800e106:	f04f 0800 	mov.w	r8, #0
 800e10a:	e0a2      	b.n	800e252 <_strtod_l+0x2ea>
 800e10c:	2300      	movs	r3, #0
 800e10e:	e7c7      	b.n	800e0a0 <_strtod_l+0x138>
 800e110:	2f08      	cmp	r7, #8
 800e112:	bfd5      	itete	le
 800e114:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800e116:	9908      	ldrgt	r1, [sp, #32]
 800e118:	fb02 3301 	mlale	r3, r2, r1, r3
 800e11c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800e120:	f100 0001 	add.w	r0, r0, #1
 800e124:	bfd4      	ite	le
 800e126:	930a      	strle	r3, [sp, #40]	@ 0x28
 800e128:	9308      	strgt	r3, [sp, #32]
 800e12a:	3701      	adds	r7, #1
 800e12c:	9019      	str	r0, [sp, #100]	@ 0x64
 800e12e:	e7bf      	b.n	800e0b0 <_strtod_l+0x148>
 800e130:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e132:	1c5a      	adds	r2, r3, #1
 800e134:	9219      	str	r2, [sp, #100]	@ 0x64
 800e136:	785a      	ldrb	r2, [r3, #1]
 800e138:	b37f      	cbz	r7, 800e19a <_strtod_l+0x232>
 800e13a:	4681      	mov	r9, r0
 800e13c:	463d      	mov	r5, r7
 800e13e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e142:	2b09      	cmp	r3, #9
 800e144:	d912      	bls.n	800e16c <_strtod_l+0x204>
 800e146:	2301      	movs	r3, #1
 800e148:	e7c4      	b.n	800e0d4 <_strtod_l+0x16c>
 800e14a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e14c:	1c5a      	adds	r2, r3, #1
 800e14e:	9219      	str	r2, [sp, #100]	@ 0x64
 800e150:	785a      	ldrb	r2, [r3, #1]
 800e152:	3001      	adds	r0, #1
 800e154:	2a30      	cmp	r2, #48	@ 0x30
 800e156:	d0f8      	beq.n	800e14a <_strtod_l+0x1e2>
 800e158:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e15c:	2b08      	cmp	r3, #8
 800e15e:	f200 84d3 	bhi.w	800eb08 <_strtod_l+0xba0>
 800e162:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e164:	930c      	str	r3, [sp, #48]	@ 0x30
 800e166:	4681      	mov	r9, r0
 800e168:	2000      	movs	r0, #0
 800e16a:	4605      	mov	r5, r0
 800e16c:	3a30      	subs	r2, #48	@ 0x30
 800e16e:	f100 0301 	add.w	r3, r0, #1
 800e172:	d02a      	beq.n	800e1ca <_strtod_l+0x262>
 800e174:	4499      	add	r9, r3
 800e176:	eb00 0c05 	add.w	ip, r0, r5
 800e17a:	462b      	mov	r3, r5
 800e17c:	210a      	movs	r1, #10
 800e17e:	4563      	cmp	r3, ip
 800e180:	d10d      	bne.n	800e19e <_strtod_l+0x236>
 800e182:	1c69      	adds	r1, r5, #1
 800e184:	4401      	add	r1, r0
 800e186:	4428      	add	r0, r5
 800e188:	2808      	cmp	r0, #8
 800e18a:	dc16      	bgt.n	800e1ba <_strtod_l+0x252>
 800e18c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e18e:	230a      	movs	r3, #10
 800e190:	fb03 2300 	mla	r3, r3, r0, r2
 800e194:	930a      	str	r3, [sp, #40]	@ 0x28
 800e196:	2300      	movs	r3, #0
 800e198:	e018      	b.n	800e1cc <_strtod_l+0x264>
 800e19a:	4638      	mov	r0, r7
 800e19c:	e7da      	b.n	800e154 <_strtod_l+0x1ec>
 800e19e:	2b08      	cmp	r3, #8
 800e1a0:	f103 0301 	add.w	r3, r3, #1
 800e1a4:	dc03      	bgt.n	800e1ae <_strtod_l+0x246>
 800e1a6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e1a8:	434e      	muls	r6, r1
 800e1aa:	960a      	str	r6, [sp, #40]	@ 0x28
 800e1ac:	e7e7      	b.n	800e17e <_strtod_l+0x216>
 800e1ae:	2b10      	cmp	r3, #16
 800e1b0:	bfde      	ittt	le
 800e1b2:	9e08      	ldrle	r6, [sp, #32]
 800e1b4:	434e      	mulle	r6, r1
 800e1b6:	9608      	strle	r6, [sp, #32]
 800e1b8:	e7e1      	b.n	800e17e <_strtod_l+0x216>
 800e1ba:	280f      	cmp	r0, #15
 800e1bc:	dceb      	bgt.n	800e196 <_strtod_l+0x22e>
 800e1be:	9808      	ldr	r0, [sp, #32]
 800e1c0:	230a      	movs	r3, #10
 800e1c2:	fb03 2300 	mla	r3, r3, r0, r2
 800e1c6:	9308      	str	r3, [sp, #32]
 800e1c8:	e7e5      	b.n	800e196 <_strtod_l+0x22e>
 800e1ca:	4629      	mov	r1, r5
 800e1cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e1ce:	1c50      	adds	r0, r2, #1
 800e1d0:	9019      	str	r0, [sp, #100]	@ 0x64
 800e1d2:	7852      	ldrb	r2, [r2, #1]
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	460d      	mov	r5, r1
 800e1d8:	e7b1      	b.n	800e13e <_strtod_l+0x1d6>
 800e1da:	f04f 0900 	mov.w	r9, #0
 800e1de:	2301      	movs	r3, #1
 800e1e0:	e77d      	b.n	800e0de <_strtod_l+0x176>
 800e1e2:	f04f 0c00 	mov.w	ip, #0
 800e1e6:	1ca2      	adds	r2, r4, #2
 800e1e8:	9219      	str	r2, [sp, #100]	@ 0x64
 800e1ea:	78a2      	ldrb	r2, [r4, #2]
 800e1ec:	e785      	b.n	800e0fa <_strtod_l+0x192>
 800e1ee:	f04f 0c01 	mov.w	ip, #1
 800e1f2:	e7f8      	b.n	800e1e6 <_strtod_l+0x27e>
 800e1f4:	08012a54 	.word	0x08012a54
 800e1f8:	08012a3c 	.word	0x08012a3c
 800e1fc:	7ff00000 	.word	0x7ff00000
 800e200:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e202:	1c51      	adds	r1, r2, #1
 800e204:	9119      	str	r1, [sp, #100]	@ 0x64
 800e206:	7852      	ldrb	r2, [r2, #1]
 800e208:	2a30      	cmp	r2, #48	@ 0x30
 800e20a:	d0f9      	beq.n	800e200 <_strtod_l+0x298>
 800e20c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e210:	2908      	cmp	r1, #8
 800e212:	f63f af78 	bhi.w	800e106 <_strtod_l+0x19e>
 800e216:	3a30      	subs	r2, #48	@ 0x30
 800e218:	920e      	str	r2, [sp, #56]	@ 0x38
 800e21a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e21c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e21e:	f04f 080a 	mov.w	r8, #10
 800e222:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e224:	1c56      	adds	r6, r2, #1
 800e226:	9619      	str	r6, [sp, #100]	@ 0x64
 800e228:	7852      	ldrb	r2, [r2, #1]
 800e22a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e22e:	f1be 0f09 	cmp.w	lr, #9
 800e232:	d939      	bls.n	800e2a8 <_strtod_l+0x340>
 800e234:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e236:	1a76      	subs	r6, r6, r1
 800e238:	2e08      	cmp	r6, #8
 800e23a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e23e:	dc03      	bgt.n	800e248 <_strtod_l+0x2e0>
 800e240:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e242:	4588      	cmp	r8, r1
 800e244:	bfa8      	it	ge
 800e246:	4688      	movge	r8, r1
 800e248:	f1bc 0f00 	cmp.w	ip, #0
 800e24c:	d001      	beq.n	800e252 <_strtod_l+0x2ea>
 800e24e:	f1c8 0800 	rsb	r8, r8, #0
 800e252:	2d00      	cmp	r5, #0
 800e254:	d14e      	bne.n	800e2f4 <_strtod_l+0x38c>
 800e256:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e258:	4308      	orrs	r0, r1
 800e25a:	f47f aebe 	bne.w	800dfda <_strtod_l+0x72>
 800e25e:	2b00      	cmp	r3, #0
 800e260:	f47f aed6 	bne.w	800e010 <_strtod_l+0xa8>
 800e264:	2a69      	cmp	r2, #105	@ 0x69
 800e266:	d028      	beq.n	800e2ba <_strtod_l+0x352>
 800e268:	dc25      	bgt.n	800e2b6 <_strtod_l+0x34e>
 800e26a:	2a49      	cmp	r2, #73	@ 0x49
 800e26c:	d025      	beq.n	800e2ba <_strtod_l+0x352>
 800e26e:	2a4e      	cmp	r2, #78	@ 0x4e
 800e270:	f47f aece 	bne.w	800e010 <_strtod_l+0xa8>
 800e274:	499b      	ldr	r1, [pc, #620]	@ (800e4e4 <_strtod_l+0x57c>)
 800e276:	a819      	add	r0, sp, #100	@ 0x64
 800e278:	f002 fdee 	bl	8010e58 <__match>
 800e27c:	2800      	cmp	r0, #0
 800e27e:	f43f aec7 	beq.w	800e010 <_strtod_l+0xa8>
 800e282:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e284:	781b      	ldrb	r3, [r3, #0]
 800e286:	2b28      	cmp	r3, #40	@ 0x28
 800e288:	d12e      	bne.n	800e2e8 <_strtod_l+0x380>
 800e28a:	4997      	ldr	r1, [pc, #604]	@ (800e4e8 <_strtod_l+0x580>)
 800e28c:	aa1c      	add	r2, sp, #112	@ 0x70
 800e28e:	a819      	add	r0, sp, #100	@ 0x64
 800e290:	f002 fdf6 	bl	8010e80 <__hexnan>
 800e294:	2805      	cmp	r0, #5
 800e296:	d127      	bne.n	800e2e8 <_strtod_l+0x380>
 800e298:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e29a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e29e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e2a2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e2a6:	e698      	b.n	800dfda <_strtod_l+0x72>
 800e2a8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e2aa:	fb08 2101 	mla	r1, r8, r1, r2
 800e2ae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e2b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800e2b4:	e7b5      	b.n	800e222 <_strtod_l+0x2ba>
 800e2b6:	2a6e      	cmp	r2, #110	@ 0x6e
 800e2b8:	e7da      	b.n	800e270 <_strtod_l+0x308>
 800e2ba:	498c      	ldr	r1, [pc, #560]	@ (800e4ec <_strtod_l+0x584>)
 800e2bc:	a819      	add	r0, sp, #100	@ 0x64
 800e2be:	f002 fdcb 	bl	8010e58 <__match>
 800e2c2:	2800      	cmp	r0, #0
 800e2c4:	f43f aea4 	beq.w	800e010 <_strtod_l+0xa8>
 800e2c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2ca:	4989      	ldr	r1, [pc, #548]	@ (800e4f0 <_strtod_l+0x588>)
 800e2cc:	3b01      	subs	r3, #1
 800e2ce:	a819      	add	r0, sp, #100	@ 0x64
 800e2d0:	9319      	str	r3, [sp, #100]	@ 0x64
 800e2d2:	f002 fdc1 	bl	8010e58 <__match>
 800e2d6:	b910      	cbnz	r0, 800e2de <_strtod_l+0x376>
 800e2d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2da:	3301      	adds	r3, #1
 800e2dc:	9319      	str	r3, [sp, #100]	@ 0x64
 800e2de:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800e500 <_strtod_l+0x598>
 800e2e2:	f04f 0a00 	mov.w	sl, #0
 800e2e6:	e678      	b.n	800dfda <_strtod_l+0x72>
 800e2e8:	4882      	ldr	r0, [pc, #520]	@ (800e4f4 <_strtod_l+0x58c>)
 800e2ea:	f001 fc85 	bl	800fbf8 <nan>
 800e2ee:	ec5b ab10 	vmov	sl, fp, d0
 800e2f2:	e672      	b.n	800dfda <_strtod_l+0x72>
 800e2f4:	eba8 0309 	sub.w	r3, r8, r9
 800e2f8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e2fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2fc:	2f00      	cmp	r7, #0
 800e2fe:	bf08      	it	eq
 800e300:	462f      	moveq	r7, r5
 800e302:	2d10      	cmp	r5, #16
 800e304:	462c      	mov	r4, r5
 800e306:	bfa8      	it	ge
 800e308:	2410      	movge	r4, #16
 800e30a:	f7f2 f923 	bl	8000554 <__aeabi_ui2d>
 800e30e:	2d09      	cmp	r5, #9
 800e310:	4682      	mov	sl, r0
 800e312:	468b      	mov	fp, r1
 800e314:	dc13      	bgt.n	800e33e <_strtod_l+0x3d6>
 800e316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e318:	2b00      	cmp	r3, #0
 800e31a:	f43f ae5e 	beq.w	800dfda <_strtod_l+0x72>
 800e31e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e320:	dd78      	ble.n	800e414 <_strtod_l+0x4ac>
 800e322:	2b16      	cmp	r3, #22
 800e324:	dc5f      	bgt.n	800e3e6 <_strtod_l+0x47e>
 800e326:	4974      	ldr	r1, [pc, #464]	@ (800e4f8 <_strtod_l+0x590>)
 800e328:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e32c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e330:	4652      	mov	r2, sl
 800e332:	465b      	mov	r3, fp
 800e334:	f7f2 f988 	bl	8000648 <__aeabi_dmul>
 800e338:	4682      	mov	sl, r0
 800e33a:	468b      	mov	fp, r1
 800e33c:	e64d      	b.n	800dfda <_strtod_l+0x72>
 800e33e:	4b6e      	ldr	r3, [pc, #440]	@ (800e4f8 <_strtod_l+0x590>)
 800e340:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e344:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e348:	f7f2 f97e 	bl	8000648 <__aeabi_dmul>
 800e34c:	4682      	mov	sl, r0
 800e34e:	9808      	ldr	r0, [sp, #32]
 800e350:	468b      	mov	fp, r1
 800e352:	f7f2 f8ff 	bl	8000554 <__aeabi_ui2d>
 800e356:	4602      	mov	r2, r0
 800e358:	460b      	mov	r3, r1
 800e35a:	4650      	mov	r0, sl
 800e35c:	4659      	mov	r1, fp
 800e35e:	f7f1 ffbd 	bl	80002dc <__adddf3>
 800e362:	2d0f      	cmp	r5, #15
 800e364:	4682      	mov	sl, r0
 800e366:	468b      	mov	fp, r1
 800e368:	ddd5      	ble.n	800e316 <_strtod_l+0x3ae>
 800e36a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e36c:	1b2c      	subs	r4, r5, r4
 800e36e:	441c      	add	r4, r3
 800e370:	2c00      	cmp	r4, #0
 800e372:	f340 8096 	ble.w	800e4a2 <_strtod_l+0x53a>
 800e376:	f014 030f 	ands.w	r3, r4, #15
 800e37a:	d00a      	beq.n	800e392 <_strtod_l+0x42a>
 800e37c:	495e      	ldr	r1, [pc, #376]	@ (800e4f8 <_strtod_l+0x590>)
 800e37e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e382:	4652      	mov	r2, sl
 800e384:	465b      	mov	r3, fp
 800e386:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e38a:	f7f2 f95d 	bl	8000648 <__aeabi_dmul>
 800e38e:	4682      	mov	sl, r0
 800e390:	468b      	mov	fp, r1
 800e392:	f034 040f 	bics.w	r4, r4, #15
 800e396:	d073      	beq.n	800e480 <_strtod_l+0x518>
 800e398:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e39c:	dd48      	ble.n	800e430 <_strtod_l+0x4c8>
 800e39e:	2400      	movs	r4, #0
 800e3a0:	46a0      	mov	r8, r4
 800e3a2:	940a      	str	r4, [sp, #40]	@ 0x28
 800e3a4:	46a1      	mov	r9, r4
 800e3a6:	9a05      	ldr	r2, [sp, #20]
 800e3a8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e500 <_strtod_l+0x598>
 800e3ac:	2322      	movs	r3, #34	@ 0x22
 800e3ae:	6013      	str	r3, [r2, #0]
 800e3b0:	f04f 0a00 	mov.w	sl, #0
 800e3b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	f43f ae0f 	beq.w	800dfda <_strtod_l+0x72>
 800e3bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e3be:	9805      	ldr	r0, [sp, #20]
 800e3c0:	f002 ff02 	bl	80111c8 <_Bfree>
 800e3c4:	9805      	ldr	r0, [sp, #20]
 800e3c6:	4649      	mov	r1, r9
 800e3c8:	f002 fefe 	bl	80111c8 <_Bfree>
 800e3cc:	9805      	ldr	r0, [sp, #20]
 800e3ce:	4641      	mov	r1, r8
 800e3d0:	f002 fefa 	bl	80111c8 <_Bfree>
 800e3d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e3d6:	9805      	ldr	r0, [sp, #20]
 800e3d8:	f002 fef6 	bl	80111c8 <_Bfree>
 800e3dc:	9805      	ldr	r0, [sp, #20]
 800e3de:	4621      	mov	r1, r4
 800e3e0:	f002 fef2 	bl	80111c8 <_Bfree>
 800e3e4:	e5f9      	b.n	800dfda <_strtod_l+0x72>
 800e3e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e3ec:	4293      	cmp	r3, r2
 800e3ee:	dbbc      	blt.n	800e36a <_strtod_l+0x402>
 800e3f0:	4c41      	ldr	r4, [pc, #260]	@ (800e4f8 <_strtod_l+0x590>)
 800e3f2:	f1c5 050f 	rsb	r5, r5, #15
 800e3f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e3fa:	4652      	mov	r2, sl
 800e3fc:	465b      	mov	r3, fp
 800e3fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e402:	f7f2 f921 	bl	8000648 <__aeabi_dmul>
 800e406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e408:	1b5d      	subs	r5, r3, r5
 800e40a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e40e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e412:	e78f      	b.n	800e334 <_strtod_l+0x3cc>
 800e414:	3316      	adds	r3, #22
 800e416:	dba8      	blt.n	800e36a <_strtod_l+0x402>
 800e418:	4b37      	ldr	r3, [pc, #220]	@ (800e4f8 <_strtod_l+0x590>)
 800e41a:	eba9 0808 	sub.w	r8, r9, r8
 800e41e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e422:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e426:	4650      	mov	r0, sl
 800e428:	4659      	mov	r1, fp
 800e42a:	f7f2 fa37 	bl	800089c <__aeabi_ddiv>
 800e42e:	e783      	b.n	800e338 <_strtod_l+0x3d0>
 800e430:	4b32      	ldr	r3, [pc, #200]	@ (800e4fc <_strtod_l+0x594>)
 800e432:	9308      	str	r3, [sp, #32]
 800e434:	2300      	movs	r3, #0
 800e436:	1124      	asrs	r4, r4, #4
 800e438:	4650      	mov	r0, sl
 800e43a:	4659      	mov	r1, fp
 800e43c:	461e      	mov	r6, r3
 800e43e:	2c01      	cmp	r4, #1
 800e440:	dc21      	bgt.n	800e486 <_strtod_l+0x51e>
 800e442:	b10b      	cbz	r3, 800e448 <_strtod_l+0x4e0>
 800e444:	4682      	mov	sl, r0
 800e446:	468b      	mov	fp, r1
 800e448:	492c      	ldr	r1, [pc, #176]	@ (800e4fc <_strtod_l+0x594>)
 800e44a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e44e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e452:	4652      	mov	r2, sl
 800e454:	465b      	mov	r3, fp
 800e456:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e45a:	f7f2 f8f5 	bl	8000648 <__aeabi_dmul>
 800e45e:	4b28      	ldr	r3, [pc, #160]	@ (800e500 <_strtod_l+0x598>)
 800e460:	460a      	mov	r2, r1
 800e462:	400b      	ands	r3, r1
 800e464:	4927      	ldr	r1, [pc, #156]	@ (800e504 <_strtod_l+0x59c>)
 800e466:	428b      	cmp	r3, r1
 800e468:	4682      	mov	sl, r0
 800e46a:	d898      	bhi.n	800e39e <_strtod_l+0x436>
 800e46c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e470:	428b      	cmp	r3, r1
 800e472:	bf86      	itte	hi
 800e474:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800e508 <_strtod_l+0x5a0>
 800e478:	f04f 3aff 	movhi.w	sl, #4294967295
 800e47c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e480:	2300      	movs	r3, #0
 800e482:	9308      	str	r3, [sp, #32]
 800e484:	e07a      	b.n	800e57c <_strtod_l+0x614>
 800e486:	07e2      	lsls	r2, r4, #31
 800e488:	d505      	bpl.n	800e496 <_strtod_l+0x52e>
 800e48a:	9b08      	ldr	r3, [sp, #32]
 800e48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e490:	f7f2 f8da 	bl	8000648 <__aeabi_dmul>
 800e494:	2301      	movs	r3, #1
 800e496:	9a08      	ldr	r2, [sp, #32]
 800e498:	3208      	adds	r2, #8
 800e49a:	3601      	adds	r6, #1
 800e49c:	1064      	asrs	r4, r4, #1
 800e49e:	9208      	str	r2, [sp, #32]
 800e4a0:	e7cd      	b.n	800e43e <_strtod_l+0x4d6>
 800e4a2:	d0ed      	beq.n	800e480 <_strtod_l+0x518>
 800e4a4:	4264      	negs	r4, r4
 800e4a6:	f014 020f 	ands.w	r2, r4, #15
 800e4aa:	d00a      	beq.n	800e4c2 <_strtod_l+0x55a>
 800e4ac:	4b12      	ldr	r3, [pc, #72]	@ (800e4f8 <_strtod_l+0x590>)
 800e4ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e4b2:	4650      	mov	r0, sl
 800e4b4:	4659      	mov	r1, fp
 800e4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ba:	f7f2 f9ef 	bl	800089c <__aeabi_ddiv>
 800e4be:	4682      	mov	sl, r0
 800e4c0:	468b      	mov	fp, r1
 800e4c2:	1124      	asrs	r4, r4, #4
 800e4c4:	d0dc      	beq.n	800e480 <_strtod_l+0x518>
 800e4c6:	2c1f      	cmp	r4, #31
 800e4c8:	dd20      	ble.n	800e50c <_strtod_l+0x5a4>
 800e4ca:	2400      	movs	r4, #0
 800e4cc:	46a0      	mov	r8, r4
 800e4ce:	940a      	str	r4, [sp, #40]	@ 0x28
 800e4d0:	46a1      	mov	r9, r4
 800e4d2:	9a05      	ldr	r2, [sp, #20]
 800e4d4:	2322      	movs	r3, #34	@ 0x22
 800e4d6:	f04f 0a00 	mov.w	sl, #0
 800e4da:	f04f 0b00 	mov.w	fp, #0
 800e4de:	6013      	str	r3, [r2, #0]
 800e4e0:	e768      	b.n	800e3b4 <_strtod_l+0x44c>
 800e4e2:	bf00      	nop
 800e4e4:	08012a9d 	.word	0x08012a9d
 800e4e8:	08012a40 	.word	0x08012a40
 800e4ec:	08012a95 	.word	0x08012a95
 800e4f0:	08012ad4 	.word	0x08012ad4
 800e4f4:	08012e65 	.word	0x08012e65
 800e4f8:	08012c50 	.word	0x08012c50
 800e4fc:	08012c28 	.word	0x08012c28
 800e500:	7ff00000 	.word	0x7ff00000
 800e504:	7ca00000 	.word	0x7ca00000
 800e508:	7fefffff 	.word	0x7fefffff
 800e50c:	f014 0310 	ands.w	r3, r4, #16
 800e510:	bf18      	it	ne
 800e512:	236a      	movne	r3, #106	@ 0x6a
 800e514:	4ea9      	ldr	r6, [pc, #676]	@ (800e7bc <_strtod_l+0x854>)
 800e516:	9308      	str	r3, [sp, #32]
 800e518:	4650      	mov	r0, sl
 800e51a:	4659      	mov	r1, fp
 800e51c:	2300      	movs	r3, #0
 800e51e:	07e2      	lsls	r2, r4, #31
 800e520:	d504      	bpl.n	800e52c <_strtod_l+0x5c4>
 800e522:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e526:	f7f2 f88f 	bl	8000648 <__aeabi_dmul>
 800e52a:	2301      	movs	r3, #1
 800e52c:	1064      	asrs	r4, r4, #1
 800e52e:	f106 0608 	add.w	r6, r6, #8
 800e532:	d1f4      	bne.n	800e51e <_strtod_l+0x5b6>
 800e534:	b10b      	cbz	r3, 800e53a <_strtod_l+0x5d2>
 800e536:	4682      	mov	sl, r0
 800e538:	468b      	mov	fp, r1
 800e53a:	9b08      	ldr	r3, [sp, #32]
 800e53c:	b1b3      	cbz	r3, 800e56c <_strtod_l+0x604>
 800e53e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e542:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e546:	2b00      	cmp	r3, #0
 800e548:	4659      	mov	r1, fp
 800e54a:	dd0f      	ble.n	800e56c <_strtod_l+0x604>
 800e54c:	2b1f      	cmp	r3, #31
 800e54e:	dd55      	ble.n	800e5fc <_strtod_l+0x694>
 800e550:	2b34      	cmp	r3, #52	@ 0x34
 800e552:	bfde      	ittt	le
 800e554:	f04f 33ff 	movle.w	r3, #4294967295
 800e558:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e55c:	4093      	lslle	r3, r2
 800e55e:	f04f 0a00 	mov.w	sl, #0
 800e562:	bfcc      	ite	gt
 800e564:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e568:	ea03 0b01 	andle.w	fp, r3, r1
 800e56c:	2200      	movs	r2, #0
 800e56e:	2300      	movs	r3, #0
 800e570:	4650      	mov	r0, sl
 800e572:	4659      	mov	r1, fp
 800e574:	f7f2 fad0 	bl	8000b18 <__aeabi_dcmpeq>
 800e578:	2800      	cmp	r0, #0
 800e57a:	d1a6      	bne.n	800e4ca <_strtod_l+0x562>
 800e57c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e57e:	9300      	str	r3, [sp, #0]
 800e580:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e582:	9805      	ldr	r0, [sp, #20]
 800e584:	462b      	mov	r3, r5
 800e586:	463a      	mov	r2, r7
 800e588:	f002 fe86 	bl	8011298 <__s2b>
 800e58c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e58e:	2800      	cmp	r0, #0
 800e590:	f43f af05 	beq.w	800e39e <_strtod_l+0x436>
 800e594:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e596:	2a00      	cmp	r2, #0
 800e598:	eba9 0308 	sub.w	r3, r9, r8
 800e59c:	bfa8      	it	ge
 800e59e:	2300      	movge	r3, #0
 800e5a0:	9312      	str	r3, [sp, #72]	@ 0x48
 800e5a2:	2400      	movs	r4, #0
 800e5a4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e5a8:	9316      	str	r3, [sp, #88]	@ 0x58
 800e5aa:	46a0      	mov	r8, r4
 800e5ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5ae:	9805      	ldr	r0, [sp, #20]
 800e5b0:	6859      	ldr	r1, [r3, #4]
 800e5b2:	f002 fdc9 	bl	8011148 <_Balloc>
 800e5b6:	4681      	mov	r9, r0
 800e5b8:	2800      	cmp	r0, #0
 800e5ba:	f43f aef4 	beq.w	800e3a6 <_strtod_l+0x43e>
 800e5be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5c0:	691a      	ldr	r2, [r3, #16]
 800e5c2:	3202      	adds	r2, #2
 800e5c4:	f103 010c 	add.w	r1, r3, #12
 800e5c8:	0092      	lsls	r2, r2, #2
 800e5ca:	300c      	adds	r0, #12
 800e5cc:	f001 fb05 	bl	800fbda <memcpy>
 800e5d0:	ec4b ab10 	vmov	d0, sl, fp
 800e5d4:	9805      	ldr	r0, [sp, #20]
 800e5d6:	aa1c      	add	r2, sp, #112	@ 0x70
 800e5d8:	a91b      	add	r1, sp, #108	@ 0x6c
 800e5da:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e5de:	f003 f997 	bl	8011910 <__d2b>
 800e5e2:	901a      	str	r0, [sp, #104]	@ 0x68
 800e5e4:	2800      	cmp	r0, #0
 800e5e6:	f43f aede 	beq.w	800e3a6 <_strtod_l+0x43e>
 800e5ea:	9805      	ldr	r0, [sp, #20]
 800e5ec:	2101      	movs	r1, #1
 800e5ee:	f002 fee9 	bl	80113c4 <__i2b>
 800e5f2:	4680      	mov	r8, r0
 800e5f4:	b948      	cbnz	r0, 800e60a <_strtod_l+0x6a2>
 800e5f6:	f04f 0800 	mov.w	r8, #0
 800e5fa:	e6d4      	b.n	800e3a6 <_strtod_l+0x43e>
 800e5fc:	f04f 32ff 	mov.w	r2, #4294967295
 800e600:	fa02 f303 	lsl.w	r3, r2, r3
 800e604:	ea03 0a0a 	and.w	sl, r3, sl
 800e608:	e7b0      	b.n	800e56c <_strtod_l+0x604>
 800e60a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e60c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e60e:	2d00      	cmp	r5, #0
 800e610:	bfab      	itete	ge
 800e612:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e614:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e616:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e618:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e61a:	bfac      	ite	ge
 800e61c:	18ef      	addge	r7, r5, r3
 800e61e:	1b5e      	sublt	r6, r3, r5
 800e620:	9b08      	ldr	r3, [sp, #32]
 800e622:	1aed      	subs	r5, r5, r3
 800e624:	4415      	add	r5, r2
 800e626:	4b66      	ldr	r3, [pc, #408]	@ (800e7c0 <_strtod_l+0x858>)
 800e628:	3d01      	subs	r5, #1
 800e62a:	429d      	cmp	r5, r3
 800e62c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e630:	da50      	bge.n	800e6d4 <_strtod_l+0x76c>
 800e632:	1b5b      	subs	r3, r3, r5
 800e634:	2b1f      	cmp	r3, #31
 800e636:	eba2 0203 	sub.w	r2, r2, r3
 800e63a:	f04f 0101 	mov.w	r1, #1
 800e63e:	dc3d      	bgt.n	800e6bc <_strtod_l+0x754>
 800e640:	fa01 f303 	lsl.w	r3, r1, r3
 800e644:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e646:	2300      	movs	r3, #0
 800e648:	9310      	str	r3, [sp, #64]	@ 0x40
 800e64a:	18bd      	adds	r5, r7, r2
 800e64c:	9b08      	ldr	r3, [sp, #32]
 800e64e:	42af      	cmp	r7, r5
 800e650:	4416      	add	r6, r2
 800e652:	441e      	add	r6, r3
 800e654:	463b      	mov	r3, r7
 800e656:	bfa8      	it	ge
 800e658:	462b      	movge	r3, r5
 800e65a:	42b3      	cmp	r3, r6
 800e65c:	bfa8      	it	ge
 800e65e:	4633      	movge	r3, r6
 800e660:	2b00      	cmp	r3, #0
 800e662:	bfc2      	ittt	gt
 800e664:	1aed      	subgt	r5, r5, r3
 800e666:	1af6      	subgt	r6, r6, r3
 800e668:	1aff      	subgt	r7, r7, r3
 800e66a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	dd16      	ble.n	800e69e <_strtod_l+0x736>
 800e670:	4641      	mov	r1, r8
 800e672:	9805      	ldr	r0, [sp, #20]
 800e674:	461a      	mov	r2, r3
 800e676:	f002 ff65 	bl	8011544 <__pow5mult>
 800e67a:	4680      	mov	r8, r0
 800e67c:	2800      	cmp	r0, #0
 800e67e:	d0ba      	beq.n	800e5f6 <_strtod_l+0x68e>
 800e680:	4601      	mov	r1, r0
 800e682:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e684:	9805      	ldr	r0, [sp, #20]
 800e686:	f002 feb3 	bl	80113f0 <__multiply>
 800e68a:	900e      	str	r0, [sp, #56]	@ 0x38
 800e68c:	2800      	cmp	r0, #0
 800e68e:	f43f ae8a 	beq.w	800e3a6 <_strtod_l+0x43e>
 800e692:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e694:	9805      	ldr	r0, [sp, #20]
 800e696:	f002 fd97 	bl	80111c8 <_Bfree>
 800e69a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e69c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e69e:	2d00      	cmp	r5, #0
 800e6a0:	dc1d      	bgt.n	800e6de <_strtod_l+0x776>
 800e6a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	dd23      	ble.n	800e6f0 <_strtod_l+0x788>
 800e6a8:	4649      	mov	r1, r9
 800e6aa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e6ac:	9805      	ldr	r0, [sp, #20]
 800e6ae:	f002 ff49 	bl	8011544 <__pow5mult>
 800e6b2:	4681      	mov	r9, r0
 800e6b4:	b9e0      	cbnz	r0, 800e6f0 <_strtod_l+0x788>
 800e6b6:	f04f 0900 	mov.w	r9, #0
 800e6ba:	e674      	b.n	800e3a6 <_strtod_l+0x43e>
 800e6bc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e6c0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e6c4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e6c8:	35e2      	adds	r5, #226	@ 0xe2
 800e6ca:	fa01 f305 	lsl.w	r3, r1, r5
 800e6ce:	9310      	str	r3, [sp, #64]	@ 0x40
 800e6d0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e6d2:	e7ba      	b.n	800e64a <_strtod_l+0x6e2>
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e6d8:	2301      	movs	r3, #1
 800e6da:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e6dc:	e7b5      	b.n	800e64a <_strtod_l+0x6e2>
 800e6de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e6e0:	9805      	ldr	r0, [sp, #20]
 800e6e2:	462a      	mov	r2, r5
 800e6e4:	f002 ff88 	bl	80115f8 <__lshift>
 800e6e8:	901a      	str	r0, [sp, #104]	@ 0x68
 800e6ea:	2800      	cmp	r0, #0
 800e6ec:	d1d9      	bne.n	800e6a2 <_strtod_l+0x73a>
 800e6ee:	e65a      	b.n	800e3a6 <_strtod_l+0x43e>
 800e6f0:	2e00      	cmp	r6, #0
 800e6f2:	dd07      	ble.n	800e704 <_strtod_l+0x79c>
 800e6f4:	4649      	mov	r1, r9
 800e6f6:	9805      	ldr	r0, [sp, #20]
 800e6f8:	4632      	mov	r2, r6
 800e6fa:	f002 ff7d 	bl	80115f8 <__lshift>
 800e6fe:	4681      	mov	r9, r0
 800e700:	2800      	cmp	r0, #0
 800e702:	d0d8      	beq.n	800e6b6 <_strtod_l+0x74e>
 800e704:	2f00      	cmp	r7, #0
 800e706:	dd08      	ble.n	800e71a <_strtod_l+0x7b2>
 800e708:	4641      	mov	r1, r8
 800e70a:	9805      	ldr	r0, [sp, #20]
 800e70c:	463a      	mov	r2, r7
 800e70e:	f002 ff73 	bl	80115f8 <__lshift>
 800e712:	4680      	mov	r8, r0
 800e714:	2800      	cmp	r0, #0
 800e716:	f43f ae46 	beq.w	800e3a6 <_strtod_l+0x43e>
 800e71a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e71c:	9805      	ldr	r0, [sp, #20]
 800e71e:	464a      	mov	r2, r9
 800e720:	f002 fff2 	bl	8011708 <__mdiff>
 800e724:	4604      	mov	r4, r0
 800e726:	2800      	cmp	r0, #0
 800e728:	f43f ae3d 	beq.w	800e3a6 <_strtod_l+0x43e>
 800e72c:	68c3      	ldr	r3, [r0, #12]
 800e72e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e730:	2300      	movs	r3, #0
 800e732:	60c3      	str	r3, [r0, #12]
 800e734:	4641      	mov	r1, r8
 800e736:	f002 ffcb 	bl	80116d0 <__mcmp>
 800e73a:	2800      	cmp	r0, #0
 800e73c:	da46      	bge.n	800e7cc <_strtod_l+0x864>
 800e73e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e740:	ea53 030a 	orrs.w	r3, r3, sl
 800e744:	d16c      	bne.n	800e820 <_strtod_l+0x8b8>
 800e746:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d168      	bne.n	800e820 <_strtod_l+0x8b8>
 800e74e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e752:	0d1b      	lsrs	r3, r3, #20
 800e754:	051b      	lsls	r3, r3, #20
 800e756:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e75a:	d961      	bls.n	800e820 <_strtod_l+0x8b8>
 800e75c:	6963      	ldr	r3, [r4, #20]
 800e75e:	b913      	cbnz	r3, 800e766 <_strtod_l+0x7fe>
 800e760:	6923      	ldr	r3, [r4, #16]
 800e762:	2b01      	cmp	r3, #1
 800e764:	dd5c      	ble.n	800e820 <_strtod_l+0x8b8>
 800e766:	4621      	mov	r1, r4
 800e768:	2201      	movs	r2, #1
 800e76a:	9805      	ldr	r0, [sp, #20]
 800e76c:	f002 ff44 	bl	80115f8 <__lshift>
 800e770:	4641      	mov	r1, r8
 800e772:	4604      	mov	r4, r0
 800e774:	f002 ffac 	bl	80116d0 <__mcmp>
 800e778:	2800      	cmp	r0, #0
 800e77a:	dd51      	ble.n	800e820 <_strtod_l+0x8b8>
 800e77c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e780:	9a08      	ldr	r2, [sp, #32]
 800e782:	0d1b      	lsrs	r3, r3, #20
 800e784:	051b      	lsls	r3, r3, #20
 800e786:	2a00      	cmp	r2, #0
 800e788:	d06b      	beq.n	800e862 <_strtod_l+0x8fa>
 800e78a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e78e:	d868      	bhi.n	800e862 <_strtod_l+0x8fa>
 800e790:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e794:	f67f ae9d 	bls.w	800e4d2 <_strtod_l+0x56a>
 800e798:	4b0a      	ldr	r3, [pc, #40]	@ (800e7c4 <_strtod_l+0x85c>)
 800e79a:	4650      	mov	r0, sl
 800e79c:	4659      	mov	r1, fp
 800e79e:	2200      	movs	r2, #0
 800e7a0:	f7f1 ff52 	bl	8000648 <__aeabi_dmul>
 800e7a4:	4b08      	ldr	r3, [pc, #32]	@ (800e7c8 <_strtod_l+0x860>)
 800e7a6:	400b      	ands	r3, r1
 800e7a8:	4682      	mov	sl, r0
 800e7aa:	468b      	mov	fp, r1
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	f47f ae05 	bne.w	800e3bc <_strtod_l+0x454>
 800e7b2:	9a05      	ldr	r2, [sp, #20]
 800e7b4:	2322      	movs	r3, #34	@ 0x22
 800e7b6:	6013      	str	r3, [r2, #0]
 800e7b8:	e600      	b.n	800e3bc <_strtod_l+0x454>
 800e7ba:	bf00      	nop
 800e7bc:	08012a68 	.word	0x08012a68
 800e7c0:	fffffc02 	.word	0xfffffc02
 800e7c4:	39500000 	.word	0x39500000
 800e7c8:	7ff00000 	.word	0x7ff00000
 800e7cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e7d0:	d165      	bne.n	800e89e <_strtod_l+0x936>
 800e7d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e7d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e7d8:	b35a      	cbz	r2, 800e832 <_strtod_l+0x8ca>
 800e7da:	4a9f      	ldr	r2, [pc, #636]	@ (800ea58 <_strtod_l+0xaf0>)
 800e7dc:	4293      	cmp	r3, r2
 800e7de:	d12b      	bne.n	800e838 <_strtod_l+0x8d0>
 800e7e0:	9b08      	ldr	r3, [sp, #32]
 800e7e2:	4651      	mov	r1, sl
 800e7e4:	b303      	cbz	r3, 800e828 <_strtod_l+0x8c0>
 800e7e6:	4b9d      	ldr	r3, [pc, #628]	@ (800ea5c <_strtod_l+0xaf4>)
 800e7e8:	465a      	mov	r2, fp
 800e7ea:	4013      	ands	r3, r2
 800e7ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e7f0:	f04f 32ff 	mov.w	r2, #4294967295
 800e7f4:	d81b      	bhi.n	800e82e <_strtod_l+0x8c6>
 800e7f6:	0d1b      	lsrs	r3, r3, #20
 800e7f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e7fc:	fa02 f303 	lsl.w	r3, r2, r3
 800e800:	4299      	cmp	r1, r3
 800e802:	d119      	bne.n	800e838 <_strtod_l+0x8d0>
 800e804:	4b96      	ldr	r3, [pc, #600]	@ (800ea60 <_strtod_l+0xaf8>)
 800e806:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e808:	429a      	cmp	r2, r3
 800e80a:	d102      	bne.n	800e812 <_strtod_l+0x8aa>
 800e80c:	3101      	adds	r1, #1
 800e80e:	f43f adca 	beq.w	800e3a6 <_strtod_l+0x43e>
 800e812:	4b92      	ldr	r3, [pc, #584]	@ (800ea5c <_strtod_l+0xaf4>)
 800e814:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e816:	401a      	ands	r2, r3
 800e818:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e81c:	f04f 0a00 	mov.w	sl, #0
 800e820:	9b08      	ldr	r3, [sp, #32]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d1b8      	bne.n	800e798 <_strtod_l+0x830>
 800e826:	e5c9      	b.n	800e3bc <_strtod_l+0x454>
 800e828:	f04f 33ff 	mov.w	r3, #4294967295
 800e82c:	e7e8      	b.n	800e800 <_strtod_l+0x898>
 800e82e:	4613      	mov	r3, r2
 800e830:	e7e6      	b.n	800e800 <_strtod_l+0x898>
 800e832:	ea53 030a 	orrs.w	r3, r3, sl
 800e836:	d0a1      	beq.n	800e77c <_strtod_l+0x814>
 800e838:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e83a:	b1db      	cbz	r3, 800e874 <_strtod_l+0x90c>
 800e83c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e83e:	4213      	tst	r3, r2
 800e840:	d0ee      	beq.n	800e820 <_strtod_l+0x8b8>
 800e842:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e844:	9a08      	ldr	r2, [sp, #32]
 800e846:	4650      	mov	r0, sl
 800e848:	4659      	mov	r1, fp
 800e84a:	b1bb      	cbz	r3, 800e87c <_strtod_l+0x914>
 800e84c:	f7ff fb6d 	bl	800df2a <sulp>
 800e850:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e854:	ec53 2b10 	vmov	r2, r3, d0
 800e858:	f7f1 fd40 	bl	80002dc <__adddf3>
 800e85c:	4682      	mov	sl, r0
 800e85e:	468b      	mov	fp, r1
 800e860:	e7de      	b.n	800e820 <_strtod_l+0x8b8>
 800e862:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e866:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e86a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e86e:	f04f 3aff 	mov.w	sl, #4294967295
 800e872:	e7d5      	b.n	800e820 <_strtod_l+0x8b8>
 800e874:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e876:	ea13 0f0a 	tst.w	r3, sl
 800e87a:	e7e1      	b.n	800e840 <_strtod_l+0x8d8>
 800e87c:	f7ff fb55 	bl	800df2a <sulp>
 800e880:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e884:	ec53 2b10 	vmov	r2, r3, d0
 800e888:	f7f1 fd26 	bl	80002d8 <__aeabi_dsub>
 800e88c:	2200      	movs	r2, #0
 800e88e:	2300      	movs	r3, #0
 800e890:	4682      	mov	sl, r0
 800e892:	468b      	mov	fp, r1
 800e894:	f7f2 f940 	bl	8000b18 <__aeabi_dcmpeq>
 800e898:	2800      	cmp	r0, #0
 800e89a:	d0c1      	beq.n	800e820 <_strtod_l+0x8b8>
 800e89c:	e619      	b.n	800e4d2 <_strtod_l+0x56a>
 800e89e:	4641      	mov	r1, r8
 800e8a0:	4620      	mov	r0, r4
 800e8a2:	f003 f88d 	bl	80119c0 <__ratio>
 800e8a6:	ec57 6b10 	vmov	r6, r7, d0
 800e8aa:	2200      	movs	r2, #0
 800e8ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e8b0:	4630      	mov	r0, r6
 800e8b2:	4639      	mov	r1, r7
 800e8b4:	f7f2 f944 	bl	8000b40 <__aeabi_dcmple>
 800e8b8:	2800      	cmp	r0, #0
 800e8ba:	d06f      	beq.n	800e99c <_strtod_l+0xa34>
 800e8bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d17a      	bne.n	800e9b8 <_strtod_l+0xa50>
 800e8c2:	f1ba 0f00 	cmp.w	sl, #0
 800e8c6:	d158      	bne.n	800e97a <_strtod_l+0xa12>
 800e8c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d15a      	bne.n	800e988 <_strtod_l+0xa20>
 800e8d2:	4b64      	ldr	r3, [pc, #400]	@ (800ea64 <_strtod_l+0xafc>)
 800e8d4:	2200      	movs	r2, #0
 800e8d6:	4630      	mov	r0, r6
 800e8d8:	4639      	mov	r1, r7
 800e8da:	f7f2 f927 	bl	8000b2c <__aeabi_dcmplt>
 800e8de:	2800      	cmp	r0, #0
 800e8e0:	d159      	bne.n	800e996 <_strtod_l+0xa2e>
 800e8e2:	4630      	mov	r0, r6
 800e8e4:	4639      	mov	r1, r7
 800e8e6:	4b60      	ldr	r3, [pc, #384]	@ (800ea68 <_strtod_l+0xb00>)
 800e8e8:	2200      	movs	r2, #0
 800e8ea:	f7f1 fead 	bl	8000648 <__aeabi_dmul>
 800e8ee:	4606      	mov	r6, r0
 800e8f0:	460f      	mov	r7, r1
 800e8f2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e8f6:	9606      	str	r6, [sp, #24]
 800e8f8:	9307      	str	r3, [sp, #28]
 800e8fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e8fe:	4d57      	ldr	r5, [pc, #348]	@ (800ea5c <_strtod_l+0xaf4>)
 800e900:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e904:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e906:	401d      	ands	r5, r3
 800e908:	4b58      	ldr	r3, [pc, #352]	@ (800ea6c <_strtod_l+0xb04>)
 800e90a:	429d      	cmp	r5, r3
 800e90c:	f040 80b2 	bne.w	800ea74 <_strtod_l+0xb0c>
 800e910:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e912:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e916:	ec4b ab10 	vmov	d0, sl, fp
 800e91a:	f002 ff89 	bl	8011830 <__ulp>
 800e91e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e922:	ec51 0b10 	vmov	r0, r1, d0
 800e926:	f7f1 fe8f 	bl	8000648 <__aeabi_dmul>
 800e92a:	4652      	mov	r2, sl
 800e92c:	465b      	mov	r3, fp
 800e92e:	f7f1 fcd5 	bl	80002dc <__adddf3>
 800e932:	460b      	mov	r3, r1
 800e934:	4949      	ldr	r1, [pc, #292]	@ (800ea5c <_strtod_l+0xaf4>)
 800e936:	4a4e      	ldr	r2, [pc, #312]	@ (800ea70 <_strtod_l+0xb08>)
 800e938:	4019      	ands	r1, r3
 800e93a:	4291      	cmp	r1, r2
 800e93c:	4682      	mov	sl, r0
 800e93e:	d942      	bls.n	800e9c6 <_strtod_l+0xa5e>
 800e940:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e942:	4b47      	ldr	r3, [pc, #284]	@ (800ea60 <_strtod_l+0xaf8>)
 800e944:	429a      	cmp	r2, r3
 800e946:	d103      	bne.n	800e950 <_strtod_l+0x9e8>
 800e948:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e94a:	3301      	adds	r3, #1
 800e94c:	f43f ad2b 	beq.w	800e3a6 <_strtod_l+0x43e>
 800e950:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ea60 <_strtod_l+0xaf8>
 800e954:	f04f 3aff 	mov.w	sl, #4294967295
 800e958:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e95a:	9805      	ldr	r0, [sp, #20]
 800e95c:	f002 fc34 	bl	80111c8 <_Bfree>
 800e960:	9805      	ldr	r0, [sp, #20]
 800e962:	4649      	mov	r1, r9
 800e964:	f002 fc30 	bl	80111c8 <_Bfree>
 800e968:	9805      	ldr	r0, [sp, #20]
 800e96a:	4641      	mov	r1, r8
 800e96c:	f002 fc2c 	bl	80111c8 <_Bfree>
 800e970:	9805      	ldr	r0, [sp, #20]
 800e972:	4621      	mov	r1, r4
 800e974:	f002 fc28 	bl	80111c8 <_Bfree>
 800e978:	e618      	b.n	800e5ac <_strtod_l+0x644>
 800e97a:	f1ba 0f01 	cmp.w	sl, #1
 800e97e:	d103      	bne.n	800e988 <_strtod_l+0xa20>
 800e980:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e982:	2b00      	cmp	r3, #0
 800e984:	f43f ada5 	beq.w	800e4d2 <_strtod_l+0x56a>
 800e988:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ea38 <_strtod_l+0xad0>
 800e98c:	4f35      	ldr	r7, [pc, #212]	@ (800ea64 <_strtod_l+0xafc>)
 800e98e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e992:	2600      	movs	r6, #0
 800e994:	e7b1      	b.n	800e8fa <_strtod_l+0x992>
 800e996:	4f34      	ldr	r7, [pc, #208]	@ (800ea68 <_strtod_l+0xb00>)
 800e998:	2600      	movs	r6, #0
 800e99a:	e7aa      	b.n	800e8f2 <_strtod_l+0x98a>
 800e99c:	4b32      	ldr	r3, [pc, #200]	@ (800ea68 <_strtod_l+0xb00>)
 800e99e:	4630      	mov	r0, r6
 800e9a0:	4639      	mov	r1, r7
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	f7f1 fe50 	bl	8000648 <__aeabi_dmul>
 800e9a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e9aa:	4606      	mov	r6, r0
 800e9ac:	460f      	mov	r7, r1
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d09f      	beq.n	800e8f2 <_strtod_l+0x98a>
 800e9b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e9b6:	e7a0      	b.n	800e8fa <_strtod_l+0x992>
 800e9b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ea40 <_strtod_l+0xad8>
 800e9bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e9c0:	ec57 6b17 	vmov	r6, r7, d7
 800e9c4:	e799      	b.n	800e8fa <_strtod_l+0x992>
 800e9c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e9ca:	9b08      	ldr	r3, [sp, #32]
 800e9cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d1c1      	bne.n	800e958 <_strtod_l+0x9f0>
 800e9d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e9d8:	0d1b      	lsrs	r3, r3, #20
 800e9da:	051b      	lsls	r3, r3, #20
 800e9dc:	429d      	cmp	r5, r3
 800e9de:	d1bb      	bne.n	800e958 <_strtod_l+0x9f0>
 800e9e0:	4630      	mov	r0, r6
 800e9e2:	4639      	mov	r1, r7
 800e9e4:	f7f2 f990 	bl	8000d08 <__aeabi_d2lz>
 800e9e8:	f7f1 fe00 	bl	80005ec <__aeabi_l2d>
 800e9ec:	4602      	mov	r2, r0
 800e9ee:	460b      	mov	r3, r1
 800e9f0:	4630      	mov	r0, r6
 800e9f2:	4639      	mov	r1, r7
 800e9f4:	f7f1 fc70 	bl	80002d8 <__aeabi_dsub>
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	4602      	mov	r2, r0
 800e9fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ea00:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ea04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea06:	ea46 060a 	orr.w	r6, r6, sl
 800ea0a:	431e      	orrs	r6, r3
 800ea0c:	d06f      	beq.n	800eaee <_strtod_l+0xb86>
 800ea0e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ea48 <_strtod_l+0xae0>)
 800ea10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea14:	f7f2 f88a 	bl	8000b2c <__aeabi_dcmplt>
 800ea18:	2800      	cmp	r0, #0
 800ea1a:	f47f accf 	bne.w	800e3bc <_strtod_l+0x454>
 800ea1e:	a30c      	add	r3, pc, #48	@ (adr r3, 800ea50 <_strtod_l+0xae8>)
 800ea20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ea28:	f7f2 f89e 	bl	8000b68 <__aeabi_dcmpgt>
 800ea2c:	2800      	cmp	r0, #0
 800ea2e:	d093      	beq.n	800e958 <_strtod_l+0x9f0>
 800ea30:	e4c4      	b.n	800e3bc <_strtod_l+0x454>
 800ea32:	bf00      	nop
 800ea34:	f3af 8000 	nop.w
 800ea38:	00000000 	.word	0x00000000
 800ea3c:	bff00000 	.word	0xbff00000
 800ea40:	00000000 	.word	0x00000000
 800ea44:	3ff00000 	.word	0x3ff00000
 800ea48:	94a03595 	.word	0x94a03595
 800ea4c:	3fdfffff 	.word	0x3fdfffff
 800ea50:	35afe535 	.word	0x35afe535
 800ea54:	3fe00000 	.word	0x3fe00000
 800ea58:	000fffff 	.word	0x000fffff
 800ea5c:	7ff00000 	.word	0x7ff00000
 800ea60:	7fefffff 	.word	0x7fefffff
 800ea64:	3ff00000 	.word	0x3ff00000
 800ea68:	3fe00000 	.word	0x3fe00000
 800ea6c:	7fe00000 	.word	0x7fe00000
 800ea70:	7c9fffff 	.word	0x7c9fffff
 800ea74:	9b08      	ldr	r3, [sp, #32]
 800ea76:	b323      	cbz	r3, 800eac2 <_strtod_l+0xb5a>
 800ea78:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ea7c:	d821      	bhi.n	800eac2 <_strtod_l+0xb5a>
 800ea7e:	a328      	add	r3, pc, #160	@ (adr r3, 800eb20 <_strtod_l+0xbb8>)
 800ea80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea84:	4630      	mov	r0, r6
 800ea86:	4639      	mov	r1, r7
 800ea88:	f7f2 f85a 	bl	8000b40 <__aeabi_dcmple>
 800ea8c:	b1a0      	cbz	r0, 800eab8 <_strtod_l+0xb50>
 800ea8e:	4639      	mov	r1, r7
 800ea90:	4630      	mov	r0, r6
 800ea92:	f7f2 f8b1 	bl	8000bf8 <__aeabi_d2uiz>
 800ea96:	2801      	cmp	r0, #1
 800ea98:	bf38      	it	cc
 800ea9a:	2001      	movcc	r0, #1
 800ea9c:	f7f1 fd5a 	bl	8000554 <__aeabi_ui2d>
 800eaa0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eaa2:	4606      	mov	r6, r0
 800eaa4:	460f      	mov	r7, r1
 800eaa6:	b9fb      	cbnz	r3, 800eae8 <_strtod_l+0xb80>
 800eaa8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eaac:	9014      	str	r0, [sp, #80]	@ 0x50
 800eaae:	9315      	str	r3, [sp, #84]	@ 0x54
 800eab0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800eab4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800eab8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eaba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800eabe:	1b5b      	subs	r3, r3, r5
 800eac0:	9311      	str	r3, [sp, #68]	@ 0x44
 800eac2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800eac6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800eaca:	f002 feb1 	bl	8011830 <__ulp>
 800eace:	4650      	mov	r0, sl
 800ead0:	ec53 2b10 	vmov	r2, r3, d0
 800ead4:	4659      	mov	r1, fp
 800ead6:	f7f1 fdb7 	bl	8000648 <__aeabi_dmul>
 800eada:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800eade:	f7f1 fbfd 	bl	80002dc <__adddf3>
 800eae2:	4682      	mov	sl, r0
 800eae4:	468b      	mov	fp, r1
 800eae6:	e770      	b.n	800e9ca <_strtod_l+0xa62>
 800eae8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800eaec:	e7e0      	b.n	800eab0 <_strtod_l+0xb48>
 800eaee:	a30e      	add	r3, pc, #56	@ (adr r3, 800eb28 <_strtod_l+0xbc0>)
 800eaf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf4:	f7f2 f81a 	bl	8000b2c <__aeabi_dcmplt>
 800eaf8:	e798      	b.n	800ea2c <_strtod_l+0xac4>
 800eafa:	2300      	movs	r3, #0
 800eafc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eafe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800eb00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb02:	6013      	str	r3, [r2, #0]
 800eb04:	f7ff ba6d 	b.w	800dfe2 <_strtod_l+0x7a>
 800eb08:	2a65      	cmp	r2, #101	@ 0x65
 800eb0a:	f43f ab66 	beq.w	800e1da <_strtod_l+0x272>
 800eb0e:	2a45      	cmp	r2, #69	@ 0x45
 800eb10:	f43f ab63 	beq.w	800e1da <_strtod_l+0x272>
 800eb14:	2301      	movs	r3, #1
 800eb16:	f7ff bb9e 	b.w	800e256 <_strtod_l+0x2ee>
 800eb1a:	bf00      	nop
 800eb1c:	f3af 8000 	nop.w
 800eb20:	ffc00000 	.word	0xffc00000
 800eb24:	41dfffff 	.word	0x41dfffff
 800eb28:	94a03595 	.word	0x94a03595
 800eb2c:	3fcfffff 	.word	0x3fcfffff

0800eb30 <_strtod_r>:
 800eb30:	4b01      	ldr	r3, [pc, #4]	@ (800eb38 <_strtod_r+0x8>)
 800eb32:	f7ff ba19 	b.w	800df68 <_strtod_l>
 800eb36:	bf00      	nop
 800eb38:	200000c0 	.word	0x200000c0

0800eb3c <strtod>:
 800eb3c:	460a      	mov	r2, r1
 800eb3e:	4601      	mov	r1, r0
 800eb40:	4802      	ldr	r0, [pc, #8]	@ (800eb4c <strtod+0x10>)
 800eb42:	4b03      	ldr	r3, [pc, #12]	@ (800eb50 <strtod+0x14>)
 800eb44:	6800      	ldr	r0, [r0, #0]
 800eb46:	f7ff ba0f 	b.w	800df68 <_strtod_l>
 800eb4a:	bf00      	nop
 800eb4c:	2000022c 	.word	0x2000022c
 800eb50:	200000c0 	.word	0x200000c0

0800eb54 <__cvt>:
 800eb54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb58:	ec57 6b10 	vmov	r6, r7, d0
 800eb5c:	2f00      	cmp	r7, #0
 800eb5e:	460c      	mov	r4, r1
 800eb60:	4619      	mov	r1, r3
 800eb62:	463b      	mov	r3, r7
 800eb64:	bfbb      	ittet	lt
 800eb66:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800eb6a:	461f      	movlt	r7, r3
 800eb6c:	2300      	movge	r3, #0
 800eb6e:	232d      	movlt	r3, #45	@ 0x2d
 800eb70:	700b      	strb	r3, [r1, #0]
 800eb72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eb74:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800eb78:	4691      	mov	r9, r2
 800eb7a:	f023 0820 	bic.w	r8, r3, #32
 800eb7e:	bfbc      	itt	lt
 800eb80:	4632      	movlt	r2, r6
 800eb82:	4616      	movlt	r6, r2
 800eb84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800eb88:	d005      	beq.n	800eb96 <__cvt+0x42>
 800eb8a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800eb8e:	d100      	bne.n	800eb92 <__cvt+0x3e>
 800eb90:	3401      	adds	r4, #1
 800eb92:	2102      	movs	r1, #2
 800eb94:	e000      	b.n	800eb98 <__cvt+0x44>
 800eb96:	2103      	movs	r1, #3
 800eb98:	ab03      	add	r3, sp, #12
 800eb9a:	9301      	str	r3, [sp, #4]
 800eb9c:	ab02      	add	r3, sp, #8
 800eb9e:	9300      	str	r3, [sp, #0]
 800eba0:	ec47 6b10 	vmov	d0, r6, r7
 800eba4:	4653      	mov	r3, sl
 800eba6:	4622      	mov	r2, r4
 800eba8:	f001 f8be 	bl	800fd28 <_dtoa_r>
 800ebac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ebb0:	4605      	mov	r5, r0
 800ebb2:	d119      	bne.n	800ebe8 <__cvt+0x94>
 800ebb4:	f019 0f01 	tst.w	r9, #1
 800ebb8:	d00e      	beq.n	800ebd8 <__cvt+0x84>
 800ebba:	eb00 0904 	add.w	r9, r0, r4
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	4630      	mov	r0, r6
 800ebc4:	4639      	mov	r1, r7
 800ebc6:	f7f1 ffa7 	bl	8000b18 <__aeabi_dcmpeq>
 800ebca:	b108      	cbz	r0, 800ebd0 <__cvt+0x7c>
 800ebcc:	f8cd 900c 	str.w	r9, [sp, #12]
 800ebd0:	2230      	movs	r2, #48	@ 0x30
 800ebd2:	9b03      	ldr	r3, [sp, #12]
 800ebd4:	454b      	cmp	r3, r9
 800ebd6:	d31e      	bcc.n	800ec16 <__cvt+0xc2>
 800ebd8:	9b03      	ldr	r3, [sp, #12]
 800ebda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ebdc:	1b5b      	subs	r3, r3, r5
 800ebde:	4628      	mov	r0, r5
 800ebe0:	6013      	str	r3, [r2, #0]
 800ebe2:	b004      	add	sp, #16
 800ebe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebe8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ebec:	eb00 0904 	add.w	r9, r0, r4
 800ebf0:	d1e5      	bne.n	800ebbe <__cvt+0x6a>
 800ebf2:	7803      	ldrb	r3, [r0, #0]
 800ebf4:	2b30      	cmp	r3, #48	@ 0x30
 800ebf6:	d10a      	bne.n	800ec0e <__cvt+0xba>
 800ebf8:	2200      	movs	r2, #0
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	4630      	mov	r0, r6
 800ebfe:	4639      	mov	r1, r7
 800ec00:	f7f1 ff8a 	bl	8000b18 <__aeabi_dcmpeq>
 800ec04:	b918      	cbnz	r0, 800ec0e <__cvt+0xba>
 800ec06:	f1c4 0401 	rsb	r4, r4, #1
 800ec0a:	f8ca 4000 	str.w	r4, [sl]
 800ec0e:	f8da 3000 	ldr.w	r3, [sl]
 800ec12:	4499      	add	r9, r3
 800ec14:	e7d3      	b.n	800ebbe <__cvt+0x6a>
 800ec16:	1c59      	adds	r1, r3, #1
 800ec18:	9103      	str	r1, [sp, #12]
 800ec1a:	701a      	strb	r2, [r3, #0]
 800ec1c:	e7d9      	b.n	800ebd2 <__cvt+0x7e>

0800ec1e <__exponent>:
 800ec1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec20:	2900      	cmp	r1, #0
 800ec22:	bfba      	itte	lt
 800ec24:	4249      	neglt	r1, r1
 800ec26:	232d      	movlt	r3, #45	@ 0x2d
 800ec28:	232b      	movge	r3, #43	@ 0x2b
 800ec2a:	2909      	cmp	r1, #9
 800ec2c:	7002      	strb	r2, [r0, #0]
 800ec2e:	7043      	strb	r3, [r0, #1]
 800ec30:	dd29      	ble.n	800ec86 <__exponent+0x68>
 800ec32:	f10d 0307 	add.w	r3, sp, #7
 800ec36:	461d      	mov	r5, r3
 800ec38:	270a      	movs	r7, #10
 800ec3a:	461a      	mov	r2, r3
 800ec3c:	fbb1 f6f7 	udiv	r6, r1, r7
 800ec40:	fb07 1416 	mls	r4, r7, r6, r1
 800ec44:	3430      	adds	r4, #48	@ 0x30
 800ec46:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ec4a:	460c      	mov	r4, r1
 800ec4c:	2c63      	cmp	r4, #99	@ 0x63
 800ec4e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ec52:	4631      	mov	r1, r6
 800ec54:	dcf1      	bgt.n	800ec3a <__exponent+0x1c>
 800ec56:	3130      	adds	r1, #48	@ 0x30
 800ec58:	1e94      	subs	r4, r2, #2
 800ec5a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ec5e:	1c41      	adds	r1, r0, #1
 800ec60:	4623      	mov	r3, r4
 800ec62:	42ab      	cmp	r3, r5
 800ec64:	d30a      	bcc.n	800ec7c <__exponent+0x5e>
 800ec66:	f10d 0309 	add.w	r3, sp, #9
 800ec6a:	1a9b      	subs	r3, r3, r2
 800ec6c:	42ac      	cmp	r4, r5
 800ec6e:	bf88      	it	hi
 800ec70:	2300      	movhi	r3, #0
 800ec72:	3302      	adds	r3, #2
 800ec74:	4403      	add	r3, r0
 800ec76:	1a18      	subs	r0, r3, r0
 800ec78:	b003      	add	sp, #12
 800ec7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec7c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ec80:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ec84:	e7ed      	b.n	800ec62 <__exponent+0x44>
 800ec86:	2330      	movs	r3, #48	@ 0x30
 800ec88:	3130      	adds	r1, #48	@ 0x30
 800ec8a:	7083      	strb	r3, [r0, #2]
 800ec8c:	70c1      	strb	r1, [r0, #3]
 800ec8e:	1d03      	adds	r3, r0, #4
 800ec90:	e7f1      	b.n	800ec76 <__exponent+0x58>
	...

0800ec94 <_printf_float>:
 800ec94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec98:	b08d      	sub	sp, #52	@ 0x34
 800ec9a:	460c      	mov	r4, r1
 800ec9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800eca0:	4616      	mov	r6, r2
 800eca2:	461f      	mov	r7, r3
 800eca4:	4605      	mov	r5, r0
 800eca6:	f000 ff21 	bl	800faec <_localeconv_r>
 800ecaa:	6803      	ldr	r3, [r0, #0]
 800ecac:	9304      	str	r3, [sp, #16]
 800ecae:	4618      	mov	r0, r3
 800ecb0:	f7f1 fb06 	bl	80002c0 <strlen>
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800ecb8:	f8d8 3000 	ldr.w	r3, [r8]
 800ecbc:	9005      	str	r0, [sp, #20]
 800ecbe:	3307      	adds	r3, #7
 800ecc0:	f023 0307 	bic.w	r3, r3, #7
 800ecc4:	f103 0208 	add.w	r2, r3, #8
 800ecc8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800eccc:	f8d4 b000 	ldr.w	fp, [r4]
 800ecd0:	f8c8 2000 	str.w	r2, [r8]
 800ecd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ecd8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ecdc:	9307      	str	r3, [sp, #28]
 800ecde:	f8cd 8018 	str.w	r8, [sp, #24]
 800ece2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ece6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ecea:	4b9c      	ldr	r3, [pc, #624]	@ (800ef5c <_printf_float+0x2c8>)
 800ecec:	f04f 32ff 	mov.w	r2, #4294967295
 800ecf0:	f7f1 ff44 	bl	8000b7c <__aeabi_dcmpun>
 800ecf4:	bb70      	cbnz	r0, 800ed54 <_printf_float+0xc0>
 800ecf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ecfa:	4b98      	ldr	r3, [pc, #608]	@ (800ef5c <_printf_float+0x2c8>)
 800ecfc:	f04f 32ff 	mov.w	r2, #4294967295
 800ed00:	f7f1 ff1e 	bl	8000b40 <__aeabi_dcmple>
 800ed04:	bb30      	cbnz	r0, 800ed54 <_printf_float+0xc0>
 800ed06:	2200      	movs	r2, #0
 800ed08:	2300      	movs	r3, #0
 800ed0a:	4640      	mov	r0, r8
 800ed0c:	4649      	mov	r1, r9
 800ed0e:	f7f1 ff0d 	bl	8000b2c <__aeabi_dcmplt>
 800ed12:	b110      	cbz	r0, 800ed1a <_printf_float+0x86>
 800ed14:	232d      	movs	r3, #45	@ 0x2d
 800ed16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ed1a:	4a91      	ldr	r2, [pc, #580]	@ (800ef60 <_printf_float+0x2cc>)
 800ed1c:	4b91      	ldr	r3, [pc, #580]	@ (800ef64 <_printf_float+0x2d0>)
 800ed1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ed22:	bf94      	ite	ls
 800ed24:	4690      	movls	r8, r2
 800ed26:	4698      	movhi	r8, r3
 800ed28:	2303      	movs	r3, #3
 800ed2a:	6123      	str	r3, [r4, #16]
 800ed2c:	f02b 0304 	bic.w	r3, fp, #4
 800ed30:	6023      	str	r3, [r4, #0]
 800ed32:	f04f 0900 	mov.w	r9, #0
 800ed36:	9700      	str	r7, [sp, #0]
 800ed38:	4633      	mov	r3, r6
 800ed3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ed3c:	4621      	mov	r1, r4
 800ed3e:	4628      	mov	r0, r5
 800ed40:	f000 f9d2 	bl	800f0e8 <_printf_common>
 800ed44:	3001      	adds	r0, #1
 800ed46:	f040 808d 	bne.w	800ee64 <_printf_float+0x1d0>
 800ed4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ed4e:	b00d      	add	sp, #52	@ 0x34
 800ed50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed54:	4642      	mov	r2, r8
 800ed56:	464b      	mov	r3, r9
 800ed58:	4640      	mov	r0, r8
 800ed5a:	4649      	mov	r1, r9
 800ed5c:	f7f1 ff0e 	bl	8000b7c <__aeabi_dcmpun>
 800ed60:	b140      	cbz	r0, 800ed74 <_printf_float+0xe0>
 800ed62:	464b      	mov	r3, r9
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	bfbc      	itt	lt
 800ed68:	232d      	movlt	r3, #45	@ 0x2d
 800ed6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ed6e:	4a7e      	ldr	r2, [pc, #504]	@ (800ef68 <_printf_float+0x2d4>)
 800ed70:	4b7e      	ldr	r3, [pc, #504]	@ (800ef6c <_printf_float+0x2d8>)
 800ed72:	e7d4      	b.n	800ed1e <_printf_float+0x8a>
 800ed74:	6863      	ldr	r3, [r4, #4]
 800ed76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ed7a:	9206      	str	r2, [sp, #24]
 800ed7c:	1c5a      	adds	r2, r3, #1
 800ed7e:	d13b      	bne.n	800edf8 <_printf_float+0x164>
 800ed80:	2306      	movs	r3, #6
 800ed82:	6063      	str	r3, [r4, #4]
 800ed84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ed88:	2300      	movs	r3, #0
 800ed8a:	6022      	str	r2, [r4, #0]
 800ed8c:	9303      	str	r3, [sp, #12]
 800ed8e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ed90:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ed94:	ab09      	add	r3, sp, #36	@ 0x24
 800ed96:	9300      	str	r3, [sp, #0]
 800ed98:	6861      	ldr	r1, [r4, #4]
 800ed9a:	ec49 8b10 	vmov	d0, r8, r9
 800ed9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800eda2:	4628      	mov	r0, r5
 800eda4:	f7ff fed6 	bl	800eb54 <__cvt>
 800eda8:	9b06      	ldr	r3, [sp, #24]
 800edaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800edac:	2b47      	cmp	r3, #71	@ 0x47
 800edae:	4680      	mov	r8, r0
 800edb0:	d129      	bne.n	800ee06 <_printf_float+0x172>
 800edb2:	1cc8      	adds	r0, r1, #3
 800edb4:	db02      	blt.n	800edbc <_printf_float+0x128>
 800edb6:	6863      	ldr	r3, [r4, #4]
 800edb8:	4299      	cmp	r1, r3
 800edba:	dd41      	ble.n	800ee40 <_printf_float+0x1ac>
 800edbc:	f1aa 0a02 	sub.w	sl, sl, #2
 800edc0:	fa5f fa8a 	uxtb.w	sl, sl
 800edc4:	3901      	subs	r1, #1
 800edc6:	4652      	mov	r2, sl
 800edc8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800edcc:	9109      	str	r1, [sp, #36]	@ 0x24
 800edce:	f7ff ff26 	bl	800ec1e <__exponent>
 800edd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800edd4:	1813      	adds	r3, r2, r0
 800edd6:	2a01      	cmp	r2, #1
 800edd8:	4681      	mov	r9, r0
 800edda:	6123      	str	r3, [r4, #16]
 800eddc:	dc02      	bgt.n	800ede4 <_printf_float+0x150>
 800edde:	6822      	ldr	r2, [r4, #0]
 800ede0:	07d2      	lsls	r2, r2, #31
 800ede2:	d501      	bpl.n	800ede8 <_printf_float+0x154>
 800ede4:	3301      	adds	r3, #1
 800ede6:	6123      	str	r3, [r4, #16]
 800ede8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800edec:	2b00      	cmp	r3, #0
 800edee:	d0a2      	beq.n	800ed36 <_printf_float+0xa2>
 800edf0:	232d      	movs	r3, #45	@ 0x2d
 800edf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800edf6:	e79e      	b.n	800ed36 <_printf_float+0xa2>
 800edf8:	9a06      	ldr	r2, [sp, #24]
 800edfa:	2a47      	cmp	r2, #71	@ 0x47
 800edfc:	d1c2      	bne.n	800ed84 <_printf_float+0xf0>
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d1c0      	bne.n	800ed84 <_printf_float+0xf0>
 800ee02:	2301      	movs	r3, #1
 800ee04:	e7bd      	b.n	800ed82 <_printf_float+0xee>
 800ee06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ee0a:	d9db      	bls.n	800edc4 <_printf_float+0x130>
 800ee0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ee10:	d118      	bne.n	800ee44 <_printf_float+0x1b0>
 800ee12:	2900      	cmp	r1, #0
 800ee14:	6863      	ldr	r3, [r4, #4]
 800ee16:	dd0b      	ble.n	800ee30 <_printf_float+0x19c>
 800ee18:	6121      	str	r1, [r4, #16]
 800ee1a:	b913      	cbnz	r3, 800ee22 <_printf_float+0x18e>
 800ee1c:	6822      	ldr	r2, [r4, #0]
 800ee1e:	07d0      	lsls	r0, r2, #31
 800ee20:	d502      	bpl.n	800ee28 <_printf_float+0x194>
 800ee22:	3301      	adds	r3, #1
 800ee24:	440b      	add	r3, r1
 800ee26:	6123      	str	r3, [r4, #16]
 800ee28:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ee2a:	f04f 0900 	mov.w	r9, #0
 800ee2e:	e7db      	b.n	800ede8 <_printf_float+0x154>
 800ee30:	b913      	cbnz	r3, 800ee38 <_printf_float+0x1a4>
 800ee32:	6822      	ldr	r2, [r4, #0]
 800ee34:	07d2      	lsls	r2, r2, #31
 800ee36:	d501      	bpl.n	800ee3c <_printf_float+0x1a8>
 800ee38:	3302      	adds	r3, #2
 800ee3a:	e7f4      	b.n	800ee26 <_printf_float+0x192>
 800ee3c:	2301      	movs	r3, #1
 800ee3e:	e7f2      	b.n	800ee26 <_printf_float+0x192>
 800ee40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ee44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee46:	4299      	cmp	r1, r3
 800ee48:	db05      	blt.n	800ee56 <_printf_float+0x1c2>
 800ee4a:	6823      	ldr	r3, [r4, #0]
 800ee4c:	6121      	str	r1, [r4, #16]
 800ee4e:	07d8      	lsls	r0, r3, #31
 800ee50:	d5ea      	bpl.n	800ee28 <_printf_float+0x194>
 800ee52:	1c4b      	adds	r3, r1, #1
 800ee54:	e7e7      	b.n	800ee26 <_printf_float+0x192>
 800ee56:	2900      	cmp	r1, #0
 800ee58:	bfd4      	ite	le
 800ee5a:	f1c1 0202 	rsble	r2, r1, #2
 800ee5e:	2201      	movgt	r2, #1
 800ee60:	4413      	add	r3, r2
 800ee62:	e7e0      	b.n	800ee26 <_printf_float+0x192>
 800ee64:	6823      	ldr	r3, [r4, #0]
 800ee66:	055a      	lsls	r2, r3, #21
 800ee68:	d407      	bmi.n	800ee7a <_printf_float+0x1e6>
 800ee6a:	6923      	ldr	r3, [r4, #16]
 800ee6c:	4642      	mov	r2, r8
 800ee6e:	4631      	mov	r1, r6
 800ee70:	4628      	mov	r0, r5
 800ee72:	47b8      	blx	r7
 800ee74:	3001      	adds	r0, #1
 800ee76:	d12b      	bne.n	800eed0 <_printf_float+0x23c>
 800ee78:	e767      	b.n	800ed4a <_printf_float+0xb6>
 800ee7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ee7e:	f240 80dd 	bls.w	800f03c <_printf_float+0x3a8>
 800ee82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ee86:	2200      	movs	r2, #0
 800ee88:	2300      	movs	r3, #0
 800ee8a:	f7f1 fe45 	bl	8000b18 <__aeabi_dcmpeq>
 800ee8e:	2800      	cmp	r0, #0
 800ee90:	d033      	beq.n	800eefa <_printf_float+0x266>
 800ee92:	4a37      	ldr	r2, [pc, #220]	@ (800ef70 <_printf_float+0x2dc>)
 800ee94:	2301      	movs	r3, #1
 800ee96:	4631      	mov	r1, r6
 800ee98:	4628      	mov	r0, r5
 800ee9a:	47b8      	blx	r7
 800ee9c:	3001      	adds	r0, #1
 800ee9e:	f43f af54 	beq.w	800ed4a <_printf_float+0xb6>
 800eea2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800eea6:	4543      	cmp	r3, r8
 800eea8:	db02      	blt.n	800eeb0 <_printf_float+0x21c>
 800eeaa:	6823      	ldr	r3, [r4, #0]
 800eeac:	07d8      	lsls	r0, r3, #31
 800eeae:	d50f      	bpl.n	800eed0 <_printf_float+0x23c>
 800eeb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eeb4:	4631      	mov	r1, r6
 800eeb6:	4628      	mov	r0, r5
 800eeb8:	47b8      	blx	r7
 800eeba:	3001      	adds	r0, #1
 800eebc:	f43f af45 	beq.w	800ed4a <_printf_float+0xb6>
 800eec0:	f04f 0900 	mov.w	r9, #0
 800eec4:	f108 38ff 	add.w	r8, r8, #4294967295
 800eec8:	f104 0a1a 	add.w	sl, r4, #26
 800eecc:	45c8      	cmp	r8, r9
 800eece:	dc09      	bgt.n	800eee4 <_printf_float+0x250>
 800eed0:	6823      	ldr	r3, [r4, #0]
 800eed2:	079b      	lsls	r3, r3, #30
 800eed4:	f100 8103 	bmi.w	800f0de <_printf_float+0x44a>
 800eed8:	68e0      	ldr	r0, [r4, #12]
 800eeda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eedc:	4298      	cmp	r0, r3
 800eede:	bfb8      	it	lt
 800eee0:	4618      	movlt	r0, r3
 800eee2:	e734      	b.n	800ed4e <_printf_float+0xba>
 800eee4:	2301      	movs	r3, #1
 800eee6:	4652      	mov	r2, sl
 800eee8:	4631      	mov	r1, r6
 800eeea:	4628      	mov	r0, r5
 800eeec:	47b8      	blx	r7
 800eeee:	3001      	adds	r0, #1
 800eef0:	f43f af2b 	beq.w	800ed4a <_printf_float+0xb6>
 800eef4:	f109 0901 	add.w	r9, r9, #1
 800eef8:	e7e8      	b.n	800eecc <_printf_float+0x238>
 800eefa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	dc39      	bgt.n	800ef74 <_printf_float+0x2e0>
 800ef00:	4a1b      	ldr	r2, [pc, #108]	@ (800ef70 <_printf_float+0x2dc>)
 800ef02:	2301      	movs	r3, #1
 800ef04:	4631      	mov	r1, r6
 800ef06:	4628      	mov	r0, r5
 800ef08:	47b8      	blx	r7
 800ef0a:	3001      	adds	r0, #1
 800ef0c:	f43f af1d 	beq.w	800ed4a <_printf_float+0xb6>
 800ef10:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ef14:	ea59 0303 	orrs.w	r3, r9, r3
 800ef18:	d102      	bne.n	800ef20 <_printf_float+0x28c>
 800ef1a:	6823      	ldr	r3, [r4, #0]
 800ef1c:	07d9      	lsls	r1, r3, #31
 800ef1e:	d5d7      	bpl.n	800eed0 <_printf_float+0x23c>
 800ef20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef24:	4631      	mov	r1, r6
 800ef26:	4628      	mov	r0, r5
 800ef28:	47b8      	blx	r7
 800ef2a:	3001      	adds	r0, #1
 800ef2c:	f43f af0d 	beq.w	800ed4a <_printf_float+0xb6>
 800ef30:	f04f 0a00 	mov.w	sl, #0
 800ef34:	f104 0b1a 	add.w	fp, r4, #26
 800ef38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef3a:	425b      	negs	r3, r3
 800ef3c:	4553      	cmp	r3, sl
 800ef3e:	dc01      	bgt.n	800ef44 <_printf_float+0x2b0>
 800ef40:	464b      	mov	r3, r9
 800ef42:	e793      	b.n	800ee6c <_printf_float+0x1d8>
 800ef44:	2301      	movs	r3, #1
 800ef46:	465a      	mov	r2, fp
 800ef48:	4631      	mov	r1, r6
 800ef4a:	4628      	mov	r0, r5
 800ef4c:	47b8      	blx	r7
 800ef4e:	3001      	adds	r0, #1
 800ef50:	f43f aefb 	beq.w	800ed4a <_printf_float+0xb6>
 800ef54:	f10a 0a01 	add.w	sl, sl, #1
 800ef58:	e7ee      	b.n	800ef38 <_printf_float+0x2a4>
 800ef5a:	bf00      	nop
 800ef5c:	7fefffff 	.word	0x7fefffff
 800ef60:	08012a90 	.word	0x08012a90
 800ef64:	08012a94 	.word	0x08012a94
 800ef68:	08012a98 	.word	0x08012a98
 800ef6c:	08012a9c 	.word	0x08012a9c
 800ef70:	08012aa0 	.word	0x08012aa0
 800ef74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ef76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ef7a:	4553      	cmp	r3, sl
 800ef7c:	bfa8      	it	ge
 800ef7e:	4653      	movge	r3, sl
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	4699      	mov	r9, r3
 800ef84:	dc36      	bgt.n	800eff4 <_printf_float+0x360>
 800ef86:	f04f 0b00 	mov.w	fp, #0
 800ef8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ef8e:	f104 021a 	add.w	r2, r4, #26
 800ef92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ef94:	9306      	str	r3, [sp, #24]
 800ef96:	eba3 0309 	sub.w	r3, r3, r9
 800ef9a:	455b      	cmp	r3, fp
 800ef9c:	dc31      	bgt.n	800f002 <_printf_float+0x36e>
 800ef9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efa0:	459a      	cmp	sl, r3
 800efa2:	dc3a      	bgt.n	800f01a <_printf_float+0x386>
 800efa4:	6823      	ldr	r3, [r4, #0]
 800efa6:	07da      	lsls	r2, r3, #31
 800efa8:	d437      	bmi.n	800f01a <_printf_float+0x386>
 800efaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efac:	ebaa 0903 	sub.w	r9, sl, r3
 800efb0:	9b06      	ldr	r3, [sp, #24]
 800efb2:	ebaa 0303 	sub.w	r3, sl, r3
 800efb6:	4599      	cmp	r9, r3
 800efb8:	bfa8      	it	ge
 800efba:	4699      	movge	r9, r3
 800efbc:	f1b9 0f00 	cmp.w	r9, #0
 800efc0:	dc33      	bgt.n	800f02a <_printf_float+0x396>
 800efc2:	f04f 0800 	mov.w	r8, #0
 800efc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800efca:	f104 0b1a 	add.w	fp, r4, #26
 800efce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efd0:	ebaa 0303 	sub.w	r3, sl, r3
 800efd4:	eba3 0309 	sub.w	r3, r3, r9
 800efd8:	4543      	cmp	r3, r8
 800efda:	f77f af79 	ble.w	800eed0 <_printf_float+0x23c>
 800efde:	2301      	movs	r3, #1
 800efe0:	465a      	mov	r2, fp
 800efe2:	4631      	mov	r1, r6
 800efe4:	4628      	mov	r0, r5
 800efe6:	47b8      	blx	r7
 800efe8:	3001      	adds	r0, #1
 800efea:	f43f aeae 	beq.w	800ed4a <_printf_float+0xb6>
 800efee:	f108 0801 	add.w	r8, r8, #1
 800eff2:	e7ec      	b.n	800efce <_printf_float+0x33a>
 800eff4:	4642      	mov	r2, r8
 800eff6:	4631      	mov	r1, r6
 800eff8:	4628      	mov	r0, r5
 800effa:	47b8      	blx	r7
 800effc:	3001      	adds	r0, #1
 800effe:	d1c2      	bne.n	800ef86 <_printf_float+0x2f2>
 800f000:	e6a3      	b.n	800ed4a <_printf_float+0xb6>
 800f002:	2301      	movs	r3, #1
 800f004:	4631      	mov	r1, r6
 800f006:	4628      	mov	r0, r5
 800f008:	9206      	str	r2, [sp, #24]
 800f00a:	47b8      	blx	r7
 800f00c:	3001      	adds	r0, #1
 800f00e:	f43f ae9c 	beq.w	800ed4a <_printf_float+0xb6>
 800f012:	9a06      	ldr	r2, [sp, #24]
 800f014:	f10b 0b01 	add.w	fp, fp, #1
 800f018:	e7bb      	b.n	800ef92 <_printf_float+0x2fe>
 800f01a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f01e:	4631      	mov	r1, r6
 800f020:	4628      	mov	r0, r5
 800f022:	47b8      	blx	r7
 800f024:	3001      	adds	r0, #1
 800f026:	d1c0      	bne.n	800efaa <_printf_float+0x316>
 800f028:	e68f      	b.n	800ed4a <_printf_float+0xb6>
 800f02a:	9a06      	ldr	r2, [sp, #24]
 800f02c:	464b      	mov	r3, r9
 800f02e:	4442      	add	r2, r8
 800f030:	4631      	mov	r1, r6
 800f032:	4628      	mov	r0, r5
 800f034:	47b8      	blx	r7
 800f036:	3001      	adds	r0, #1
 800f038:	d1c3      	bne.n	800efc2 <_printf_float+0x32e>
 800f03a:	e686      	b.n	800ed4a <_printf_float+0xb6>
 800f03c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f040:	f1ba 0f01 	cmp.w	sl, #1
 800f044:	dc01      	bgt.n	800f04a <_printf_float+0x3b6>
 800f046:	07db      	lsls	r3, r3, #31
 800f048:	d536      	bpl.n	800f0b8 <_printf_float+0x424>
 800f04a:	2301      	movs	r3, #1
 800f04c:	4642      	mov	r2, r8
 800f04e:	4631      	mov	r1, r6
 800f050:	4628      	mov	r0, r5
 800f052:	47b8      	blx	r7
 800f054:	3001      	adds	r0, #1
 800f056:	f43f ae78 	beq.w	800ed4a <_printf_float+0xb6>
 800f05a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f05e:	4631      	mov	r1, r6
 800f060:	4628      	mov	r0, r5
 800f062:	47b8      	blx	r7
 800f064:	3001      	adds	r0, #1
 800f066:	f43f ae70 	beq.w	800ed4a <_printf_float+0xb6>
 800f06a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f06e:	2200      	movs	r2, #0
 800f070:	2300      	movs	r3, #0
 800f072:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f076:	f7f1 fd4f 	bl	8000b18 <__aeabi_dcmpeq>
 800f07a:	b9c0      	cbnz	r0, 800f0ae <_printf_float+0x41a>
 800f07c:	4653      	mov	r3, sl
 800f07e:	f108 0201 	add.w	r2, r8, #1
 800f082:	4631      	mov	r1, r6
 800f084:	4628      	mov	r0, r5
 800f086:	47b8      	blx	r7
 800f088:	3001      	adds	r0, #1
 800f08a:	d10c      	bne.n	800f0a6 <_printf_float+0x412>
 800f08c:	e65d      	b.n	800ed4a <_printf_float+0xb6>
 800f08e:	2301      	movs	r3, #1
 800f090:	465a      	mov	r2, fp
 800f092:	4631      	mov	r1, r6
 800f094:	4628      	mov	r0, r5
 800f096:	47b8      	blx	r7
 800f098:	3001      	adds	r0, #1
 800f09a:	f43f ae56 	beq.w	800ed4a <_printf_float+0xb6>
 800f09e:	f108 0801 	add.w	r8, r8, #1
 800f0a2:	45d0      	cmp	r8, sl
 800f0a4:	dbf3      	blt.n	800f08e <_printf_float+0x3fa>
 800f0a6:	464b      	mov	r3, r9
 800f0a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f0ac:	e6df      	b.n	800ee6e <_printf_float+0x1da>
 800f0ae:	f04f 0800 	mov.w	r8, #0
 800f0b2:	f104 0b1a 	add.w	fp, r4, #26
 800f0b6:	e7f4      	b.n	800f0a2 <_printf_float+0x40e>
 800f0b8:	2301      	movs	r3, #1
 800f0ba:	4642      	mov	r2, r8
 800f0bc:	e7e1      	b.n	800f082 <_printf_float+0x3ee>
 800f0be:	2301      	movs	r3, #1
 800f0c0:	464a      	mov	r2, r9
 800f0c2:	4631      	mov	r1, r6
 800f0c4:	4628      	mov	r0, r5
 800f0c6:	47b8      	blx	r7
 800f0c8:	3001      	adds	r0, #1
 800f0ca:	f43f ae3e 	beq.w	800ed4a <_printf_float+0xb6>
 800f0ce:	f108 0801 	add.w	r8, r8, #1
 800f0d2:	68e3      	ldr	r3, [r4, #12]
 800f0d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f0d6:	1a5b      	subs	r3, r3, r1
 800f0d8:	4543      	cmp	r3, r8
 800f0da:	dcf0      	bgt.n	800f0be <_printf_float+0x42a>
 800f0dc:	e6fc      	b.n	800eed8 <_printf_float+0x244>
 800f0de:	f04f 0800 	mov.w	r8, #0
 800f0e2:	f104 0919 	add.w	r9, r4, #25
 800f0e6:	e7f4      	b.n	800f0d2 <_printf_float+0x43e>

0800f0e8 <_printf_common>:
 800f0e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0ec:	4616      	mov	r6, r2
 800f0ee:	4698      	mov	r8, r3
 800f0f0:	688a      	ldr	r2, [r1, #8]
 800f0f2:	690b      	ldr	r3, [r1, #16]
 800f0f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f0f8:	4293      	cmp	r3, r2
 800f0fa:	bfb8      	it	lt
 800f0fc:	4613      	movlt	r3, r2
 800f0fe:	6033      	str	r3, [r6, #0]
 800f100:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f104:	4607      	mov	r7, r0
 800f106:	460c      	mov	r4, r1
 800f108:	b10a      	cbz	r2, 800f10e <_printf_common+0x26>
 800f10a:	3301      	adds	r3, #1
 800f10c:	6033      	str	r3, [r6, #0]
 800f10e:	6823      	ldr	r3, [r4, #0]
 800f110:	0699      	lsls	r1, r3, #26
 800f112:	bf42      	ittt	mi
 800f114:	6833      	ldrmi	r3, [r6, #0]
 800f116:	3302      	addmi	r3, #2
 800f118:	6033      	strmi	r3, [r6, #0]
 800f11a:	6825      	ldr	r5, [r4, #0]
 800f11c:	f015 0506 	ands.w	r5, r5, #6
 800f120:	d106      	bne.n	800f130 <_printf_common+0x48>
 800f122:	f104 0a19 	add.w	sl, r4, #25
 800f126:	68e3      	ldr	r3, [r4, #12]
 800f128:	6832      	ldr	r2, [r6, #0]
 800f12a:	1a9b      	subs	r3, r3, r2
 800f12c:	42ab      	cmp	r3, r5
 800f12e:	dc26      	bgt.n	800f17e <_printf_common+0x96>
 800f130:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f134:	6822      	ldr	r2, [r4, #0]
 800f136:	3b00      	subs	r3, #0
 800f138:	bf18      	it	ne
 800f13a:	2301      	movne	r3, #1
 800f13c:	0692      	lsls	r2, r2, #26
 800f13e:	d42b      	bmi.n	800f198 <_printf_common+0xb0>
 800f140:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f144:	4641      	mov	r1, r8
 800f146:	4638      	mov	r0, r7
 800f148:	47c8      	blx	r9
 800f14a:	3001      	adds	r0, #1
 800f14c:	d01e      	beq.n	800f18c <_printf_common+0xa4>
 800f14e:	6823      	ldr	r3, [r4, #0]
 800f150:	6922      	ldr	r2, [r4, #16]
 800f152:	f003 0306 	and.w	r3, r3, #6
 800f156:	2b04      	cmp	r3, #4
 800f158:	bf02      	ittt	eq
 800f15a:	68e5      	ldreq	r5, [r4, #12]
 800f15c:	6833      	ldreq	r3, [r6, #0]
 800f15e:	1aed      	subeq	r5, r5, r3
 800f160:	68a3      	ldr	r3, [r4, #8]
 800f162:	bf0c      	ite	eq
 800f164:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f168:	2500      	movne	r5, #0
 800f16a:	4293      	cmp	r3, r2
 800f16c:	bfc4      	itt	gt
 800f16e:	1a9b      	subgt	r3, r3, r2
 800f170:	18ed      	addgt	r5, r5, r3
 800f172:	2600      	movs	r6, #0
 800f174:	341a      	adds	r4, #26
 800f176:	42b5      	cmp	r5, r6
 800f178:	d11a      	bne.n	800f1b0 <_printf_common+0xc8>
 800f17a:	2000      	movs	r0, #0
 800f17c:	e008      	b.n	800f190 <_printf_common+0xa8>
 800f17e:	2301      	movs	r3, #1
 800f180:	4652      	mov	r2, sl
 800f182:	4641      	mov	r1, r8
 800f184:	4638      	mov	r0, r7
 800f186:	47c8      	blx	r9
 800f188:	3001      	adds	r0, #1
 800f18a:	d103      	bne.n	800f194 <_printf_common+0xac>
 800f18c:	f04f 30ff 	mov.w	r0, #4294967295
 800f190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f194:	3501      	adds	r5, #1
 800f196:	e7c6      	b.n	800f126 <_printf_common+0x3e>
 800f198:	18e1      	adds	r1, r4, r3
 800f19a:	1c5a      	adds	r2, r3, #1
 800f19c:	2030      	movs	r0, #48	@ 0x30
 800f19e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f1a2:	4422      	add	r2, r4
 800f1a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f1a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f1ac:	3302      	adds	r3, #2
 800f1ae:	e7c7      	b.n	800f140 <_printf_common+0x58>
 800f1b0:	2301      	movs	r3, #1
 800f1b2:	4622      	mov	r2, r4
 800f1b4:	4641      	mov	r1, r8
 800f1b6:	4638      	mov	r0, r7
 800f1b8:	47c8      	blx	r9
 800f1ba:	3001      	adds	r0, #1
 800f1bc:	d0e6      	beq.n	800f18c <_printf_common+0xa4>
 800f1be:	3601      	adds	r6, #1
 800f1c0:	e7d9      	b.n	800f176 <_printf_common+0x8e>
	...

0800f1c4 <_printf_i>:
 800f1c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f1c8:	7e0f      	ldrb	r7, [r1, #24]
 800f1ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f1cc:	2f78      	cmp	r7, #120	@ 0x78
 800f1ce:	4691      	mov	r9, r2
 800f1d0:	4680      	mov	r8, r0
 800f1d2:	460c      	mov	r4, r1
 800f1d4:	469a      	mov	sl, r3
 800f1d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f1da:	d807      	bhi.n	800f1ec <_printf_i+0x28>
 800f1dc:	2f62      	cmp	r7, #98	@ 0x62
 800f1de:	d80a      	bhi.n	800f1f6 <_printf_i+0x32>
 800f1e0:	2f00      	cmp	r7, #0
 800f1e2:	f000 80d2 	beq.w	800f38a <_printf_i+0x1c6>
 800f1e6:	2f58      	cmp	r7, #88	@ 0x58
 800f1e8:	f000 80b9 	beq.w	800f35e <_printf_i+0x19a>
 800f1ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f1f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f1f4:	e03a      	b.n	800f26c <_printf_i+0xa8>
 800f1f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f1fa:	2b15      	cmp	r3, #21
 800f1fc:	d8f6      	bhi.n	800f1ec <_printf_i+0x28>
 800f1fe:	a101      	add	r1, pc, #4	@ (adr r1, 800f204 <_printf_i+0x40>)
 800f200:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f204:	0800f25d 	.word	0x0800f25d
 800f208:	0800f271 	.word	0x0800f271
 800f20c:	0800f1ed 	.word	0x0800f1ed
 800f210:	0800f1ed 	.word	0x0800f1ed
 800f214:	0800f1ed 	.word	0x0800f1ed
 800f218:	0800f1ed 	.word	0x0800f1ed
 800f21c:	0800f271 	.word	0x0800f271
 800f220:	0800f1ed 	.word	0x0800f1ed
 800f224:	0800f1ed 	.word	0x0800f1ed
 800f228:	0800f1ed 	.word	0x0800f1ed
 800f22c:	0800f1ed 	.word	0x0800f1ed
 800f230:	0800f371 	.word	0x0800f371
 800f234:	0800f29b 	.word	0x0800f29b
 800f238:	0800f32b 	.word	0x0800f32b
 800f23c:	0800f1ed 	.word	0x0800f1ed
 800f240:	0800f1ed 	.word	0x0800f1ed
 800f244:	0800f393 	.word	0x0800f393
 800f248:	0800f1ed 	.word	0x0800f1ed
 800f24c:	0800f29b 	.word	0x0800f29b
 800f250:	0800f1ed 	.word	0x0800f1ed
 800f254:	0800f1ed 	.word	0x0800f1ed
 800f258:	0800f333 	.word	0x0800f333
 800f25c:	6833      	ldr	r3, [r6, #0]
 800f25e:	1d1a      	adds	r2, r3, #4
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	6032      	str	r2, [r6, #0]
 800f264:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f268:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f26c:	2301      	movs	r3, #1
 800f26e:	e09d      	b.n	800f3ac <_printf_i+0x1e8>
 800f270:	6833      	ldr	r3, [r6, #0]
 800f272:	6820      	ldr	r0, [r4, #0]
 800f274:	1d19      	adds	r1, r3, #4
 800f276:	6031      	str	r1, [r6, #0]
 800f278:	0606      	lsls	r6, r0, #24
 800f27a:	d501      	bpl.n	800f280 <_printf_i+0xbc>
 800f27c:	681d      	ldr	r5, [r3, #0]
 800f27e:	e003      	b.n	800f288 <_printf_i+0xc4>
 800f280:	0645      	lsls	r5, r0, #25
 800f282:	d5fb      	bpl.n	800f27c <_printf_i+0xb8>
 800f284:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f288:	2d00      	cmp	r5, #0
 800f28a:	da03      	bge.n	800f294 <_printf_i+0xd0>
 800f28c:	232d      	movs	r3, #45	@ 0x2d
 800f28e:	426d      	negs	r5, r5
 800f290:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f294:	4859      	ldr	r0, [pc, #356]	@ (800f3fc <_printf_i+0x238>)
 800f296:	230a      	movs	r3, #10
 800f298:	e011      	b.n	800f2be <_printf_i+0xfa>
 800f29a:	6821      	ldr	r1, [r4, #0]
 800f29c:	6833      	ldr	r3, [r6, #0]
 800f29e:	0608      	lsls	r0, r1, #24
 800f2a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800f2a4:	d402      	bmi.n	800f2ac <_printf_i+0xe8>
 800f2a6:	0649      	lsls	r1, r1, #25
 800f2a8:	bf48      	it	mi
 800f2aa:	b2ad      	uxthmi	r5, r5
 800f2ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800f2ae:	4853      	ldr	r0, [pc, #332]	@ (800f3fc <_printf_i+0x238>)
 800f2b0:	6033      	str	r3, [r6, #0]
 800f2b2:	bf14      	ite	ne
 800f2b4:	230a      	movne	r3, #10
 800f2b6:	2308      	moveq	r3, #8
 800f2b8:	2100      	movs	r1, #0
 800f2ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f2be:	6866      	ldr	r6, [r4, #4]
 800f2c0:	60a6      	str	r6, [r4, #8]
 800f2c2:	2e00      	cmp	r6, #0
 800f2c4:	bfa2      	ittt	ge
 800f2c6:	6821      	ldrge	r1, [r4, #0]
 800f2c8:	f021 0104 	bicge.w	r1, r1, #4
 800f2cc:	6021      	strge	r1, [r4, #0]
 800f2ce:	b90d      	cbnz	r5, 800f2d4 <_printf_i+0x110>
 800f2d0:	2e00      	cmp	r6, #0
 800f2d2:	d04b      	beq.n	800f36c <_printf_i+0x1a8>
 800f2d4:	4616      	mov	r6, r2
 800f2d6:	fbb5 f1f3 	udiv	r1, r5, r3
 800f2da:	fb03 5711 	mls	r7, r3, r1, r5
 800f2de:	5dc7      	ldrb	r7, [r0, r7]
 800f2e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f2e4:	462f      	mov	r7, r5
 800f2e6:	42bb      	cmp	r3, r7
 800f2e8:	460d      	mov	r5, r1
 800f2ea:	d9f4      	bls.n	800f2d6 <_printf_i+0x112>
 800f2ec:	2b08      	cmp	r3, #8
 800f2ee:	d10b      	bne.n	800f308 <_printf_i+0x144>
 800f2f0:	6823      	ldr	r3, [r4, #0]
 800f2f2:	07df      	lsls	r7, r3, #31
 800f2f4:	d508      	bpl.n	800f308 <_printf_i+0x144>
 800f2f6:	6923      	ldr	r3, [r4, #16]
 800f2f8:	6861      	ldr	r1, [r4, #4]
 800f2fa:	4299      	cmp	r1, r3
 800f2fc:	bfde      	ittt	le
 800f2fe:	2330      	movle	r3, #48	@ 0x30
 800f300:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f304:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f308:	1b92      	subs	r2, r2, r6
 800f30a:	6122      	str	r2, [r4, #16]
 800f30c:	f8cd a000 	str.w	sl, [sp]
 800f310:	464b      	mov	r3, r9
 800f312:	aa03      	add	r2, sp, #12
 800f314:	4621      	mov	r1, r4
 800f316:	4640      	mov	r0, r8
 800f318:	f7ff fee6 	bl	800f0e8 <_printf_common>
 800f31c:	3001      	adds	r0, #1
 800f31e:	d14a      	bne.n	800f3b6 <_printf_i+0x1f2>
 800f320:	f04f 30ff 	mov.w	r0, #4294967295
 800f324:	b004      	add	sp, #16
 800f326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f32a:	6823      	ldr	r3, [r4, #0]
 800f32c:	f043 0320 	orr.w	r3, r3, #32
 800f330:	6023      	str	r3, [r4, #0]
 800f332:	4833      	ldr	r0, [pc, #204]	@ (800f400 <_printf_i+0x23c>)
 800f334:	2778      	movs	r7, #120	@ 0x78
 800f336:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f33a:	6823      	ldr	r3, [r4, #0]
 800f33c:	6831      	ldr	r1, [r6, #0]
 800f33e:	061f      	lsls	r7, r3, #24
 800f340:	f851 5b04 	ldr.w	r5, [r1], #4
 800f344:	d402      	bmi.n	800f34c <_printf_i+0x188>
 800f346:	065f      	lsls	r7, r3, #25
 800f348:	bf48      	it	mi
 800f34a:	b2ad      	uxthmi	r5, r5
 800f34c:	6031      	str	r1, [r6, #0]
 800f34e:	07d9      	lsls	r1, r3, #31
 800f350:	bf44      	itt	mi
 800f352:	f043 0320 	orrmi.w	r3, r3, #32
 800f356:	6023      	strmi	r3, [r4, #0]
 800f358:	b11d      	cbz	r5, 800f362 <_printf_i+0x19e>
 800f35a:	2310      	movs	r3, #16
 800f35c:	e7ac      	b.n	800f2b8 <_printf_i+0xf4>
 800f35e:	4827      	ldr	r0, [pc, #156]	@ (800f3fc <_printf_i+0x238>)
 800f360:	e7e9      	b.n	800f336 <_printf_i+0x172>
 800f362:	6823      	ldr	r3, [r4, #0]
 800f364:	f023 0320 	bic.w	r3, r3, #32
 800f368:	6023      	str	r3, [r4, #0]
 800f36a:	e7f6      	b.n	800f35a <_printf_i+0x196>
 800f36c:	4616      	mov	r6, r2
 800f36e:	e7bd      	b.n	800f2ec <_printf_i+0x128>
 800f370:	6833      	ldr	r3, [r6, #0]
 800f372:	6825      	ldr	r5, [r4, #0]
 800f374:	6961      	ldr	r1, [r4, #20]
 800f376:	1d18      	adds	r0, r3, #4
 800f378:	6030      	str	r0, [r6, #0]
 800f37a:	062e      	lsls	r6, r5, #24
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	d501      	bpl.n	800f384 <_printf_i+0x1c0>
 800f380:	6019      	str	r1, [r3, #0]
 800f382:	e002      	b.n	800f38a <_printf_i+0x1c6>
 800f384:	0668      	lsls	r0, r5, #25
 800f386:	d5fb      	bpl.n	800f380 <_printf_i+0x1bc>
 800f388:	8019      	strh	r1, [r3, #0]
 800f38a:	2300      	movs	r3, #0
 800f38c:	6123      	str	r3, [r4, #16]
 800f38e:	4616      	mov	r6, r2
 800f390:	e7bc      	b.n	800f30c <_printf_i+0x148>
 800f392:	6833      	ldr	r3, [r6, #0]
 800f394:	1d1a      	adds	r2, r3, #4
 800f396:	6032      	str	r2, [r6, #0]
 800f398:	681e      	ldr	r6, [r3, #0]
 800f39a:	6862      	ldr	r2, [r4, #4]
 800f39c:	2100      	movs	r1, #0
 800f39e:	4630      	mov	r0, r6
 800f3a0:	f7f0 ff3e 	bl	8000220 <memchr>
 800f3a4:	b108      	cbz	r0, 800f3aa <_printf_i+0x1e6>
 800f3a6:	1b80      	subs	r0, r0, r6
 800f3a8:	6060      	str	r0, [r4, #4]
 800f3aa:	6863      	ldr	r3, [r4, #4]
 800f3ac:	6123      	str	r3, [r4, #16]
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f3b4:	e7aa      	b.n	800f30c <_printf_i+0x148>
 800f3b6:	6923      	ldr	r3, [r4, #16]
 800f3b8:	4632      	mov	r2, r6
 800f3ba:	4649      	mov	r1, r9
 800f3bc:	4640      	mov	r0, r8
 800f3be:	47d0      	blx	sl
 800f3c0:	3001      	adds	r0, #1
 800f3c2:	d0ad      	beq.n	800f320 <_printf_i+0x15c>
 800f3c4:	6823      	ldr	r3, [r4, #0]
 800f3c6:	079b      	lsls	r3, r3, #30
 800f3c8:	d413      	bmi.n	800f3f2 <_printf_i+0x22e>
 800f3ca:	68e0      	ldr	r0, [r4, #12]
 800f3cc:	9b03      	ldr	r3, [sp, #12]
 800f3ce:	4298      	cmp	r0, r3
 800f3d0:	bfb8      	it	lt
 800f3d2:	4618      	movlt	r0, r3
 800f3d4:	e7a6      	b.n	800f324 <_printf_i+0x160>
 800f3d6:	2301      	movs	r3, #1
 800f3d8:	4632      	mov	r2, r6
 800f3da:	4649      	mov	r1, r9
 800f3dc:	4640      	mov	r0, r8
 800f3de:	47d0      	blx	sl
 800f3e0:	3001      	adds	r0, #1
 800f3e2:	d09d      	beq.n	800f320 <_printf_i+0x15c>
 800f3e4:	3501      	adds	r5, #1
 800f3e6:	68e3      	ldr	r3, [r4, #12]
 800f3e8:	9903      	ldr	r1, [sp, #12]
 800f3ea:	1a5b      	subs	r3, r3, r1
 800f3ec:	42ab      	cmp	r3, r5
 800f3ee:	dcf2      	bgt.n	800f3d6 <_printf_i+0x212>
 800f3f0:	e7eb      	b.n	800f3ca <_printf_i+0x206>
 800f3f2:	2500      	movs	r5, #0
 800f3f4:	f104 0619 	add.w	r6, r4, #25
 800f3f8:	e7f5      	b.n	800f3e6 <_printf_i+0x222>
 800f3fa:	bf00      	nop
 800f3fc:	08012aa2 	.word	0x08012aa2
 800f400:	08012ab3 	.word	0x08012ab3

0800f404 <_scanf_float>:
 800f404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f408:	b087      	sub	sp, #28
 800f40a:	4617      	mov	r7, r2
 800f40c:	9303      	str	r3, [sp, #12]
 800f40e:	688b      	ldr	r3, [r1, #8]
 800f410:	1e5a      	subs	r2, r3, #1
 800f412:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f416:	bf81      	itttt	hi
 800f418:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f41c:	eb03 0b05 	addhi.w	fp, r3, r5
 800f420:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f424:	608b      	strhi	r3, [r1, #8]
 800f426:	680b      	ldr	r3, [r1, #0]
 800f428:	460a      	mov	r2, r1
 800f42a:	f04f 0500 	mov.w	r5, #0
 800f42e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f432:	f842 3b1c 	str.w	r3, [r2], #28
 800f436:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f43a:	4680      	mov	r8, r0
 800f43c:	460c      	mov	r4, r1
 800f43e:	bf98      	it	ls
 800f440:	f04f 0b00 	movls.w	fp, #0
 800f444:	9201      	str	r2, [sp, #4]
 800f446:	4616      	mov	r6, r2
 800f448:	46aa      	mov	sl, r5
 800f44a:	46a9      	mov	r9, r5
 800f44c:	9502      	str	r5, [sp, #8]
 800f44e:	68a2      	ldr	r2, [r4, #8]
 800f450:	b152      	cbz	r2, 800f468 <_scanf_float+0x64>
 800f452:	683b      	ldr	r3, [r7, #0]
 800f454:	781b      	ldrb	r3, [r3, #0]
 800f456:	2b4e      	cmp	r3, #78	@ 0x4e
 800f458:	d864      	bhi.n	800f524 <_scanf_float+0x120>
 800f45a:	2b40      	cmp	r3, #64	@ 0x40
 800f45c:	d83c      	bhi.n	800f4d8 <_scanf_float+0xd4>
 800f45e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f462:	b2c8      	uxtb	r0, r1
 800f464:	280e      	cmp	r0, #14
 800f466:	d93a      	bls.n	800f4de <_scanf_float+0xda>
 800f468:	f1b9 0f00 	cmp.w	r9, #0
 800f46c:	d003      	beq.n	800f476 <_scanf_float+0x72>
 800f46e:	6823      	ldr	r3, [r4, #0]
 800f470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f474:	6023      	str	r3, [r4, #0]
 800f476:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f47a:	f1ba 0f01 	cmp.w	sl, #1
 800f47e:	f200 8117 	bhi.w	800f6b0 <_scanf_float+0x2ac>
 800f482:	9b01      	ldr	r3, [sp, #4]
 800f484:	429e      	cmp	r6, r3
 800f486:	f200 8108 	bhi.w	800f69a <_scanf_float+0x296>
 800f48a:	2001      	movs	r0, #1
 800f48c:	b007      	add	sp, #28
 800f48e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f492:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f496:	2a0d      	cmp	r2, #13
 800f498:	d8e6      	bhi.n	800f468 <_scanf_float+0x64>
 800f49a:	a101      	add	r1, pc, #4	@ (adr r1, 800f4a0 <_scanf_float+0x9c>)
 800f49c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f4a0:	0800f5e7 	.word	0x0800f5e7
 800f4a4:	0800f469 	.word	0x0800f469
 800f4a8:	0800f469 	.word	0x0800f469
 800f4ac:	0800f469 	.word	0x0800f469
 800f4b0:	0800f647 	.word	0x0800f647
 800f4b4:	0800f61f 	.word	0x0800f61f
 800f4b8:	0800f469 	.word	0x0800f469
 800f4bc:	0800f469 	.word	0x0800f469
 800f4c0:	0800f5f5 	.word	0x0800f5f5
 800f4c4:	0800f469 	.word	0x0800f469
 800f4c8:	0800f469 	.word	0x0800f469
 800f4cc:	0800f469 	.word	0x0800f469
 800f4d0:	0800f469 	.word	0x0800f469
 800f4d4:	0800f5ad 	.word	0x0800f5ad
 800f4d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f4dc:	e7db      	b.n	800f496 <_scanf_float+0x92>
 800f4de:	290e      	cmp	r1, #14
 800f4e0:	d8c2      	bhi.n	800f468 <_scanf_float+0x64>
 800f4e2:	a001      	add	r0, pc, #4	@ (adr r0, 800f4e8 <_scanf_float+0xe4>)
 800f4e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f4e8:	0800f59d 	.word	0x0800f59d
 800f4ec:	0800f469 	.word	0x0800f469
 800f4f0:	0800f59d 	.word	0x0800f59d
 800f4f4:	0800f633 	.word	0x0800f633
 800f4f8:	0800f469 	.word	0x0800f469
 800f4fc:	0800f545 	.word	0x0800f545
 800f500:	0800f583 	.word	0x0800f583
 800f504:	0800f583 	.word	0x0800f583
 800f508:	0800f583 	.word	0x0800f583
 800f50c:	0800f583 	.word	0x0800f583
 800f510:	0800f583 	.word	0x0800f583
 800f514:	0800f583 	.word	0x0800f583
 800f518:	0800f583 	.word	0x0800f583
 800f51c:	0800f583 	.word	0x0800f583
 800f520:	0800f583 	.word	0x0800f583
 800f524:	2b6e      	cmp	r3, #110	@ 0x6e
 800f526:	d809      	bhi.n	800f53c <_scanf_float+0x138>
 800f528:	2b60      	cmp	r3, #96	@ 0x60
 800f52a:	d8b2      	bhi.n	800f492 <_scanf_float+0x8e>
 800f52c:	2b54      	cmp	r3, #84	@ 0x54
 800f52e:	d07b      	beq.n	800f628 <_scanf_float+0x224>
 800f530:	2b59      	cmp	r3, #89	@ 0x59
 800f532:	d199      	bne.n	800f468 <_scanf_float+0x64>
 800f534:	2d07      	cmp	r5, #7
 800f536:	d197      	bne.n	800f468 <_scanf_float+0x64>
 800f538:	2508      	movs	r5, #8
 800f53a:	e02c      	b.n	800f596 <_scanf_float+0x192>
 800f53c:	2b74      	cmp	r3, #116	@ 0x74
 800f53e:	d073      	beq.n	800f628 <_scanf_float+0x224>
 800f540:	2b79      	cmp	r3, #121	@ 0x79
 800f542:	e7f6      	b.n	800f532 <_scanf_float+0x12e>
 800f544:	6821      	ldr	r1, [r4, #0]
 800f546:	05c8      	lsls	r0, r1, #23
 800f548:	d51b      	bpl.n	800f582 <_scanf_float+0x17e>
 800f54a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f54e:	6021      	str	r1, [r4, #0]
 800f550:	f109 0901 	add.w	r9, r9, #1
 800f554:	f1bb 0f00 	cmp.w	fp, #0
 800f558:	d003      	beq.n	800f562 <_scanf_float+0x15e>
 800f55a:	3201      	adds	r2, #1
 800f55c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f560:	60a2      	str	r2, [r4, #8]
 800f562:	68a3      	ldr	r3, [r4, #8]
 800f564:	3b01      	subs	r3, #1
 800f566:	60a3      	str	r3, [r4, #8]
 800f568:	6923      	ldr	r3, [r4, #16]
 800f56a:	3301      	adds	r3, #1
 800f56c:	6123      	str	r3, [r4, #16]
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	3b01      	subs	r3, #1
 800f572:	2b00      	cmp	r3, #0
 800f574:	607b      	str	r3, [r7, #4]
 800f576:	f340 8087 	ble.w	800f688 <_scanf_float+0x284>
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	3301      	adds	r3, #1
 800f57e:	603b      	str	r3, [r7, #0]
 800f580:	e765      	b.n	800f44e <_scanf_float+0x4a>
 800f582:	eb1a 0105 	adds.w	r1, sl, r5
 800f586:	f47f af6f 	bne.w	800f468 <_scanf_float+0x64>
 800f58a:	6822      	ldr	r2, [r4, #0]
 800f58c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f590:	6022      	str	r2, [r4, #0]
 800f592:	460d      	mov	r5, r1
 800f594:	468a      	mov	sl, r1
 800f596:	f806 3b01 	strb.w	r3, [r6], #1
 800f59a:	e7e2      	b.n	800f562 <_scanf_float+0x15e>
 800f59c:	6822      	ldr	r2, [r4, #0]
 800f59e:	0610      	lsls	r0, r2, #24
 800f5a0:	f57f af62 	bpl.w	800f468 <_scanf_float+0x64>
 800f5a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f5a8:	6022      	str	r2, [r4, #0]
 800f5aa:	e7f4      	b.n	800f596 <_scanf_float+0x192>
 800f5ac:	f1ba 0f00 	cmp.w	sl, #0
 800f5b0:	d10e      	bne.n	800f5d0 <_scanf_float+0x1cc>
 800f5b2:	f1b9 0f00 	cmp.w	r9, #0
 800f5b6:	d10e      	bne.n	800f5d6 <_scanf_float+0x1d2>
 800f5b8:	6822      	ldr	r2, [r4, #0]
 800f5ba:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f5be:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f5c2:	d108      	bne.n	800f5d6 <_scanf_float+0x1d2>
 800f5c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f5c8:	6022      	str	r2, [r4, #0]
 800f5ca:	f04f 0a01 	mov.w	sl, #1
 800f5ce:	e7e2      	b.n	800f596 <_scanf_float+0x192>
 800f5d0:	f1ba 0f02 	cmp.w	sl, #2
 800f5d4:	d055      	beq.n	800f682 <_scanf_float+0x27e>
 800f5d6:	2d01      	cmp	r5, #1
 800f5d8:	d002      	beq.n	800f5e0 <_scanf_float+0x1dc>
 800f5da:	2d04      	cmp	r5, #4
 800f5dc:	f47f af44 	bne.w	800f468 <_scanf_float+0x64>
 800f5e0:	3501      	adds	r5, #1
 800f5e2:	b2ed      	uxtb	r5, r5
 800f5e4:	e7d7      	b.n	800f596 <_scanf_float+0x192>
 800f5e6:	f1ba 0f01 	cmp.w	sl, #1
 800f5ea:	f47f af3d 	bne.w	800f468 <_scanf_float+0x64>
 800f5ee:	f04f 0a02 	mov.w	sl, #2
 800f5f2:	e7d0      	b.n	800f596 <_scanf_float+0x192>
 800f5f4:	b97d      	cbnz	r5, 800f616 <_scanf_float+0x212>
 800f5f6:	f1b9 0f00 	cmp.w	r9, #0
 800f5fa:	f47f af38 	bne.w	800f46e <_scanf_float+0x6a>
 800f5fe:	6822      	ldr	r2, [r4, #0]
 800f600:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f604:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f608:	f040 8108 	bne.w	800f81c <_scanf_float+0x418>
 800f60c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f610:	6022      	str	r2, [r4, #0]
 800f612:	2501      	movs	r5, #1
 800f614:	e7bf      	b.n	800f596 <_scanf_float+0x192>
 800f616:	2d03      	cmp	r5, #3
 800f618:	d0e2      	beq.n	800f5e0 <_scanf_float+0x1dc>
 800f61a:	2d05      	cmp	r5, #5
 800f61c:	e7de      	b.n	800f5dc <_scanf_float+0x1d8>
 800f61e:	2d02      	cmp	r5, #2
 800f620:	f47f af22 	bne.w	800f468 <_scanf_float+0x64>
 800f624:	2503      	movs	r5, #3
 800f626:	e7b6      	b.n	800f596 <_scanf_float+0x192>
 800f628:	2d06      	cmp	r5, #6
 800f62a:	f47f af1d 	bne.w	800f468 <_scanf_float+0x64>
 800f62e:	2507      	movs	r5, #7
 800f630:	e7b1      	b.n	800f596 <_scanf_float+0x192>
 800f632:	6822      	ldr	r2, [r4, #0]
 800f634:	0591      	lsls	r1, r2, #22
 800f636:	f57f af17 	bpl.w	800f468 <_scanf_float+0x64>
 800f63a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f63e:	6022      	str	r2, [r4, #0]
 800f640:	f8cd 9008 	str.w	r9, [sp, #8]
 800f644:	e7a7      	b.n	800f596 <_scanf_float+0x192>
 800f646:	6822      	ldr	r2, [r4, #0]
 800f648:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f64c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f650:	d006      	beq.n	800f660 <_scanf_float+0x25c>
 800f652:	0550      	lsls	r0, r2, #21
 800f654:	f57f af08 	bpl.w	800f468 <_scanf_float+0x64>
 800f658:	f1b9 0f00 	cmp.w	r9, #0
 800f65c:	f000 80de 	beq.w	800f81c <_scanf_float+0x418>
 800f660:	0591      	lsls	r1, r2, #22
 800f662:	bf58      	it	pl
 800f664:	9902      	ldrpl	r1, [sp, #8]
 800f666:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f66a:	bf58      	it	pl
 800f66c:	eba9 0101 	subpl.w	r1, r9, r1
 800f670:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f674:	bf58      	it	pl
 800f676:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f67a:	6022      	str	r2, [r4, #0]
 800f67c:	f04f 0900 	mov.w	r9, #0
 800f680:	e789      	b.n	800f596 <_scanf_float+0x192>
 800f682:	f04f 0a03 	mov.w	sl, #3
 800f686:	e786      	b.n	800f596 <_scanf_float+0x192>
 800f688:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f68c:	4639      	mov	r1, r7
 800f68e:	4640      	mov	r0, r8
 800f690:	4798      	blx	r3
 800f692:	2800      	cmp	r0, #0
 800f694:	f43f aedb 	beq.w	800f44e <_scanf_float+0x4a>
 800f698:	e6e6      	b.n	800f468 <_scanf_float+0x64>
 800f69a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f69e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f6a2:	463a      	mov	r2, r7
 800f6a4:	4640      	mov	r0, r8
 800f6a6:	4798      	blx	r3
 800f6a8:	6923      	ldr	r3, [r4, #16]
 800f6aa:	3b01      	subs	r3, #1
 800f6ac:	6123      	str	r3, [r4, #16]
 800f6ae:	e6e8      	b.n	800f482 <_scanf_float+0x7e>
 800f6b0:	1e6b      	subs	r3, r5, #1
 800f6b2:	2b06      	cmp	r3, #6
 800f6b4:	d824      	bhi.n	800f700 <_scanf_float+0x2fc>
 800f6b6:	2d02      	cmp	r5, #2
 800f6b8:	d836      	bhi.n	800f728 <_scanf_float+0x324>
 800f6ba:	9b01      	ldr	r3, [sp, #4]
 800f6bc:	429e      	cmp	r6, r3
 800f6be:	f67f aee4 	bls.w	800f48a <_scanf_float+0x86>
 800f6c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f6ca:	463a      	mov	r2, r7
 800f6cc:	4640      	mov	r0, r8
 800f6ce:	4798      	blx	r3
 800f6d0:	6923      	ldr	r3, [r4, #16]
 800f6d2:	3b01      	subs	r3, #1
 800f6d4:	6123      	str	r3, [r4, #16]
 800f6d6:	e7f0      	b.n	800f6ba <_scanf_float+0x2b6>
 800f6d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6dc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f6e0:	463a      	mov	r2, r7
 800f6e2:	4640      	mov	r0, r8
 800f6e4:	4798      	blx	r3
 800f6e6:	6923      	ldr	r3, [r4, #16]
 800f6e8:	3b01      	subs	r3, #1
 800f6ea:	6123      	str	r3, [r4, #16]
 800f6ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f6f0:	fa5f fa8a 	uxtb.w	sl, sl
 800f6f4:	f1ba 0f02 	cmp.w	sl, #2
 800f6f8:	d1ee      	bne.n	800f6d8 <_scanf_float+0x2d4>
 800f6fa:	3d03      	subs	r5, #3
 800f6fc:	b2ed      	uxtb	r5, r5
 800f6fe:	1b76      	subs	r6, r6, r5
 800f700:	6823      	ldr	r3, [r4, #0]
 800f702:	05da      	lsls	r2, r3, #23
 800f704:	d530      	bpl.n	800f768 <_scanf_float+0x364>
 800f706:	055b      	lsls	r3, r3, #21
 800f708:	d511      	bpl.n	800f72e <_scanf_float+0x32a>
 800f70a:	9b01      	ldr	r3, [sp, #4]
 800f70c:	429e      	cmp	r6, r3
 800f70e:	f67f aebc 	bls.w	800f48a <_scanf_float+0x86>
 800f712:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f716:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f71a:	463a      	mov	r2, r7
 800f71c:	4640      	mov	r0, r8
 800f71e:	4798      	blx	r3
 800f720:	6923      	ldr	r3, [r4, #16]
 800f722:	3b01      	subs	r3, #1
 800f724:	6123      	str	r3, [r4, #16]
 800f726:	e7f0      	b.n	800f70a <_scanf_float+0x306>
 800f728:	46aa      	mov	sl, r5
 800f72a:	46b3      	mov	fp, r6
 800f72c:	e7de      	b.n	800f6ec <_scanf_float+0x2e8>
 800f72e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f732:	6923      	ldr	r3, [r4, #16]
 800f734:	2965      	cmp	r1, #101	@ 0x65
 800f736:	f103 33ff 	add.w	r3, r3, #4294967295
 800f73a:	f106 35ff 	add.w	r5, r6, #4294967295
 800f73e:	6123      	str	r3, [r4, #16]
 800f740:	d00c      	beq.n	800f75c <_scanf_float+0x358>
 800f742:	2945      	cmp	r1, #69	@ 0x45
 800f744:	d00a      	beq.n	800f75c <_scanf_float+0x358>
 800f746:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f74a:	463a      	mov	r2, r7
 800f74c:	4640      	mov	r0, r8
 800f74e:	4798      	blx	r3
 800f750:	6923      	ldr	r3, [r4, #16]
 800f752:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f756:	3b01      	subs	r3, #1
 800f758:	1eb5      	subs	r5, r6, #2
 800f75a:	6123      	str	r3, [r4, #16]
 800f75c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f760:	463a      	mov	r2, r7
 800f762:	4640      	mov	r0, r8
 800f764:	4798      	blx	r3
 800f766:	462e      	mov	r6, r5
 800f768:	6822      	ldr	r2, [r4, #0]
 800f76a:	f012 0210 	ands.w	r2, r2, #16
 800f76e:	d001      	beq.n	800f774 <_scanf_float+0x370>
 800f770:	2000      	movs	r0, #0
 800f772:	e68b      	b.n	800f48c <_scanf_float+0x88>
 800f774:	7032      	strb	r2, [r6, #0]
 800f776:	6823      	ldr	r3, [r4, #0]
 800f778:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f77c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f780:	d11c      	bne.n	800f7bc <_scanf_float+0x3b8>
 800f782:	9b02      	ldr	r3, [sp, #8]
 800f784:	454b      	cmp	r3, r9
 800f786:	eba3 0209 	sub.w	r2, r3, r9
 800f78a:	d123      	bne.n	800f7d4 <_scanf_float+0x3d0>
 800f78c:	9901      	ldr	r1, [sp, #4]
 800f78e:	2200      	movs	r2, #0
 800f790:	4640      	mov	r0, r8
 800f792:	f7ff f9cd 	bl	800eb30 <_strtod_r>
 800f796:	9b03      	ldr	r3, [sp, #12]
 800f798:	6821      	ldr	r1, [r4, #0]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	f011 0f02 	tst.w	r1, #2
 800f7a0:	ec57 6b10 	vmov	r6, r7, d0
 800f7a4:	f103 0204 	add.w	r2, r3, #4
 800f7a8:	d01f      	beq.n	800f7ea <_scanf_float+0x3e6>
 800f7aa:	9903      	ldr	r1, [sp, #12]
 800f7ac:	600a      	str	r2, [r1, #0]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	e9c3 6700 	strd	r6, r7, [r3]
 800f7b4:	68e3      	ldr	r3, [r4, #12]
 800f7b6:	3301      	adds	r3, #1
 800f7b8:	60e3      	str	r3, [r4, #12]
 800f7ba:	e7d9      	b.n	800f770 <_scanf_float+0x36c>
 800f7bc:	9b04      	ldr	r3, [sp, #16]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d0e4      	beq.n	800f78c <_scanf_float+0x388>
 800f7c2:	9905      	ldr	r1, [sp, #20]
 800f7c4:	230a      	movs	r3, #10
 800f7c6:	3101      	adds	r1, #1
 800f7c8:	4640      	mov	r0, r8
 800f7ca:	f002 f9e9 	bl	8011ba0 <_strtol_r>
 800f7ce:	9b04      	ldr	r3, [sp, #16]
 800f7d0:	9e05      	ldr	r6, [sp, #20]
 800f7d2:	1ac2      	subs	r2, r0, r3
 800f7d4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f7d8:	429e      	cmp	r6, r3
 800f7da:	bf28      	it	cs
 800f7dc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f7e0:	4910      	ldr	r1, [pc, #64]	@ (800f824 <_scanf_float+0x420>)
 800f7e2:	4630      	mov	r0, r6
 800f7e4:	f000 f8e4 	bl	800f9b0 <siprintf>
 800f7e8:	e7d0      	b.n	800f78c <_scanf_float+0x388>
 800f7ea:	f011 0f04 	tst.w	r1, #4
 800f7ee:	9903      	ldr	r1, [sp, #12]
 800f7f0:	600a      	str	r2, [r1, #0]
 800f7f2:	d1dc      	bne.n	800f7ae <_scanf_float+0x3aa>
 800f7f4:	681d      	ldr	r5, [r3, #0]
 800f7f6:	4632      	mov	r2, r6
 800f7f8:	463b      	mov	r3, r7
 800f7fa:	4630      	mov	r0, r6
 800f7fc:	4639      	mov	r1, r7
 800f7fe:	f7f1 f9bd 	bl	8000b7c <__aeabi_dcmpun>
 800f802:	b128      	cbz	r0, 800f810 <_scanf_float+0x40c>
 800f804:	4808      	ldr	r0, [pc, #32]	@ (800f828 <_scanf_float+0x424>)
 800f806:	f000 f9ff 	bl	800fc08 <nanf>
 800f80a:	ed85 0a00 	vstr	s0, [r5]
 800f80e:	e7d1      	b.n	800f7b4 <_scanf_float+0x3b0>
 800f810:	4630      	mov	r0, r6
 800f812:	4639      	mov	r1, r7
 800f814:	f7f1 fa10 	bl	8000c38 <__aeabi_d2f>
 800f818:	6028      	str	r0, [r5, #0]
 800f81a:	e7cb      	b.n	800f7b4 <_scanf_float+0x3b0>
 800f81c:	f04f 0900 	mov.w	r9, #0
 800f820:	e629      	b.n	800f476 <_scanf_float+0x72>
 800f822:	bf00      	nop
 800f824:	08012ac4 	.word	0x08012ac4
 800f828:	08012e65 	.word	0x08012e65

0800f82c <std>:
 800f82c:	2300      	movs	r3, #0
 800f82e:	b510      	push	{r4, lr}
 800f830:	4604      	mov	r4, r0
 800f832:	e9c0 3300 	strd	r3, r3, [r0]
 800f836:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f83a:	6083      	str	r3, [r0, #8]
 800f83c:	8181      	strh	r1, [r0, #12]
 800f83e:	6643      	str	r3, [r0, #100]	@ 0x64
 800f840:	81c2      	strh	r2, [r0, #14]
 800f842:	6183      	str	r3, [r0, #24]
 800f844:	4619      	mov	r1, r3
 800f846:	2208      	movs	r2, #8
 800f848:	305c      	adds	r0, #92	@ 0x5c
 800f84a:	f000 f935 	bl	800fab8 <memset>
 800f84e:	4b0d      	ldr	r3, [pc, #52]	@ (800f884 <std+0x58>)
 800f850:	6263      	str	r3, [r4, #36]	@ 0x24
 800f852:	4b0d      	ldr	r3, [pc, #52]	@ (800f888 <std+0x5c>)
 800f854:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f856:	4b0d      	ldr	r3, [pc, #52]	@ (800f88c <std+0x60>)
 800f858:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f85a:	4b0d      	ldr	r3, [pc, #52]	@ (800f890 <std+0x64>)
 800f85c:	6323      	str	r3, [r4, #48]	@ 0x30
 800f85e:	4b0d      	ldr	r3, [pc, #52]	@ (800f894 <std+0x68>)
 800f860:	6224      	str	r4, [r4, #32]
 800f862:	429c      	cmp	r4, r3
 800f864:	d006      	beq.n	800f874 <std+0x48>
 800f866:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f86a:	4294      	cmp	r4, r2
 800f86c:	d002      	beq.n	800f874 <std+0x48>
 800f86e:	33d0      	adds	r3, #208	@ 0xd0
 800f870:	429c      	cmp	r4, r3
 800f872:	d105      	bne.n	800f880 <std+0x54>
 800f874:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f87c:	f000 b9aa 	b.w	800fbd4 <__retarget_lock_init_recursive>
 800f880:	bd10      	pop	{r4, pc}
 800f882:	bf00      	nop
 800f884:	0800f9f1 	.word	0x0800f9f1
 800f888:	0800fa13 	.word	0x0800fa13
 800f88c:	0800fa4b 	.word	0x0800fa4b
 800f890:	0800fa6f 	.word	0x0800fa6f
 800f894:	200009c8 	.word	0x200009c8

0800f898 <stdio_exit_handler>:
 800f898:	4a02      	ldr	r2, [pc, #8]	@ (800f8a4 <stdio_exit_handler+0xc>)
 800f89a:	4903      	ldr	r1, [pc, #12]	@ (800f8a8 <stdio_exit_handler+0x10>)
 800f89c:	4803      	ldr	r0, [pc, #12]	@ (800f8ac <stdio_exit_handler+0x14>)
 800f89e:	f000 b869 	b.w	800f974 <_fwalk_sglue>
 800f8a2:	bf00      	nop
 800f8a4:	200000b4 	.word	0x200000b4
 800f8a8:	08011f75 	.word	0x08011f75
 800f8ac:	20000230 	.word	0x20000230

0800f8b0 <cleanup_stdio>:
 800f8b0:	6841      	ldr	r1, [r0, #4]
 800f8b2:	4b0c      	ldr	r3, [pc, #48]	@ (800f8e4 <cleanup_stdio+0x34>)
 800f8b4:	4299      	cmp	r1, r3
 800f8b6:	b510      	push	{r4, lr}
 800f8b8:	4604      	mov	r4, r0
 800f8ba:	d001      	beq.n	800f8c0 <cleanup_stdio+0x10>
 800f8bc:	f002 fb5a 	bl	8011f74 <_fflush_r>
 800f8c0:	68a1      	ldr	r1, [r4, #8]
 800f8c2:	4b09      	ldr	r3, [pc, #36]	@ (800f8e8 <cleanup_stdio+0x38>)
 800f8c4:	4299      	cmp	r1, r3
 800f8c6:	d002      	beq.n	800f8ce <cleanup_stdio+0x1e>
 800f8c8:	4620      	mov	r0, r4
 800f8ca:	f002 fb53 	bl	8011f74 <_fflush_r>
 800f8ce:	68e1      	ldr	r1, [r4, #12]
 800f8d0:	4b06      	ldr	r3, [pc, #24]	@ (800f8ec <cleanup_stdio+0x3c>)
 800f8d2:	4299      	cmp	r1, r3
 800f8d4:	d004      	beq.n	800f8e0 <cleanup_stdio+0x30>
 800f8d6:	4620      	mov	r0, r4
 800f8d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8dc:	f002 bb4a 	b.w	8011f74 <_fflush_r>
 800f8e0:	bd10      	pop	{r4, pc}
 800f8e2:	bf00      	nop
 800f8e4:	200009c8 	.word	0x200009c8
 800f8e8:	20000a30 	.word	0x20000a30
 800f8ec:	20000a98 	.word	0x20000a98

0800f8f0 <global_stdio_init.part.0>:
 800f8f0:	b510      	push	{r4, lr}
 800f8f2:	4b0b      	ldr	r3, [pc, #44]	@ (800f920 <global_stdio_init.part.0+0x30>)
 800f8f4:	4c0b      	ldr	r4, [pc, #44]	@ (800f924 <global_stdio_init.part.0+0x34>)
 800f8f6:	4a0c      	ldr	r2, [pc, #48]	@ (800f928 <global_stdio_init.part.0+0x38>)
 800f8f8:	601a      	str	r2, [r3, #0]
 800f8fa:	4620      	mov	r0, r4
 800f8fc:	2200      	movs	r2, #0
 800f8fe:	2104      	movs	r1, #4
 800f900:	f7ff ff94 	bl	800f82c <std>
 800f904:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f908:	2201      	movs	r2, #1
 800f90a:	2109      	movs	r1, #9
 800f90c:	f7ff ff8e 	bl	800f82c <std>
 800f910:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f914:	2202      	movs	r2, #2
 800f916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f91a:	2112      	movs	r1, #18
 800f91c:	f7ff bf86 	b.w	800f82c <std>
 800f920:	20000b00 	.word	0x20000b00
 800f924:	200009c8 	.word	0x200009c8
 800f928:	0800f899 	.word	0x0800f899

0800f92c <__sfp_lock_acquire>:
 800f92c:	4801      	ldr	r0, [pc, #4]	@ (800f934 <__sfp_lock_acquire+0x8>)
 800f92e:	f000 b952 	b.w	800fbd6 <__retarget_lock_acquire_recursive>
 800f932:	bf00      	nop
 800f934:	20000b09 	.word	0x20000b09

0800f938 <__sfp_lock_release>:
 800f938:	4801      	ldr	r0, [pc, #4]	@ (800f940 <__sfp_lock_release+0x8>)
 800f93a:	f000 b94d 	b.w	800fbd8 <__retarget_lock_release_recursive>
 800f93e:	bf00      	nop
 800f940:	20000b09 	.word	0x20000b09

0800f944 <__sinit>:
 800f944:	b510      	push	{r4, lr}
 800f946:	4604      	mov	r4, r0
 800f948:	f7ff fff0 	bl	800f92c <__sfp_lock_acquire>
 800f94c:	6a23      	ldr	r3, [r4, #32]
 800f94e:	b11b      	cbz	r3, 800f958 <__sinit+0x14>
 800f950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f954:	f7ff bff0 	b.w	800f938 <__sfp_lock_release>
 800f958:	4b04      	ldr	r3, [pc, #16]	@ (800f96c <__sinit+0x28>)
 800f95a:	6223      	str	r3, [r4, #32]
 800f95c:	4b04      	ldr	r3, [pc, #16]	@ (800f970 <__sinit+0x2c>)
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	2b00      	cmp	r3, #0
 800f962:	d1f5      	bne.n	800f950 <__sinit+0xc>
 800f964:	f7ff ffc4 	bl	800f8f0 <global_stdio_init.part.0>
 800f968:	e7f2      	b.n	800f950 <__sinit+0xc>
 800f96a:	bf00      	nop
 800f96c:	0800f8b1 	.word	0x0800f8b1
 800f970:	20000b00 	.word	0x20000b00

0800f974 <_fwalk_sglue>:
 800f974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f978:	4607      	mov	r7, r0
 800f97a:	4688      	mov	r8, r1
 800f97c:	4614      	mov	r4, r2
 800f97e:	2600      	movs	r6, #0
 800f980:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f984:	f1b9 0901 	subs.w	r9, r9, #1
 800f988:	d505      	bpl.n	800f996 <_fwalk_sglue+0x22>
 800f98a:	6824      	ldr	r4, [r4, #0]
 800f98c:	2c00      	cmp	r4, #0
 800f98e:	d1f7      	bne.n	800f980 <_fwalk_sglue+0xc>
 800f990:	4630      	mov	r0, r6
 800f992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f996:	89ab      	ldrh	r3, [r5, #12]
 800f998:	2b01      	cmp	r3, #1
 800f99a:	d907      	bls.n	800f9ac <_fwalk_sglue+0x38>
 800f99c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f9a0:	3301      	adds	r3, #1
 800f9a2:	d003      	beq.n	800f9ac <_fwalk_sglue+0x38>
 800f9a4:	4629      	mov	r1, r5
 800f9a6:	4638      	mov	r0, r7
 800f9a8:	47c0      	blx	r8
 800f9aa:	4306      	orrs	r6, r0
 800f9ac:	3568      	adds	r5, #104	@ 0x68
 800f9ae:	e7e9      	b.n	800f984 <_fwalk_sglue+0x10>

0800f9b0 <siprintf>:
 800f9b0:	b40e      	push	{r1, r2, r3}
 800f9b2:	b500      	push	{lr}
 800f9b4:	b09c      	sub	sp, #112	@ 0x70
 800f9b6:	ab1d      	add	r3, sp, #116	@ 0x74
 800f9b8:	9002      	str	r0, [sp, #8]
 800f9ba:	9006      	str	r0, [sp, #24]
 800f9bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f9c0:	4809      	ldr	r0, [pc, #36]	@ (800f9e8 <siprintf+0x38>)
 800f9c2:	9107      	str	r1, [sp, #28]
 800f9c4:	9104      	str	r1, [sp, #16]
 800f9c6:	4909      	ldr	r1, [pc, #36]	@ (800f9ec <siprintf+0x3c>)
 800f9c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f9cc:	9105      	str	r1, [sp, #20]
 800f9ce:	6800      	ldr	r0, [r0, #0]
 800f9d0:	9301      	str	r3, [sp, #4]
 800f9d2:	a902      	add	r1, sp, #8
 800f9d4:	f002 f94e 	bl	8011c74 <_svfiprintf_r>
 800f9d8:	9b02      	ldr	r3, [sp, #8]
 800f9da:	2200      	movs	r2, #0
 800f9dc:	701a      	strb	r2, [r3, #0]
 800f9de:	b01c      	add	sp, #112	@ 0x70
 800f9e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f9e4:	b003      	add	sp, #12
 800f9e6:	4770      	bx	lr
 800f9e8:	2000022c 	.word	0x2000022c
 800f9ec:	ffff0208 	.word	0xffff0208

0800f9f0 <__sread>:
 800f9f0:	b510      	push	{r4, lr}
 800f9f2:	460c      	mov	r4, r1
 800f9f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9f8:	f000 f89e 	bl	800fb38 <_read_r>
 800f9fc:	2800      	cmp	r0, #0
 800f9fe:	bfab      	itete	ge
 800fa00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fa02:	89a3      	ldrhlt	r3, [r4, #12]
 800fa04:	181b      	addge	r3, r3, r0
 800fa06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fa0a:	bfac      	ite	ge
 800fa0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fa0e:	81a3      	strhlt	r3, [r4, #12]
 800fa10:	bd10      	pop	{r4, pc}

0800fa12 <__swrite>:
 800fa12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa16:	461f      	mov	r7, r3
 800fa18:	898b      	ldrh	r3, [r1, #12]
 800fa1a:	05db      	lsls	r3, r3, #23
 800fa1c:	4605      	mov	r5, r0
 800fa1e:	460c      	mov	r4, r1
 800fa20:	4616      	mov	r6, r2
 800fa22:	d505      	bpl.n	800fa30 <__swrite+0x1e>
 800fa24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa28:	2302      	movs	r3, #2
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	f000 f872 	bl	800fb14 <_lseek_r>
 800fa30:	89a3      	ldrh	r3, [r4, #12]
 800fa32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fa3a:	81a3      	strh	r3, [r4, #12]
 800fa3c:	4632      	mov	r2, r6
 800fa3e:	463b      	mov	r3, r7
 800fa40:	4628      	mov	r0, r5
 800fa42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa46:	f000 b889 	b.w	800fb5c <_write_r>

0800fa4a <__sseek>:
 800fa4a:	b510      	push	{r4, lr}
 800fa4c:	460c      	mov	r4, r1
 800fa4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa52:	f000 f85f 	bl	800fb14 <_lseek_r>
 800fa56:	1c43      	adds	r3, r0, #1
 800fa58:	89a3      	ldrh	r3, [r4, #12]
 800fa5a:	bf15      	itete	ne
 800fa5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fa5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fa62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fa66:	81a3      	strheq	r3, [r4, #12]
 800fa68:	bf18      	it	ne
 800fa6a:	81a3      	strhne	r3, [r4, #12]
 800fa6c:	bd10      	pop	{r4, pc}

0800fa6e <__sclose>:
 800fa6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa72:	f000 b83f 	b.w	800faf4 <_close_r>
	...

0800fa78 <_vsiprintf_r>:
 800fa78:	b500      	push	{lr}
 800fa7a:	b09b      	sub	sp, #108	@ 0x6c
 800fa7c:	9100      	str	r1, [sp, #0]
 800fa7e:	9104      	str	r1, [sp, #16]
 800fa80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fa84:	9105      	str	r1, [sp, #20]
 800fa86:	9102      	str	r1, [sp, #8]
 800fa88:	4905      	ldr	r1, [pc, #20]	@ (800faa0 <_vsiprintf_r+0x28>)
 800fa8a:	9103      	str	r1, [sp, #12]
 800fa8c:	4669      	mov	r1, sp
 800fa8e:	f002 f8f1 	bl	8011c74 <_svfiprintf_r>
 800fa92:	9b00      	ldr	r3, [sp, #0]
 800fa94:	2200      	movs	r2, #0
 800fa96:	701a      	strb	r2, [r3, #0]
 800fa98:	b01b      	add	sp, #108	@ 0x6c
 800fa9a:	f85d fb04 	ldr.w	pc, [sp], #4
 800fa9e:	bf00      	nop
 800faa0:	ffff0208 	.word	0xffff0208

0800faa4 <vsiprintf>:
 800faa4:	4613      	mov	r3, r2
 800faa6:	460a      	mov	r2, r1
 800faa8:	4601      	mov	r1, r0
 800faaa:	4802      	ldr	r0, [pc, #8]	@ (800fab4 <vsiprintf+0x10>)
 800faac:	6800      	ldr	r0, [r0, #0]
 800faae:	f7ff bfe3 	b.w	800fa78 <_vsiprintf_r>
 800fab2:	bf00      	nop
 800fab4:	2000022c 	.word	0x2000022c

0800fab8 <memset>:
 800fab8:	4402      	add	r2, r0
 800faba:	4603      	mov	r3, r0
 800fabc:	4293      	cmp	r3, r2
 800fabe:	d100      	bne.n	800fac2 <memset+0xa>
 800fac0:	4770      	bx	lr
 800fac2:	f803 1b01 	strb.w	r1, [r3], #1
 800fac6:	e7f9      	b.n	800fabc <memset+0x4>

0800fac8 <strncmp>:
 800fac8:	b510      	push	{r4, lr}
 800faca:	b16a      	cbz	r2, 800fae8 <strncmp+0x20>
 800facc:	3901      	subs	r1, #1
 800face:	1884      	adds	r4, r0, r2
 800fad0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fad4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fad8:	429a      	cmp	r2, r3
 800fada:	d103      	bne.n	800fae4 <strncmp+0x1c>
 800fadc:	42a0      	cmp	r0, r4
 800fade:	d001      	beq.n	800fae4 <strncmp+0x1c>
 800fae0:	2a00      	cmp	r2, #0
 800fae2:	d1f5      	bne.n	800fad0 <strncmp+0x8>
 800fae4:	1ad0      	subs	r0, r2, r3
 800fae6:	bd10      	pop	{r4, pc}
 800fae8:	4610      	mov	r0, r2
 800faea:	e7fc      	b.n	800fae6 <strncmp+0x1e>

0800faec <_localeconv_r>:
 800faec:	4800      	ldr	r0, [pc, #0]	@ (800faf0 <_localeconv_r+0x4>)
 800faee:	4770      	bx	lr
 800faf0:	200001b0 	.word	0x200001b0

0800faf4 <_close_r>:
 800faf4:	b538      	push	{r3, r4, r5, lr}
 800faf6:	4d06      	ldr	r5, [pc, #24]	@ (800fb10 <_close_r+0x1c>)
 800faf8:	2300      	movs	r3, #0
 800fafa:	4604      	mov	r4, r0
 800fafc:	4608      	mov	r0, r1
 800fafe:	602b      	str	r3, [r5, #0]
 800fb00:	f7f2 fa0e 	bl	8001f20 <_close>
 800fb04:	1c43      	adds	r3, r0, #1
 800fb06:	d102      	bne.n	800fb0e <_close_r+0x1a>
 800fb08:	682b      	ldr	r3, [r5, #0]
 800fb0a:	b103      	cbz	r3, 800fb0e <_close_r+0x1a>
 800fb0c:	6023      	str	r3, [r4, #0]
 800fb0e:	bd38      	pop	{r3, r4, r5, pc}
 800fb10:	20000b04 	.word	0x20000b04

0800fb14 <_lseek_r>:
 800fb14:	b538      	push	{r3, r4, r5, lr}
 800fb16:	4d07      	ldr	r5, [pc, #28]	@ (800fb34 <_lseek_r+0x20>)
 800fb18:	4604      	mov	r4, r0
 800fb1a:	4608      	mov	r0, r1
 800fb1c:	4611      	mov	r1, r2
 800fb1e:	2200      	movs	r2, #0
 800fb20:	602a      	str	r2, [r5, #0]
 800fb22:	461a      	mov	r2, r3
 800fb24:	f7f2 fa23 	bl	8001f6e <_lseek>
 800fb28:	1c43      	adds	r3, r0, #1
 800fb2a:	d102      	bne.n	800fb32 <_lseek_r+0x1e>
 800fb2c:	682b      	ldr	r3, [r5, #0]
 800fb2e:	b103      	cbz	r3, 800fb32 <_lseek_r+0x1e>
 800fb30:	6023      	str	r3, [r4, #0]
 800fb32:	bd38      	pop	{r3, r4, r5, pc}
 800fb34:	20000b04 	.word	0x20000b04

0800fb38 <_read_r>:
 800fb38:	b538      	push	{r3, r4, r5, lr}
 800fb3a:	4d07      	ldr	r5, [pc, #28]	@ (800fb58 <_read_r+0x20>)
 800fb3c:	4604      	mov	r4, r0
 800fb3e:	4608      	mov	r0, r1
 800fb40:	4611      	mov	r1, r2
 800fb42:	2200      	movs	r2, #0
 800fb44:	602a      	str	r2, [r5, #0]
 800fb46:	461a      	mov	r2, r3
 800fb48:	f7f2 f9b1 	bl	8001eae <_read>
 800fb4c:	1c43      	adds	r3, r0, #1
 800fb4e:	d102      	bne.n	800fb56 <_read_r+0x1e>
 800fb50:	682b      	ldr	r3, [r5, #0]
 800fb52:	b103      	cbz	r3, 800fb56 <_read_r+0x1e>
 800fb54:	6023      	str	r3, [r4, #0]
 800fb56:	bd38      	pop	{r3, r4, r5, pc}
 800fb58:	20000b04 	.word	0x20000b04

0800fb5c <_write_r>:
 800fb5c:	b538      	push	{r3, r4, r5, lr}
 800fb5e:	4d07      	ldr	r5, [pc, #28]	@ (800fb7c <_write_r+0x20>)
 800fb60:	4604      	mov	r4, r0
 800fb62:	4608      	mov	r0, r1
 800fb64:	4611      	mov	r1, r2
 800fb66:	2200      	movs	r2, #0
 800fb68:	602a      	str	r2, [r5, #0]
 800fb6a:	461a      	mov	r2, r3
 800fb6c:	f7f2 f9bc 	bl	8001ee8 <_write>
 800fb70:	1c43      	adds	r3, r0, #1
 800fb72:	d102      	bne.n	800fb7a <_write_r+0x1e>
 800fb74:	682b      	ldr	r3, [r5, #0]
 800fb76:	b103      	cbz	r3, 800fb7a <_write_r+0x1e>
 800fb78:	6023      	str	r3, [r4, #0]
 800fb7a:	bd38      	pop	{r3, r4, r5, pc}
 800fb7c:	20000b04 	.word	0x20000b04

0800fb80 <__errno>:
 800fb80:	4b01      	ldr	r3, [pc, #4]	@ (800fb88 <__errno+0x8>)
 800fb82:	6818      	ldr	r0, [r3, #0]
 800fb84:	4770      	bx	lr
 800fb86:	bf00      	nop
 800fb88:	2000022c 	.word	0x2000022c

0800fb8c <__libc_init_array>:
 800fb8c:	b570      	push	{r4, r5, r6, lr}
 800fb8e:	4d0d      	ldr	r5, [pc, #52]	@ (800fbc4 <__libc_init_array+0x38>)
 800fb90:	4c0d      	ldr	r4, [pc, #52]	@ (800fbc8 <__libc_init_array+0x3c>)
 800fb92:	1b64      	subs	r4, r4, r5
 800fb94:	10a4      	asrs	r4, r4, #2
 800fb96:	2600      	movs	r6, #0
 800fb98:	42a6      	cmp	r6, r4
 800fb9a:	d109      	bne.n	800fbb0 <__libc_init_array+0x24>
 800fb9c:	4d0b      	ldr	r5, [pc, #44]	@ (800fbcc <__libc_init_array+0x40>)
 800fb9e:	4c0c      	ldr	r4, [pc, #48]	@ (800fbd0 <__libc_init_array+0x44>)
 800fba0:	f002 fe90 	bl	80128c4 <_init>
 800fba4:	1b64      	subs	r4, r4, r5
 800fba6:	10a4      	asrs	r4, r4, #2
 800fba8:	2600      	movs	r6, #0
 800fbaa:	42a6      	cmp	r6, r4
 800fbac:	d105      	bne.n	800fbba <__libc_init_array+0x2e>
 800fbae:	bd70      	pop	{r4, r5, r6, pc}
 800fbb0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbb4:	4798      	blx	r3
 800fbb6:	3601      	adds	r6, #1
 800fbb8:	e7ee      	b.n	800fb98 <__libc_init_array+0xc>
 800fbba:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbbe:	4798      	blx	r3
 800fbc0:	3601      	adds	r6, #1
 800fbc2:	e7f2      	b.n	800fbaa <__libc_init_array+0x1e>
 800fbc4:	08012e80 	.word	0x08012e80
 800fbc8:	08012e80 	.word	0x08012e80
 800fbcc:	08012e80 	.word	0x08012e80
 800fbd0:	08012e84 	.word	0x08012e84

0800fbd4 <__retarget_lock_init_recursive>:
 800fbd4:	4770      	bx	lr

0800fbd6 <__retarget_lock_acquire_recursive>:
 800fbd6:	4770      	bx	lr

0800fbd8 <__retarget_lock_release_recursive>:
 800fbd8:	4770      	bx	lr

0800fbda <memcpy>:
 800fbda:	440a      	add	r2, r1
 800fbdc:	4291      	cmp	r1, r2
 800fbde:	f100 33ff 	add.w	r3, r0, #4294967295
 800fbe2:	d100      	bne.n	800fbe6 <memcpy+0xc>
 800fbe4:	4770      	bx	lr
 800fbe6:	b510      	push	{r4, lr}
 800fbe8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fbec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fbf0:	4291      	cmp	r1, r2
 800fbf2:	d1f9      	bne.n	800fbe8 <memcpy+0xe>
 800fbf4:	bd10      	pop	{r4, pc}
	...

0800fbf8 <nan>:
 800fbf8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fc00 <nan+0x8>
 800fbfc:	4770      	bx	lr
 800fbfe:	bf00      	nop
 800fc00:	00000000 	.word	0x00000000
 800fc04:	7ff80000 	.word	0x7ff80000

0800fc08 <nanf>:
 800fc08:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fc10 <nanf+0x8>
 800fc0c:	4770      	bx	lr
 800fc0e:	bf00      	nop
 800fc10:	7fc00000 	.word	0x7fc00000

0800fc14 <quorem>:
 800fc14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc18:	6903      	ldr	r3, [r0, #16]
 800fc1a:	690c      	ldr	r4, [r1, #16]
 800fc1c:	42a3      	cmp	r3, r4
 800fc1e:	4607      	mov	r7, r0
 800fc20:	db7e      	blt.n	800fd20 <quorem+0x10c>
 800fc22:	3c01      	subs	r4, #1
 800fc24:	f101 0814 	add.w	r8, r1, #20
 800fc28:	00a3      	lsls	r3, r4, #2
 800fc2a:	f100 0514 	add.w	r5, r0, #20
 800fc2e:	9300      	str	r3, [sp, #0]
 800fc30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fc34:	9301      	str	r3, [sp, #4]
 800fc36:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fc3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fc3e:	3301      	adds	r3, #1
 800fc40:	429a      	cmp	r2, r3
 800fc42:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fc46:	fbb2 f6f3 	udiv	r6, r2, r3
 800fc4a:	d32e      	bcc.n	800fcaa <quorem+0x96>
 800fc4c:	f04f 0a00 	mov.w	sl, #0
 800fc50:	46c4      	mov	ip, r8
 800fc52:	46ae      	mov	lr, r5
 800fc54:	46d3      	mov	fp, sl
 800fc56:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fc5a:	b298      	uxth	r0, r3
 800fc5c:	fb06 a000 	mla	r0, r6, r0, sl
 800fc60:	0c02      	lsrs	r2, r0, #16
 800fc62:	0c1b      	lsrs	r3, r3, #16
 800fc64:	fb06 2303 	mla	r3, r6, r3, r2
 800fc68:	f8de 2000 	ldr.w	r2, [lr]
 800fc6c:	b280      	uxth	r0, r0
 800fc6e:	b292      	uxth	r2, r2
 800fc70:	1a12      	subs	r2, r2, r0
 800fc72:	445a      	add	r2, fp
 800fc74:	f8de 0000 	ldr.w	r0, [lr]
 800fc78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fc7c:	b29b      	uxth	r3, r3
 800fc7e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fc82:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fc86:	b292      	uxth	r2, r2
 800fc88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fc8c:	45e1      	cmp	r9, ip
 800fc8e:	f84e 2b04 	str.w	r2, [lr], #4
 800fc92:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fc96:	d2de      	bcs.n	800fc56 <quorem+0x42>
 800fc98:	9b00      	ldr	r3, [sp, #0]
 800fc9a:	58eb      	ldr	r3, [r5, r3]
 800fc9c:	b92b      	cbnz	r3, 800fcaa <quorem+0x96>
 800fc9e:	9b01      	ldr	r3, [sp, #4]
 800fca0:	3b04      	subs	r3, #4
 800fca2:	429d      	cmp	r5, r3
 800fca4:	461a      	mov	r2, r3
 800fca6:	d32f      	bcc.n	800fd08 <quorem+0xf4>
 800fca8:	613c      	str	r4, [r7, #16]
 800fcaa:	4638      	mov	r0, r7
 800fcac:	f001 fd10 	bl	80116d0 <__mcmp>
 800fcb0:	2800      	cmp	r0, #0
 800fcb2:	db25      	blt.n	800fd00 <quorem+0xec>
 800fcb4:	4629      	mov	r1, r5
 800fcb6:	2000      	movs	r0, #0
 800fcb8:	f858 2b04 	ldr.w	r2, [r8], #4
 800fcbc:	f8d1 c000 	ldr.w	ip, [r1]
 800fcc0:	fa1f fe82 	uxth.w	lr, r2
 800fcc4:	fa1f f38c 	uxth.w	r3, ip
 800fcc8:	eba3 030e 	sub.w	r3, r3, lr
 800fccc:	4403      	add	r3, r0
 800fcce:	0c12      	lsrs	r2, r2, #16
 800fcd0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fcd4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fcd8:	b29b      	uxth	r3, r3
 800fcda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fcde:	45c1      	cmp	r9, r8
 800fce0:	f841 3b04 	str.w	r3, [r1], #4
 800fce4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fce8:	d2e6      	bcs.n	800fcb8 <quorem+0xa4>
 800fcea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fcee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fcf2:	b922      	cbnz	r2, 800fcfe <quorem+0xea>
 800fcf4:	3b04      	subs	r3, #4
 800fcf6:	429d      	cmp	r5, r3
 800fcf8:	461a      	mov	r2, r3
 800fcfa:	d30b      	bcc.n	800fd14 <quorem+0x100>
 800fcfc:	613c      	str	r4, [r7, #16]
 800fcfe:	3601      	adds	r6, #1
 800fd00:	4630      	mov	r0, r6
 800fd02:	b003      	add	sp, #12
 800fd04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd08:	6812      	ldr	r2, [r2, #0]
 800fd0a:	3b04      	subs	r3, #4
 800fd0c:	2a00      	cmp	r2, #0
 800fd0e:	d1cb      	bne.n	800fca8 <quorem+0x94>
 800fd10:	3c01      	subs	r4, #1
 800fd12:	e7c6      	b.n	800fca2 <quorem+0x8e>
 800fd14:	6812      	ldr	r2, [r2, #0]
 800fd16:	3b04      	subs	r3, #4
 800fd18:	2a00      	cmp	r2, #0
 800fd1a:	d1ef      	bne.n	800fcfc <quorem+0xe8>
 800fd1c:	3c01      	subs	r4, #1
 800fd1e:	e7ea      	b.n	800fcf6 <quorem+0xe2>
 800fd20:	2000      	movs	r0, #0
 800fd22:	e7ee      	b.n	800fd02 <quorem+0xee>
 800fd24:	0000      	movs	r0, r0
	...

0800fd28 <_dtoa_r>:
 800fd28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd2c:	69c7      	ldr	r7, [r0, #28]
 800fd2e:	b099      	sub	sp, #100	@ 0x64
 800fd30:	ed8d 0b02 	vstr	d0, [sp, #8]
 800fd34:	ec55 4b10 	vmov	r4, r5, d0
 800fd38:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800fd3a:	9109      	str	r1, [sp, #36]	@ 0x24
 800fd3c:	4683      	mov	fp, r0
 800fd3e:	920e      	str	r2, [sp, #56]	@ 0x38
 800fd40:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fd42:	b97f      	cbnz	r7, 800fd64 <_dtoa_r+0x3c>
 800fd44:	2010      	movs	r0, #16
 800fd46:	f001 f937 	bl	8010fb8 <malloc>
 800fd4a:	4602      	mov	r2, r0
 800fd4c:	f8cb 001c 	str.w	r0, [fp, #28]
 800fd50:	b920      	cbnz	r0, 800fd5c <_dtoa_r+0x34>
 800fd52:	4ba7      	ldr	r3, [pc, #668]	@ (800fff0 <_dtoa_r+0x2c8>)
 800fd54:	21ef      	movs	r1, #239	@ 0xef
 800fd56:	48a7      	ldr	r0, [pc, #668]	@ (800fff4 <_dtoa_r+0x2cc>)
 800fd58:	f002 f95e 	bl	8012018 <__assert_func>
 800fd5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800fd60:	6007      	str	r7, [r0, #0]
 800fd62:	60c7      	str	r7, [r0, #12]
 800fd64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800fd68:	6819      	ldr	r1, [r3, #0]
 800fd6a:	b159      	cbz	r1, 800fd84 <_dtoa_r+0x5c>
 800fd6c:	685a      	ldr	r2, [r3, #4]
 800fd6e:	604a      	str	r2, [r1, #4]
 800fd70:	2301      	movs	r3, #1
 800fd72:	4093      	lsls	r3, r2
 800fd74:	608b      	str	r3, [r1, #8]
 800fd76:	4658      	mov	r0, fp
 800fd78:	f001 fa26 	bl	80111c8 <_Bfree>
 800fd7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800fd80:	2200      	movs	r2, #0
 800fd82:	601a      	str	r2, [r3, #0]
 800fd84:	1e2b      	subs	r3, r5, #0
 800fd86:	bfb9      	ittee	lt
 800fd88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800fd8c:	9303      	strlt	r3, [sp, #12]
 800fd8e:	2300      	movge	r3, #0
 800fd90:	6033      	strge	r3, [r6, #0]
 800fd92:	9f03      	ldr	r7, [sp, #12]
 800fd94:	4b98      	ldr	r3, [pc, #608]	@ (800fff8 <_dtoa_r+0x2d0>)
 800fd96:	bfbc      	itt	lt
 800fd98:	2201      	movlt	r2, #1
 800fd9a:	6032      	strlt	r2, [r6, #0]
 800fd9c:	43bb      	bics	r3, r7
 800fd9e:	d112      	bne.n	800fdc6 <_dtoa_r+0x9e>
 800fda0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800fda2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800fda6:	6013      	str	r3, [r2, #0]
 800fda8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fdac:	4323      	orrs	r3, r4
 800fdae:	f000 854d 	beq.w	801084c <_dtoa_r+0xb24>
 800fdb2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fdb4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801000c <_dtoa_r+0x2e4>
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	f000 854f 	beq.w	801085c <_dtoa_r+0xb34>
 800fdbe:	f10a 0303 	add.w	r3, sl, #3
 800fdc2:	f000 bd49 	b.w	8010858 <_dtoa_r+0xb30>
 800fdc6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fdca:	2200      	movs	r2, #0
 800fdcc:	ec51 0b17 	vmov	r0, r1, d7
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800fdd6:	f7f0 fe9f 	bl	8000b18 <__aeabi_dcmpeq>
 800fdda:	4680      	mov	r8, r0
 800fddc:	b158      	cbz	r0, 800fdf6 <_dtoa_r+0xce>
 800fdde:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800fde0:	2301      	movs	r3, #1
 800fde2:	6013      	str	r3, [r2, #0]
 800fde4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fde6:	b113      	cbz	r3, 800fdee <_dtoa_r+0xc6>
 800fde8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800fdea:	4b84      	ldr	r3, [pc, #528]	@ (800fffc <_dtoa_r+0x2d4>)
 800fdec:	6013      	str	r3, [r2, #0]
 800fdee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8010010 <_dtoa_r+0x2e8>
 800fdf2:	f000 bd33 	b.w	801085c <_dtoa_r+0xb34>
 800fdf6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fdfa:	aa16      	add	r2, sp, #88	@ 0x58
 800fdfc:	a917      	add	r1, sp, #92	@ 0x5c
 800fdfe:	4658      	mov	r0, fp
 800fe00:	f001 fd86 	bl	8011910 <__d2b>
 800fe04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800fe08:	4681      	mov	r9, r0
 800fe0a:	2e00      	cmp	r6, #0
 800fe0c:	d077      	beq.n	800fefe <_dtoa_r+0x1d6>
 800fe0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fe10:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800fe14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fe18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fe1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800fe20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800fe24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800fe28:	4619      	mov	r1, r3
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	4b74      	ldr	r3, [pc, #464]	@ (8010000 <_dtoa_r+0x2d8>)
 800fe2e:	f7f0 fa53 	bl	80002d8 <__aeabi_dsub>
 800fe32:	a369      	add	r3, pc, #420	@ (adr r3, 800ffd8 <_dtoa_r+0x2b0>)
 800fe34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe38:	f7f0 fc06 	bl	8000648 <__aeabi_dmul>
 800fe3c:	a368      	add	r3, pc, #416	@ (adr r3, 800ffe0 <_dtoa_r+0x2b8>)
 800fe3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe42:	f7f0 fa4b 	bl	80002dc <__adddf3>
 800fe46:	4604      	mov	r4, r0
 800fe48:	4630      	mov	r0, r6
 800fe4a:	460d      	mov	r5, r1
 800fe4c:	f7f0 fb92 	bl	8000574 <__aeabi_i2d>
 800fe50:	a365      	add	r3, pc, #404	@ (adr r3, 800ffe8 <_dtoa_r+0x2c0>)
 800fe52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe56:	f7f0 fbf7 	bl	8000648 <__aeabi_dmul>
 800fe5a:	4602      	mov	r2, r0
 800fe5c:	460b      	mov	r3, r1
 800fe5e:	4620      	mov	r0, r4
 800fe60:	4629      	mov	r1, r5
 800fe62:	f7f0 fa3b 	bl	80002dc <__adddf3>
 800fe66:	4604      	mov	r4, r0
 800fe68:	460d      	mov	r5, r1
 800fe6a:	f7f0 fe9d 	bl	8000ba8 <__aeabi_d2iz>
 800fe6e:	2200      	movs	r2, #0
 800fe70:	4607      	mov	r7, r0
 800fe72:	2300      	movs	r3, #0
 800fe74:	4620      	mov	r0, r4
 800fe76:	4629      	mov	r1, r5
 800fe78:	f7f0 fe58 	bl	8000b2c <__aeabi_dcmplt>
 800fe7c:	b140      	cbz	r0, 800fe90 <_dtoa_r+0x168>
 800fe7e:	4638      	mov	r0, r7
 800fe80:	f7f0 fb78 	bl	8000574 <__aeabi_i2d>
 800fe84:	4622      	mov	r2, r4
 800fe86:	462b      	mov	r3, r5
 800fe88:	f7f0 fe46 	bl	8000b18 <__aeabi_dcmpeq>
 800fe8c:	b900      	cbnz	r0, 800fe90 <_dtoa_r+0x168>
 800fe8e:	3f01      	subs	r7, #1
 800fe90:	2f16      	cmp	r7, #22
 800fe92:	d851      	bhi.n	800ff38 <_dtoa_r+0x210>
 800fe94:	4b5b      	ldr	r3, [pc, #364]	@ (8010004 <_dtoa_r+0x2dc>)
 800fe96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fe9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fea2:	f7f0 fe43 	bl	8000b2c <__aeabi_dcmplt>
 800fea6:	2800      	cmp	r0, #0
 800fea8:	d048      	beq.n	800ff3c <_dtoa_r+0x214>
 800feaa:	3f01      	subs	r7, #1
 800feac:	2300      	movs	r3, #0
 800feae:	9312      	str	r3, [sp, #72]	@ 0x48
 800feb0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800feb2:	1b9b      	subs	r3, r3, r6
 800feb4:	1e5a      	subs	r2, r3, #1
 800feb6:	bf44      	itt	mi
 800feb8:	f1c3 0801 	rsbmi	r8, r3, #1
 800febc:	2300      	movmi	r3, #0
 800febe:	9208      	str	r2, [sp, #32]
 800fec0:	bf54      	ite	pl
 800fec2:	f04f 0800 	movpl.w	r8, #0
 800fec6:	9308      	strmi	r3, [sp, #32]
 800fec8:	2f00      	cmp	r7, #0
 800feca:	db39      	blt.n	800ff40 <_dtoa_r+0x218>
 800fecc:	9b08      	ldr	r3, [sp, #32]
 800fece:	970f      	str	r7, [sp, #60]	@ 0x3c
 800fed0:	443b      	add	r3, r7
 800fed2:	9308      	str	r3, [sp, #32]
 800fed4:	2300      	movs	r3, #0
 800fed6:	930a      	str	r3, [sp, #40]	@ 0x28
 800fed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800feda:	2b09      	cmp	r3, #9
 800fedc:	d864      	bhi.n	800ffa8 <_dtoa_r+0x280>
 800fede:	2b05      	cmp	r3, #5
 800fee0:	bfc4      	itt	gt
 800fee2:	3b04      	subgt	r3, #4
 800fee4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800fee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fee8:	f1a3 0302 	sub.w	r3, r3, #2
 800feec:	bfcc      	ite	gt
 800feee:	2400      	movgt	r4, #0
 800fef0:	2401      	movle	r4, #1
 800fef2:	2b03      	cmp	r3, #3
 800fef4:	d863      	bhi.n	800ffbe <_dtoa_r+0x296>
 800fef6:	e8df f003 	tbb	[pc, r3]
 800fefa:	372a      	.short	0x372a
 800fefc:	5535      	.short	0x5535
 800fefe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ff02:	441e      	add	r6, r3
 800ff04:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ff08:	2b20      	cmp	r3, #32
 800ff0a:	bfc1      	itttt	gt
 800ff0c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ff10:	409f      	lslgt	r7, r3
 800ff12:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ff16:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ff1a:	bfd6      	itet	le
 800ff1c:	f1c3 0320 	rsble	r3, r3, #32
 800ff20:	ea47 0003 	orrgt.w	r0, r7, r3
 800ff24:	fa04 f003 	lslle.w	r0, r4, r3
 800ff28:	f7f0 fb14 	bl	8000554 <__aeabi_ui2d>
 800ff2c:	2201      	movs	r2, #1
 800ff2e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ff32:	3e01      	subs	r6, #1
 800ff34:	9214      	str	r2, [sp, #80]	@ 0x50
 800ff36:	e777      	b.n	800fe28 <_dtoa_r+0x100>
 800ff38:	2301      	movs	r3, #1
 800ff3a:	e7b8      	b.n	800feae <_dtoa_r+0x186>
 800ff3c:	9012      	str	r0, [sp, #72]	@ 0x48
 800ff3e:	e7b7      	b.n	800feb0 <_dtoa_r+0x188>
 800ff40:	427b      	negs	r3, r7
 800ff42:	930a      	str	r3, [sp, #40]	@ 0x28
 800ff44:	2300      	movs	r3, #0
 800ff46:	eba8 0807 	sub.w	r8, r8, r7
 800ff4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ff4c:	e7c4      	b.n	800fed8 <_dtoa_r+0x1b0>
 800ff4e:	2300      	movs	r3, #0
 800ff50:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ff52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	dc35      	bgt.n	800ffc4 <_dtoa_r+0x29c>
 800ff58:	2301      	movs	r3, #1
 800ff5a:	9300      	str	r3, [sp, #0]
 800ff5c:	9307      	str	r3, [sp, #28]
 800ff5e:	461a      	mov	r2, r3
 800ff60:	920e      	str	r2, [sp, #56]	@ 0x38
 800ff62:	e00b      	b.n	800ff7c <_dtoa_r+0x254>
 800ff64:	2301      	movs	r3, #1
 800ff66:	e7f3      	b.n	800ff50 <_dtoa_r+0x228>
 800ff68:	2300      	movs	r3, #0
 800ff6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ff6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ff6e:	18fb      	adds	r3, r7, r3
 800ff70:	9300      	str	r3, [sp, #0]
 800ff72:	3301      	adds	r3, #1
 800ff74:	2b01      	cmp	r3, #1
 800ff76:	9307      	str	r3, [sp, #28]
 800ff78:	bfb8      	it	lt
 800ff7a:	2301      	movlt	r3, #1
 800ff7c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ff80:	2100      	movs	r1, #0
 800ff82:	2204      	movs	r2, #4
 800ff84:	f102 0514 	add.w	r5, r2, #20
 800ff88:	429d      	cmp	r5, r3
 800ff8a:	d91f      	bls.n	800ffcc <_dtoa_r+0x2a4>
 800ff8c:	6041      	str	r1, [r0, #4]
 800ff8e:	4658      	mov	r0, fp
 800ff90:	f001 f8da 	bl	8011148 <_Balloc>
 800ff94:	4682      	mov	sl, r0
 800ff96:	2800      	cmp	r0, #0
 800ff98:	d13c      	bne.n	8010014 <_dtoa_r+0x2ec>
 800ff9a:	4b1b      	ldr	r3, [pc, #108]	@ (8010008 <_dtoa_r+0x2e0>)
 800ff9c:	4602      	mov	r2, r0
 800ff9e:	f240 11af 	movw	r1, #431	@ 0x1af
 800ffa2:	e6d8      	b.n	800fd56 <_dtoa_r+0x2e>
 800ffa4:	2301      	movs	r3, #1
 800ffa6:	e7e0      	b.n	800ff6a <_dtoa_r+0x242>
 800ffa8:	2401      	movs	r4, #1
 800ffaa:	2300      	movs	r3, #0
 800ffac:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffae:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ffb0:	f04f 33ff 	mov.w	r3, #4294967295
 800ffb4:	9300      	str	r3, [sp, #0]
 800ffb6:	9307      	str	r3, [sp, #28]
 800ffb8:	2200      	movs	r2, #0
 800ffba:	2312      	movs	r3, #18
 800ffbc:	e7d0      	b.n	800ff60 <_dtoa_r+0x238>
 800ffbe:	2301      	movs	r3, #1
 800ffc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ffc2:	e7f5      	b.n	800ffb0 <_dtoa_r+0x288>
 800ffc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ffc6:	9300      	str	r3, [sp, #0]
 800ffc8:	9307      	str	r3, [sp, #28]
 800ffca:	e7d7      	b.n	800ff7c <_dtoa_r+0x254>
 800ffcc:	3101      	adds	r1, #1
 800ffce:	0052      	lsls	r2, r2, #1
 800ffd0:	e7d8      	b.n	800ff84 <_dtoa_r+0x25c>
 800ffd2:	bf00      	nop
 800ffd4:	f3af 8000 	nop.w
 800ffd8:	636f4361 	.word	0x636f4361
 800ffdc:	3fd287a7 	.word	0x3fd287a7
 800ffe0:	8b60c8b3 	.word	0x8b60c8b3
 800ffe4:	3fc68a28 	.word	0x3fc68a28
 800ffe8:	509f79fb 	.word	0x509f79fb
 800ffec:	3fd34413 	.word	0x3fd34413
 800fff0:	08012ade 	.word	0x08012ade
 800fff4:	08012af5 	.word	0x08012af5
 800fff8:	7ff00000 	.word	0x7ff00000
 800fffc:	08012aa1 	.word	0x08012aa1
 8010000:	3ff80000 	.word	0x3ff80000
 8010004:	08012c50 	.word	0x08012c50
 8010008:	08012b4d 	.word	0x08012b4d
 801000c:	08012ada 	.word	0x08012ada
 8010010:	08012aa0 	.word	0x08012aa0
 8010014:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010018:	6018      	str	r0, [r3, #0]
 801001a:	9b07      	ldr	r3, [sp, #28]
 801001c:	2b0e      	cmp	r3, #14
 801001e:	f200 80a4 	bhi.w	801016a <_dtoa_r+0x442>
 8010022:	2c00      	cmp	r4, #0
 8010024:	f000 80a1 	beq.w	801016a <_dtoa_r+0x442>
 8010028:	2f00      	cmp	r7, #0
 801002a:	dd33      	ble.n	8010094 <_dtoa_r+0x36c>
 801002c:	4bad      	ldr	r3, [pc, #692]	@ (80102e4 <_dtoa_r+0x5bc>)
 801002e:	f007 020f 	and.w	r2, r7, #15
 8010032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010036:	ed93 7b00 	vldr	d7, [r3]
 801003a:	05f8      	lsls	r0, r7, #23
 801003c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010040:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010044:	d516      	bpl.n	8010074 <_dtoa_r+0x34c>
 8010046:	4ba8      	ldr	r3, [pc, #672]	@ (80102e8 <_dtoa_r+0x5c0>)
 8010048:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801004c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010050:	f7f0 fc24 	bl	800089c <__aeabi_ddiv>
 8010054:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010058:	f004 040f 	and.w	r4, r4, #15
 801005c:	2603      	movs	r6, #3
 801005e:	4da2      	ldr	r5, [pc, #648]	@ (80102e8 <_dtoa_r+0x5c0>)
 8010060:	b954      	cbnz	r4, 8010078 <_dtoa_r+0x350>
 8010062:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010066:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801006a:	f7f0 fc17 	bl	800089c <__aeabi_ddiv>
 801006e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010072:	e028      	b.n	80100c6 <_dtoa_r+0x39e>
 8010074:	2602      	movs	r6, #2
 8010076:	e7f2      	b.n	801005e <_dtoa_r+0x336>
 8010078:	07e1      	lsls	r1, r4, #31
 801007a:	d508      	bpl.n	801008e <_dtoa_r+0x366>
 801007c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010080:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010084:	f7f0 fae0 	bl	8000648 <__aeabi_dmul>
 8010088:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801008c:	3601      	adds	r6, #1
 801008e:	1064      	asrs	r4, r4, #1
 8010090:	3508      	adds	r5, #8
 8010092:	e7e5      	b.n	8010060 <_dtoa_r+0x338>
 8010094:	f000 80d2 	beq.w	801023c <_dtoa_r+0x514>
 8010098:	427c      	negs	r4, r7
 801009a:	4b92      	ldr	r3, [pc, #584]	@ (80102e4 <_dtoa_r+0x5bc>)
 801009c:	4d92      	ldr	r5, [pc, #584]	@ (80102e8 <_dtoa_r+0x5c0>)
 801009e:	f004 020f 	and.w	r2, r4, #15
 80100a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80100a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80100ae:	f7f0 facb 	bl	8000648 <__aeabi_dmul>
 80100b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80100b6:	1124      	asrs	r4, r4, #4
 80100b8:	2300      	movs	r3, #0
 80100ba:	2602      	movs	r6, #2
 80100bc:	2c00      	cmp	r4, #0
 80100be:	f040 80b2 	bne.w	8010226 <_dtoa_r+0x4fe>
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d1d3      	bne.n	801006e <_dtoa_r+0x346>
 80100c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80100c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	f000 80b7 	beq.w	8010240 <_dtoa_r+0x518>
 80100d2:	4b86      	ldr	r3, [pc, #536]	@ (80102ec <_dtoa_r+0x5c4>)
 80100d4:	2200      	movs	r2, #0
 80100d6:	4620      	mov	r0, r4
 80100d8:	4629      	mov	r1, r5
 80100da:	f7f0 fd27 	bl	8000b2c <__aeabi_dcmplt>
 80100de:	2800      	cmp	r0, #0
 80100e0:	f000 80ae 	beq.w	8010240 <_dtoa_r+0x518>
 80100e4:	9b07      	ldr	r3, [sp, #28]
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	f000 80aa 	beq.w	8010240 <_dtoa_r+0x518>
 80100ec:	9b00      	ldr	r3, [sp, #0]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	dd37      	ble.n	8010162 <_dtoa_r+0x43a>
 80100f2:	1e7b      	subs	r3, r7, #1
 80100f4:	9304      	str	r3, [sp, #16]
 80100f6:	4620      	mov	r0, r4
 80100f8:	4b7d      	ldr	r3, [pc, #500]	@ (80102f0 <_dtoa_r+0x5c8>)
 80100fa:	2200      	movs	r2, #0
 80100fc:	4629      	mov	r1, r5
 80100fe:	f7f0 faa3 	bl	8000648 <__aeabi_dmul>
 8010102:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010106:	9c00      	ldr	r4, [sp, #0]
 8010108:	3601      	adds	r6, #1
 801010a:	4630      	mov	r0, r6
 801010c:	f7f0 fa32 	bl	8000574 <__aeabi_i2d>
 8010110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010114:	f7f0 fa98 	bl	8000648 <__aeabi_dmul>
 8010118:	4b76      	ldr	r3, [pc, #472]	@ (80102f4 <_dtoa_r+0x5cc>)
 801011a:	2200      	movs	r2, #0
 801011c:	f7f0 f8de 	bl	80002dc <__adddf3>
 8010120:	4605      	mov	r5, r0
 8010122:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010126:	2c00      	cmp	r4, #0
 8010128:	f040 808d 	bne.w	8010246 <_dtoa_r+0x51e>
 801012c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010130:	4b71      	ldr	r3, [pc, #452]	@ (80102f8 <_dtoa_r+0x5d0>)
 8010132:	2200      	movs	r2, #0
 8010134:	f7f0 f8d0 	bl	80002d8 <__aeabi_dsub>
 8010138:	4602      	mov	r2, r0
 801013a:	460b      	mov	r3, r1
 801013c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010140:	462a      	mov	r2, r5
 8010142:	4633      	mov	r3, r6
 8010144:	f7f0 fd10 	bl	8000b68 <__aeabi_dcmpgt>
 8010148:	2800      	cmp	r0, #0
 801014a:	f040 828b 	bne.w	8010664 <_dtoa_r+0x93c>
 801014e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010152:	462a      	mov	r2, r5
 8010154:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010158:	f7f0 fce8 	bl	8000b2c <__aeabi_dcmplt>
 801015c:	2800      	cmp	r0, #0
 801015e:	f040 8128 	bne.w	80103b2 <_dtoa_r+0x68a>
 8010162:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8010166:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801016a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801016c:	2b00      	cmp	r3, #0
 801016e:	f2c0 815a 	blt.w	8010426 <_dtoa_r+0x6fe>
 8010172:	2f0e      	cmp	r7, #14
 8010174:	f300 8157 	bgt.w	8010426 <_dtoa_r+0x6fe>
 8010178:	4b5a      	ldr	r3, [pc, #360]	@ (80102e4 <_dtoa_r+0x5bc>)
 801017a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801017e:	ed93 7b00 	vldr	d7, [r3]
 8010182:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010184:	2b00      	cmp	r3, #0
 8010186:	ed8d 7b00 	vstr	d7, [sp]
 801018a:	da03      	bge.n	8010194 <_dtoa_r+0x46c>
 801018c:	9b07      	ldr	r3, [sp, #28]
 801018e:	2b00      	cmp	r3, #0
 8010190:	f340 8101 	ble.w	8010396 <_dtoa_r+0x66e>
 8010194:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010198:	4656      	mov	r6, sl
 801019a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801019e:	4620      	mov	r0, r4
 80101a0:	4629      	mov	r1, r5
 80101a2:	f7f0 fb7b 	bl	800089c <__aeabi_ddiv>
 80101a6:	f7f0 fcff 	bl	8000ba8 <__aeabi_d2iz>
 80101aa:	4680      	mov	r8, r0
 80101ac:	f7f0 f9e2 	bl	8000574 <__aeabi_i2d>
 80101b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80101b4:	f7f0 fa48 	bl	8000648 <__aeabi_dmul>
 80101b8:	4602      	mov	r2, r0
 80101ba:	460b      	mov	r3, r1
 80101bc:	4620      	mov	r0, r4
 80101be:	4629      	mov	r1, r5
 80101c0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80101c4:	f7f0 f888 	bl	80002d8 <__aeabi_dsub>
 80101c8:	f806 4b01 	strb.w	r4, [r6], #1
 80101cc:	9d07      	ldr	r5, [sp, #28]
 80101ce:	eba6 040a 	sub.w	r4, r6, sl
 80101d2:	42a5      	cmp	r5, r4
 80101d4:	4602      	mov	r2, r0
 80101d6:	460b      	mov	r3, r1
 80101d8:	f040 8117 	bne.w	801040a <_dtoa_r+0x6e2>
 80101dc:	f7f0 f87e 	bl	80002dc <__adddf3>
 80101e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80101e4:	4604      	mov	r4, r0
 80101e6:	460d      	mov	r5, r1
 80101e8:	f7f0 fcbe 	bl	8000b68 <__aeabi_dcmpgt>
 80101ec:	2800      	cmp	r0, #0
 80101ee:	f040 80f9 	bne.w	80103e4 <_dtoa_r+0x6bc>
 80101f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80101f6:	4620      	mov	r0, r4
 80101f8:	4629      	mov	r1, r5
 80101fa:	f7f0 fc8d 	bl	8000b18 <__aeabi_dcmpeq>
 80101fe:	b118      	cbz	r0, 8010208 <_dtoa_r+0x4e0>
 8010200:	f018 0f01 	tst.w	r8, #1
 8010204:	f040 80ee 	bne.w	80103e4 <_dtoa_r+0x6bc>
 8010208:	4649      	mov	r1, r9
 801020a:	4658      	mov	r0, fp
 801020c:	f000 ffdc 	bl	80111c8 <_Bfree>
 8010210:	2300      	movs	r3, #0
 8010212:	7033      	strb	r3, [r6, #0]
 8010214:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010216:	3701      	adds	r7, #1
 8010218:	601f      	str	r7, [r3, #0]
 801021a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801021c:	2b00      	cmp	r3, #0
 801021e:	f000 831d 	beq.w	801085c <_dtoa_r+0xb34>
 8010222:	601e      	str	r6, [r3, #0]
 8010224:	e31a      	b.n	801085c <_dtoa_r+0xb34>
 8010226:	07e2      	lsls	r2, r4, #31
 8010228:	d505      	bpl.n	8010236 <_dtoa_r+0x50e>
 801022a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801022e:	f7f0 fa0b 	bl	8000648 <__aeabi_dmul>
 8010232:	3601      	adds	r6, #1
 8010234:	2301      	movs	r3, #1
 8010236:	1064      	asrs	r4, r4, #1
 8010238:	3508      	adds	r5, #8
 801023a:	e73f      	b.n	80100bc <_dtoa_r+0x394>
 801023c:	2602      	movs	r6, #2
 801023e:	e742      	b.n	80100c6 <_dtoa_r+0x39e>
 8010240:	9c07      	ldr	r4, [sp, #28]
 8010242:	9704      	str	r7, [sp, #16]
 8010244:	e761      	b.n	801010a <_dtoa_r+0x3e2>
 8010246:	4b27      	ldr	r3, [pc, #156]	@ (80102e4 <_dtoa_r+0x5bc>)
 8010248:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801024a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801024e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010252:	4454      	add	r4, sl
 8010254:	2900      	cmp	r1, #0
 8010256:	d053      	beq.n	8010300 <_dtoa_r+0x5d8>
 8010258:	4928      	ldr	r1, [pc, #160]	@ (80102fc <_dtoa_r+0x5d4>)
 801025a:	2000      	movs	r0, #0
 801025c:	f7f0 fb1e 	bl	800089c <__aeabi_ddiv>
 8010260:	4633      	mov	r3, r6
 8010262:	462a      	mov	r2, r5
 8010264:	f7f0 f838 	bl	80002d8 <__aeabi_dsub>
 8010268:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801026c:	4656      	mov	r6, sl
 801026e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010272:	f7f0 fc99 	bl	8000ba8 <__aeabi_d2iz>
 8010276:	4605      	mov	r5, r0
 8010278:	f7f0 f97c 	bl	8000574 <__aeabi_i2d>
 801027c:	4602      	mov	r2, r0
 801027e:	460b      	mov	r3, r1
 8010280:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010284:	f7f0 f828 	bl	80002d8 <__aeabi_dsub>
 8010288:	3530      	adds	r5, #48	@ 0x30
 801028a:	4602      	mov	r2, r0
 801028c:	460b      	mov	r3, r1
 801028e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010292:	f806 5b01 	strb.w	r5, [r6], #1
 8010296:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801029a:	f7f0 fc47 	bl	8000b2c <__aeabi_dcmplt>
 801029e:	2800      	cmp	r0, #0
 80102a0:	d171      	bne.n	8010386 <_dtoa_r+0x65e>
 80102a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80102a6:	4911      	ldr	r1, [pc, #68]	@ (80102ec <_dtoa_r+0x5c4>)
 80102a8:	2000      	movs	r0, #0
 80102aa:	f7f0 f815 	bl	80002d8 <__aeabi_dsub>
 80102ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80102b2:	f7f0 fc3b 	bl	8000b2c <__aeabi_dcmplt>
 80102b6:	2800      	cmp	r0, #0
 80102b8:	f040 8095 	bne.w	80103e6 <_dtoa_r+0x6be>
 80102bc:	42a6      	cmp	r6, r4
 80102be:	f43f af50 	beq.w	8010162 <_dtoa_r+0x43a>
 80102c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80102c6:	4b0a      	ldr	r3, [pc, #40]	@ (80102f0 <_dtoa_r+0x5c8>)
 80102c8:	2200      	movs	r2, #0
 80102ca:	f7f0 f9bd 	bl	8000648 <__aeabi_dmul>
 80102ce:	4b08      	ldr	r3, [pc, #32]	@ (80102f0 <_dtoa_r+0x5c8>)
 80102d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80102d4:	2200      	movs	r2, #0
 80102d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80102da:	f7f0 f9b5 	bl	8000648 <__aeabi_dmul>
 80102de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80102e2:	e7c4      	b.n	801026e <_dtoa_r+0x546>
 80102e4:	08012c50 	.word	0x08012c50
 80102e8:	08012c28 	.word	0x08012c28
 80102ec:	3ff00000 	.word	0x3ff00000
 80102f0:	40240000 	.word	0x40240000
 80102f4:	401c0000 	.word	0x401c0000
 80102f8:	40140000 	.word	0x40140000
 80102fc:	3fe00000 	.word	0x3fe00000
 8010300:	4631      	mov	r1, r6
 8010302:	4628      	mov	r0, r5
 8010304:	f7f0 f9a0 	bl	8000648 <__aeabi_dmul>
 8010308:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801030c:	9415      	str	r4, [sp, #84]	@ 0x54
 801030e:	4656      	mov	r6, sl
 8010310:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010314:	f7f0 fc48 	bl	8000ba8 <__aeabi_d2iz>
 8010318:	4605      	mov	r5, r0
 801031a:	f7f0 f92b 	bl	8000574 <__aeabi_i2d>
 801031e:	4602      	mov	r2, r0
 8010320:	460b      	mov	r3, r1
 8010322:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010326:	f7ef ffd7 	bl	80002d8 <__aeabi_dsub>
 801032a:	3530      	adds	r5, #48	@ 0x30
 801032c:	f806 5b01 	strb.w	r5, [r6], #1
 8010330:	4602      	mov	r2, r0
 8010332:	460b      	mov	r3, r1
 8010334:	42a6      	cmp	r6, r4
 8010336:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801033a:	f04f 0200 	mov.w	r2, #0
 801033e:	d124      	bne.n	801038a <_dtoa_r+0x662>
 8010340:	4bac      	ldr	r3, [pc, #688]	@ (80105f4 <_dtoa_r+0x8cc>)
 8010342:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010346:	f7ef ffc9 	bl	80002dc <__adddf3>
 801034a:	4602      	mov	r2, r0
 801034c:	460b      	mov	r3, r1
 801034e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010352:	f7f0 fc09 	bl	8000b68 <__aeabi_dcmpgt>
 8010356:	2800      	cmp	r0, #0
 8010358:	d145      	bne.n	80103e6 <_dtoa_r+0x6be>
 801035a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801035e:	49a5      	ldr	r1, [pc, #660]	@ (80105f4 <_dtoa_r+0x8cc>)
 8010360:	2000      	movs	r0, #0
 8010362:	f7ef ffb9 	bl	80002d8 <__aeabi_dsub>
 8010366:	4602      	mov	r2, r0
 8010368:	460b      	mov	r3, r1
 801036a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801036e:	f7f0 fbdd 	bl	8000b2c <__aeabi_dcmplt>
 8010372:	2800      	cmp	r0, #0
 8010374:	f43f aef5 	beq.w	8010162 <_dtoa_r+0x43a>
 8010378:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801037a:	1e73      	subs	r3, r6, #1
 801037c:	9315      	str	r3, [sp, #84]	@ 0x54
 801037e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010382:	2b30      	cmp	r3, #48	@ 0x30
 8010384:	d0f8      	beq.n	8010378 <_dtoa_r+0x650>
 8010386:	9f04      	ldr	r7, [sp, #16]
 8010388:	e73e      	b.n	8010208 <_dtoa_r+0x4e0>
 801038a:	4b9b      	ldr	r3, [pc, #620]	@ (80105f8 <_dtoa_r+0x8d0>)
 801038c:	f7f0 f95c 	bl	8000648 <__aeabi_dmul>
 8010390:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010394:	e7bc      	b.n	8010310 <_dtoa_r+0x5e8>
 8010396:	d10c      	bne.n	80103b2 <_dtoa_r+0x68a>
 8010398:	4b98      	ldr	r3, [pc, #608]	@ (80105fc <_dtoa_r+0x8d4>)
 801039a:	2200      	movs	r2, #0
 801039c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80103a0:	f7f0 f952 	bl	8000648 <__aeabi_dmul>
 80103a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80103a8:	f7f0 fbd4 	bl	8000b54 <__aeabi_dcmpge>
 80103ac:	2800      	cmp	r0, #0
 80103ae:	f000 8157 	beq.w	8010660 <_dtoa_r+0x938>
 80103b2:	2400      	movs	r4, #0
 80103b4:	4625      	mov	r5, r4
 80103b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103b8:	43db      	mvns	r3, r3
 80103ba:	9304      	str	r3, [sp, #16]
 80103bc:	4656      	mov	r6, sl
 80103be:	2700      	movs	r7, #0
 80103c0:	4621      	mov	r1, r4
 80103c2:	4658      	mov	r0, fp
 80103c4:	f000 ff00 	bl	80111c8 <_Bfree>
 80103c8:	2d00      	cmp	r5, #0
 80103ca:	d0dc      	beq.n	8010386 <_dtoa_r+0x65e>
 80103cc:	b12f      	cbz	r7, 80103da <_dtoa_r+0x6b2>
 80103ce:	42af      	cmp	r7, r5
 80103d0:	d003      	beq.n	80103da <_dtoa_r+0x6b2>
 80103d2:	4639      	mov	r1, r7
 80103d4:	4658      	mov	r0, fp
 80103d6:	f000 fef7 	bl	80111c8 <_Bfree>
 80103da:	4629      	mov	r1, r5
 80103dc:	4658      	mov	r0, fp
 80103de:	f000 fef3 	bl	80111c8 <_Bfree>
 80103e2:	e7d0      	b.n	8010386 <_dtoa_r+0x65e>
 80103e4:	9704      	str	r7, [sp, #16]
 80103e6:	4633      	mov	r3, r6
 80103e8:	461e      	mov	r6, r3
 80103ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80103ee:	2a39      	cmp	r2, #57	@ 0x39
 80103f0:	d107      	bne.n	8010402 <_dtoa_r+0x6da>
 80103f2:	459a      	cmp	sl, r3
 80103f4:	d1f8      	bne.n	80103e8 <_dtoa_r+0x6c0>
 80103f6:	9a04      	ldr	r2, [sp, #16]
 80103f8:	3201      	adds	r2, #1
 80103fa:	9204      	str	r2, [sp, #16]
 80103fc:	2230      	movs	r2, #48	@ 0x30
 80103fe:	f88a 2000 	strb.w	r2, [sl]
 8010402:	781a      	ldrb	r2, [r3, #0]
 8010404:	3201      	adds	r2, #1
 8010406:	701a      	strb	r2, [r3, #0]
 8010408:	e7bd      	b.n	8010386 <_dtoa_r+0x65e>
 801040a:	4b7b      	ldr	r3, [pc, #492]	@ (80105f8 <_dtoa_r+0x8d0>)
 801040c:	2200      	movs	r2, #0
 801040e:	f7f0 f91b 	bl	8000648 <__aeabi_dmul>
 8010412:	2200      	movs	r2, #0
 8010414:	2300      	movs	r3, #0
 8010416:	4604      	mov	r4, r0
 8010418:	460d      	mov	r5, r1
 801041a:	f7f0 fb7d 	bl	8000b18 <__aeabi_dcmpeq>
 801041e:	2800      	cmp	r0, #0
 8010420:	f43f aebb 	beq.w	801019a <_dtoa_r+0x472>
 8010424:	e6f0      	b.n	8010208 <_dtoa_r+0x4e0>
 8010426:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010428:	2a00      	cmp	r2, #0
 801042a:	f000 80db 	beq.w	80105e4 <_dtoa_r+0x8bc>
 801042e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010430:	2a01      	cmp	r2, #1
 8010432:	f300 80bf 	bgt.w	80105b4 <_dtoa_r+0x88c>
 8010436:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010438:	2a00      	cmp	r2, #0
 801043a:	f000 80b7 	beq.w	80105ac <_dtoa_r+0x884>
 801043e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010442:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010444:	4646      	mov	r6, r8
 8010446:	9a08      	ldr	r2, [sp, #32]
 8010448:	2101      	movs	r1, #1
 801044a:	441a      	add	r2, r3
 801044c:	4658      	mov	r0, fp
 801044e:	4498      	add	r8, r3
 8010450:	9208      	str	r2, [sp, #32]
 8010452:	f000 ffb7 	bl	80113c4 <__i2b>
 8010456:	4605      	mov	r5, r0
 8010458:	b15e      	cbz	r6, 8010472 <_dtoa_r+0x74a>
 801045a:	9b08      	ldr	r3, [sp, #32]
 801045c:	2b00      	cmp	r3, #0
 801045e:	dd08      	ble.n	8010472 <_dtoa_r+0x74a>
 8010460:	42b3      	cmp	r3, r6
 8010462:	9a08      	ldr	r2, [sp, #32]
 8010464:	bfa8      	it	ge
 8010466:	4633      	movge	r3, r6
 8010468:	eba8 0803 	sub.w	r8, r8, r3
 801046c:	1af6      	subs	r6, r6, r3
 801046e:	1ad3      	subs	r3, r2, r3
 8010470:	9308      	str	r3, [sp, #32]
 8010472:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010474:	b1f3      	cbz	r3, 80104b4 <_dtoa_r+0x78c>
 8010476:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010478:	2b00      	cmp	r3, #0
 801047a:	f000 80b7 	beq.w	80105ec <_dtoa_r+0x8c4>
 801047e:	b18c      	cbz	r4, 80104a4 <_dtoa_r+0x77c>
 8010480:	4629      	mov	r1, r5
 8010482:	4622      	mov	r2, r4
 8010484:	4658      	mov	r0, fp
 8010486:	f001 f85d 	bl	8011544 <__pow5mult>
 801048a:	464a      	mov	r2, r9
 801048c:	4601      	mov	r1, r0
 801048e:	4605      	mov	r5, r0
 8010490:	4658      	mov	r0, fp
 8010492:	f000 ffad 	bl	80113f0 <__multiply>
 8010496:	4649      	mov	r1, r9
 8010498:	9004      	str	r0, [sp, #16]
 801049a:	4658      	mov	r0, fp
 801049c:	f000 fe94 	bl	80111c8 <_Bfree>
 80104a0:	9b04      	ldr	r3, [sp, #16]
 80104a2:	4699      	mov	r9, r3
 80104a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80104a6:	1b1a      	subs	r2, r3, r4
 80104a8:	d004      	beq.n	80104b4 <_dtoa_r+0x78c>
 80104aa:	4649      	mov	r1, r9
 80104ac:	4658      	mov	r0, fp
 80104ae:	f001 f849 	bl	8011544 <__pow5mult>
 80104b2:	4681      	mov	r9, r0
 80104b4:	2101      	movs	r1, #1
 80104b6:	4658      	mov	r0, fp
 80104b8:	f000 ff84 	bl	80113c4 <__i2b>
 80104bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80104be:	4604      	mov	r4, r0
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	f000 81cf 	beq.w	8010864 <_dtoa_r+0xb3c>
 80104c6:	461a      	mov	r2, r3
 80104c8:	4601      	mov	r1, r0
 80104ca:	4658      	mov	r0, fp
 80104cc:	f001 f83a 	bl	8011544 <__pow5mult>
 80104d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104d2:	2b01      	cmp	r3, #1
 80104d4:	4604      	mov	r4, r0
 80104d6:	f300 8095 	bgt.w	8010604 <_dtoa_r+0x8dc>
 80104da:	9b02      	ldr	r3, [sp, #8]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	f040 8087 	bne.w	80105f0 <_dtoa_r+0x8c8>
 80104e2:	9b03      	ldr	r3, [sp, #12]
 80104e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	f040 8089 	bne.w	8010600 <_dtoa_r+0x8d8>
 80104ee:	9b03      	ldr	r3, [sp, #12]
 80104f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80104f4:	0d1b      	lsrs	r3, r3, #20
 80104f6:	051b      	lsls	r3, r3, #20
 80104f8:	b12b      	cbz	r3, 8010506 <_dtoa_r+0x7de>
 80104fa:	9b08      	ldr	r3, [sp, #32]
 80104fc:	3301      	adds	r3, #1
 80104fe:	9308      	str	r3, [sp, #32]
 8010500:	f108 0801 	add.w	r8, r8, #1
 8010504:	2301      	movs	r3, #1
 8010506:	930a      	str	r3, [sp, #40]	@ 0x28
 8010508:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801050a:	2b00      	cmp	r3, #0
 801050c:	f000 81b0 	beq.w	8010870 <_dtoa_r+0xb48>
 8010510:	6923      	ldr	r3, [r4, #16]
 8010512:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010516:	6918      	ldr	r0, [r3, #16]
 8010518:	f000 ff08 	bl	801132c <__hi0bits>
 801051c:	f1c0 0020 	rsb	r0, r0, #32
 8010520:	9b08      	ldr	r3, [sp, #32]
 8010522:	4418      	add	r0, r3
 8010524:	f010 001f 	ands.w	r0, r0, #31
 8010528:	d077      	beq.n	801061a <_dtoa_r+0x8f2>
 801052a:	f1c0 0320 	rsb	r3, r0, #32
 801052e:	2b04      	cmp	r3, #4
 8010530:	dd6b      	ble.n	801060a <_dtoa_r+0x8e2>
 8010532:	9b08      	ldr	r3, [sp, #32]
 8010534:	f1c0 001c 	rsb	r0, r0, #28
 8010538:	4403      	add	r3, r0
 801053a:	4480      	add	r8, r0
 801053c:	4406      	add	r6, r0
 801053e:	9308      	str	r3, [sp, #32]
 8010540:	f1b8 0f00 	cmp.w	r8, #0
 8010544:	dd05      	ble.n	8010552 <_dtoa_r+0x82a>
 8010546:	4649      	mov	r1, r9
 8010548:	4642      	mov	r2, r8
 801054a:	4658      	mov	r0, fp
 801054c:	f001 f854 	bl	80115f8 <__lshift>
 8010550:	4681      	mov	r9, r0
 8010552:	9b08      	ldr	r3, [sp, #32]
 8010554:	2b00      	cmp	r3, #0
 8010556:	dd05      	ble.n	8010564 <_dtoa_r+0x83c>
 8010558:	4621      	mov	r1, r4
 801055a:	461a      	mov	r2, r3
 801055c:	4658      	mov	r0, fp
 801055e:	f001 f84b 	bl	80115f8 <__lshift>
 8010562:	4604      	mov	r4, r0
 8010564:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010566:	2b00      	cmp	r3, #0
 8010568:	d059      	beq.n	801061e <_dtoa_r+0x8f6>
 801056a:	4621      	mov	r1, r4
 801056c:	4648      	mov	r0, r9
 801056e:	f001 f8af 	bl	80116d0 <__mcmp>
 8010572:	2800      	cmp	r0, #0
 8010574:	da53      	bge.n	801061e <_dtoa_r+0x8f6>
 8010576:	1e7b      	subs	r3, r7, #1
 8010578:	9304      	str	r3, [sp, #16]
 801057a:	4649      	mov	r1, r9
 801057c:	2300      	movs	r3, #0
 801057e:	220a      	movs	r2, #10
 8010580:	4658      	mov	r0, fp
 8010582:	f000 fe43 	bl	801120c <__multadd>
 8010586:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010588:	4681      	mov	r9, r0
 801058a:	2b00      	cmp	r3, #0
 801058c:	f000 8172 	beq.w	8010874 <_dtoa_r+0xb4c>
 8010590:	2300      	movs	r3, #0
 8010592:	4629      	mov	r1, r5
 8010594:	220a      	movs	r2, #10
 8010596:	4658      	mov	r0, fp
 8010598:	f000 fe38 	bl	801120c <__multadd>
 801059c:	9b00      	ldr	r3, [sp, #0]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	4605      	mov	r5, r0
 80105a2:	dc67      	bgt.n	8010674 <_dtoa_r+0x94c>
 80105a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105a6:	2b02      	cmp	r3, #2
 80105a8:	dc41      	bgt.n	801062e <_dtoa_r+0x906>
 80105aa:	e063      	b.n	8010674 <_dtoa_r+0x94c>
 80105ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80105ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80105b2:	e746      	b.n	8010442 <_dtoa_r+0x71a>
 80105b4:	9b07      	ldr	r3, [sp, #28]
 80105b6:	1e5c      	subs	r4, r3, #1
 80105b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80105ba:	42a3      	cmp	r3, r4
 80105bc:	bfbf      	itttt	lt
 80105be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80105c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80105c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80105c4:	1ae3      	sublt	r3, r4, r3
 80105c6:	bfb4      	ite	lt
 80105c8:	18d2      	addlt	r2, r2, r3
 80105ca:	1b1c      	subge	r4, r3, r4
 80105cc:	9b07      	ldr	r3, [sp, #28]
 80105ce:	bfbc      	itt	lt
 80105d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80105d2:	2400      	movlt	r4, #0
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	bfb5      	itete	lt
 80105d8:	eba8 0603 	sublt.w	r6, r8, r3
 80105dc:	9b07      	ldrge	r3, [sp, #28]
 80105de:	2300      	movlt	r3, #0
 80105e0:	4646      	movge	r6, r8
 80105e2:	e730      	b.n	8010446 <_dtoa_r+0x71e>
 80105e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80105e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80105e8:	4646      	mov	r6, r8
 80105ea:	e735      	b.n	8010458 <_dtoa_r+0x730>
 80105ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80105ee:	e75c      	b.n	80104aa <_dtoa_r+0x782>
 80105f0:	2300      	movs	r3, #0
 80105f2:	e788      	b.n	8010506 <_dtoa_r+0x7de>
 80105f4:	3fe00000 	.word	0x3fe00000
 80105f8:	40240000 	.word	0x40240000
 80105fc:	40140000 	.word	0x40140000
 8010600:	9b02      	ldr	r3, [sp, #8]
 8010602:	e780      	b.n	8010506 <_dtoa_r+0x7de>
 8010604:	2300      	movs	r3, #0
 8010606:	930a      	str	r3, [sp, #40]	@ 0x28
 8010608:	e782      	b.n	8010510 <_dtoa_r+0x7e8>
 801060a:	d099      	beq.n	8010540 <_dtoa_r+0x818>
 801060c:	9a08      	ldr	r2, [sp, #32]
 801060e:	331c      	adds	r3, #28
 8010610:	441a      	add	r2, r3
 8010612:	4498      	add	r8, r3
 8010614:	441e      	add	r6, r3
 8010616:	9208      	str	r2, [sp, #32]
 8010618:	e792      	b.n	8010540 <_dtoa_r+0x818>
 801061a:	4603      	mov	r3, r0
 801061c:	e7f6      	b.n	801060c <_dtoa_r+0x8e4>
 801061e:	9b07      	ldr	r3, [sp, #28]
 8010620:	9704      	str	r7, [sp, #16]
 8010622:	2b00      	cmp	r3, #0
 8010624:	dc20      	bgt.n	8010668 <_dtoa_r+0x940>
 8010626:	9300      	str	r3, [sp, #0]
 8010628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801062a:	2b02      	cmp	r3, #2
 801062c:	dd1e      	ble.n	801066c <_dtoa_r+0x944>
 801062e:	9b00      	ldr	r3, [sp, #0]
 8010630:	2b00      	cmp	r3, #0
 8010632:	f47f aec0 	bne.w	80103b6 <_dtoa_r+0x68e>
 8010636:	4621      	mov	r1, r4
 8010638:	2205      	movs	r2, #5
 801063a:	4658      	mov	r0, fp
 801063c:	f000 fde6 	bl	801120c <__multadd>
 8010640:	4601      	mov	r1, r0
 8010642:	4604      	mov	r4, r0
 8010644:	4648      	mov	r0, r9
 8010646:	f001 f843 	bl	80116d0 <__mcmp>
 801064a:	2800      	cmp	r0, #0
 801064c:	f77f aeb3 	ble.w	80103b6 <_dtoa_r+0x68e>
 8010650:	4656      	mov	r6, sl
 8010652:	2331      	movs	r3, #49	@ 0x31
 8010654:	f806 3b01 	strb.w	r3, [r6], #1
 8010658:	9b04      	ldr	r3, [sp, #16]
 801065a:	3301      	adds	r3, #1
 801065c:	9304      	str	r3, [sp, #16]
 801065e:	e6ae      	b.n	80103be <_dtoa_r+0x696>
 8010660:	9c07      	ldr	r4, [sp, #28]
 8010662:	9704      	str	r7, [sp, #16]
 8010664:	4625      	mov	r5, r4
 8010666:	e7f3      	b.n	8010650 <_dtoa_r+0x928>
 8010668:	9b07      	ldr	r3, [sp, #28]
 801066a:	9300      	str	r3, [sp, #0]
 801066c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801066e:	2b00      	cmp	r3, #0
 8010670:	f000 8104 	beq.w	801087c <_dtoa_r+0xb54>
 8010674:	2e00      	cmp	r6, #0
 8010676:	dd05      	ble.n	8010684 <_dtoa_r+0x95c>
 8010678:	4629      	mov	r1, r5
 801067a:	4632      	mov	r2, r6
 801067c:	4658      	mov	r0, fp
 801067e:	f000 ffbb 	bl	80115f8 <__lshift>
 8010682:	4605      	mov	r5, r0
 8010684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010686:	2b00      	cmp	r3, #0
 8010688:	d05a      	beq.n	8010740 <_dtoa_r+0xa18>
 801068a:	6869      	ldr	r1, [r5, #4]
 801068c:	4658      	mov	r0, fp
 801068e:	f000 fd5b 	bl	8011148 <_Balloc>
 8010692:	4606      	mov	r6, r0
 8010694:	b928      	cbnz	r0, 80106a2 <_dtoa_r+0x97a>
 8010696:	4b84      	ldr	r3, [pc, #528]	@ (80108a8 <_dtoa_r+0xb80>)
 8010698:	4602      	mov	r2, r0
 801069a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801069e:	f7ff bb5a 	b.w	800fd56 <_dtoa_r+0x2e>
 80106a2:	692a      	ldr	r2, [r5, #16]
 80106a4:	3202      	adds	r2, #2
 80106a6:	0092      	lsls	r2, r2, #2
 80106a8:	f105 010c 	add.w	r1, r5, #12
 80106ac:	300c      	adds	r0, #12
 80106ae:	f7ff fa94 	bl	800fbda <memcpy>
 80106b2:	2201      	movs	r2, #1
 80106b4:	4631      	mov	r1, r6
 80106b6:	4658      	mov	r0, fp
 80106b8:	f000 ff9e 	bl	80115f8 <__lshift>
 80106bc:	f10a 0301 	add.w	r3, sl, #1
 80106c0:	9307      	str	r3, [sp, #28]
 80106c2:	9b00      	ldr	r3, [sp, #0]
 80106c4:	4453      	add	r3, sl
 80106c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80106c8:	9b02      	ldr	r3, [sp, #8]
 80106ca:	f003 0301 	and.w	r3, r3, #1
 80106ce:	462f      	mov	r7, r5
 80106d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80106d2:	4605      	mov	r5, r0
 80106d4:	9b07      	ldr	r3, [sp, #28]
 80106d6:	4621      	mov	r1, r4
 80106d8:	3b01      	subs	r3, #1
 80106da:	4648      	mov	r0, r9
 80106dc:	9300      	str	r3, [sp, #0]
 80106de:	f7ff fa99 	bl	800fc14 <quorem>
 80106e2:	4639      	mov	r1, r7
 80106e4:	9002      	str	r0, [sp, #8]
 80106e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80106ea:	4648      	mov	r0, r9
 80106ec:	f000 fff0 	bl	80116d0 <__mcmp>
 80106f0:	462a      	mov	r2, r5
 80106f2:	9008      	str	r0, [sp, #32]
 80106f4:	4621      	mov	r1, r4
 80106f6:	4658      	mov	r0, fp
 80106f8:	f001 f806 	bl	8011708 <__mdiff>
 80106fc:	68c2      	ldr	r2, [r0, #12]
 80106fe:	4606      	mov	r6, r0
 8010700:	bb02      	cbnz	r2, 8010744 <_dtoa_r+0xa1c>
 8010702:	4601      	mov	r1, r0
 8010704:	4648      	mov	r0, r9
 8010706:	f000 ffe3 	bl	80116d0 <__mcmp>
 801070a:	4602      	mov	r2, r0
 801070c:	4631      	mov	r1, r6
 801070e:	4658      	mov	r0, fp
 8010710:	920e      	str	r2, [sp, #56]	@ 0x38
 8010712:	f000 fd59 	bl	80111c8 <_Bfree>
 8010716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010718:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801071a:	9e07      	ldr	r6, [sp, #28]
 801071c:	ea43 0102 	orr.w	r1, r3, r2
 8010720:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010722:	4319      	orrs	r1, r3
 8010724:	d110      	bne.n	8010748 <_dtoa_r+0xa20>
 8010726:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801072a:	d029      	beq.n	8010780 <_dtoa_r+0xa58>
 801072c:	9b08      	ldr	r3, [sp, #32]
 801072e:	2b00      	cmp	r3, #0
 8010730:	dd02      	ble.n	8010738 <_dtoa_r+0xa10>
 8010732:	9b02      	ldr	r3, [sp, #8]
 8010734:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8010738:	9b00      	ldr	r3, [sp, #0]
 801073a:	f883 8000 	strb.w	r8, [r3]
 801073e:	e63f      	b.n	80103c0 <_dtoa_r+0x698>
 8010740:	4628      	mov	r0, r5
 8010742:	e7bb      	b.n	80106bc <_dtoa_r+0x994>
 8010744:	2201      	movs	r2, #1
 8010746:	e7e1      	b.n	801070c <_dtoa_r+0x9e4>
 8010748:	9b08      	ldr	r3, [sp, #32]
 801074a:	2b00      	cmp	r3, #0
 801074c:	db04      	blt.n	8010758 <_dtoa_r+0xa30>
 801074e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010750:	430b      	orrs	r3, r1
 8010752:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010754:	430b      	orrs	r3, r1
 8010756:	d120      	bne.n	801079a <_dtoa_r+0xa72>
 8010758:	2a00      	cmp	r2, #0
 801075a:	dded      	ble.n	8010738 <_dtoa_r+0xa10>
 801075c:	4649      	mov	r1, r9
 801075e:	2201      	movs	r2, #1
 8010760:	4658      	mov	r0, fp
 8010762:	f000 ff49 	bl	80115f8 <__lshift>
 8010766:	4621      	mov	r1, r4
 8010768:	4681      	mov	r9, r0
 801076a:	f000 ffb1 	bl	80116d0 <__mcmp>
 801076e:	2800      	cmp	r0, #0
 8010770:	dc03      	bgt.n	801077a <_dtoa_r+0xa52>
 8010772:	d1e1      	bne.n	8010738 <_dtoa_r+0xa10>
 8010774:	f018 0f01 	tst.w	r8, #1
 8010778:	d0de      	beq.n	8010738 <_dtoa_r+0xa10>
 801077a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801077e:	d1d8      	bne.n	8010732 <_dtoa_r+0xa0a>
 8010780:	9a00      	ldr	r2, [sp, #0]
 8010782:	2339      	movs	r3, #57	@ 0x39
 8010784:	7013      	strb	r3, [r2, #0]
 8010786:	4633      	mov	r3, r6
 8010788:	461e      	mov	r6, r3
 801078a:	3b01      	subs	r3, #1
 801078c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010790:	2a39      	cmp	r2, #57	@ 0x39
 8010792:	d052      	beq.n	801083a <_dtoa_r+0xb12>
 8010794:	3201      	adds	r2, #1
 8010796:	701a      	strb	r2, [r3, #0]
 8010798:	e612      	b.n	80103c0 <_dtoa_r+0x698>
 801079a:	2a00      	cmp	r2, #0
 801079c:	dd07      	ble.n	80107ae <_dtoa_r+0xa86>
 801079e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80107a2:	d0ed      	beq.n	8010780 <_dtoa_r+0xa58>
 80107a4:	9a00      	ldr	r2, [sp, #0]
 80107a6:	f108 0301 	add.w	r3, r8, #1
 80107aa:	7013      	strb	r3, [r2, #0]
 80107ac:	e608      	b.n	80103c0 <_dtoa_r+0x698>
 80107ae:	9b07      	ldr	r3, [sp, #28]
 80107b0:	9a07      	ldr	r2, [sp, #28]
 80107b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80107b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107b8:	4293      	cmp	r3, r2
 80107ba:	d028      	beq.n	801080e <_dtoa_r+0xae6>
 80107bc:	4649      	mov	r1, r9
 80107be:	2300      	movs	r3, #0
 80107c0:	220a      	movs	r2, #10
 80107c2:	4658      	mov	r0, fp
 80107c4:	f000 fd22 	bl	801120c <__multadd>
 80107c8:	42af      	cmp	r7, r5
 80107ca:	4681      	mov	r9, r0
 80107cc:	f04f 0300 	mov.w	r3, #0
 80107d0:	f04f 020a 	mov.w	r2, #10
 80107d4:	4639      	mov	r1, r7
 80107d6:	4658      	mov	r0, fp
 80107d8:	d107      	bne.n	80107ea <_dtoa_r+0xac2>
 80107da:	f000 fd17 	bl	801120c <__multadd>
 80107de:	4607      	mov	r7, r0
 80107e0:	4605      	mov	r5, r0
 80107e2:	9b07      	ldr	r3, [sp, #28]
 80107e4:	3301      	adds	r3, #1
 80107e6:	9307      	str	r3, [sp, #28]
 80107e8:	e774      	b.n	80106d4 <_dtoa_r+0x9ac>
 80107ea:	f000 fd0f 	bl	801120c <__multadd>
 80107ee:	4629      	mov	r1, r5
 80107f0:	4607      	mov	r7, r0
 80107f2:	2300      	movs	r3, #0
 80107f4:	220a      	movs	r2, #10
 80107f6:	4658      	mov	r0, fp
 80107f8:	f000 fd08 	bl	801120c <__multadd>
 80107fc:	4605      	mov	r5, r0
 80107fe:	e7f0      	b.n	80107e2 <_dtoa_r+0xaba>
 8010800:	9b00      	ldr	r3, [sp, #0]
 8010802:	2b00      	cmp	r3, #0
 8010804:	bfcc      	ite	gt
 8010806:	461e      	movgt	r6, r3
 8010808:	2601      	movle	r6, #1
 801080a:	4456      	add	r6, sl
 801080c:	2700      	movs	r7, #0
 801080e:	4649      	mov	r1, r9
 8010810:	2201      	movs	r2, #1
 8010812:	4658      	mov	r0, fp
 8010814:	f000 fef0 	bl	80115f8 <__lshift>
 8010818:	4621      	mov	r1, r4
 801081a:	4681      	mov	r9, r0
 801081c:	f000 ff58 	bl	80116d0 <__mcmp>
 8010820:	2800      	cmp	r0, #0
 8010822:	dcb0      	bgt.n	8010786 <_dtoa_r+0xa5e>
 8010824:	d102      	bne.n	801082c <_dtoa_r+0xb04>
 8010826:	f018 0f01 	tst.w	r8, #1
 801082a:	d1ac      	bne.n	8010786 <_dtoa_r+0xa5e>
 801082c:	4633      	mov	r3, r6
 801082e:	461e      	mov	r6, r3
 8010830:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010834:	2a30      	cmp	r2, #48	@ 0x30
 8010836:	d0fa      	beq.n	801082e <_dtoa_r+0xb06>
 8010838:	e5c2      	b.n	80103c0 <_dtoa_r+0x698>
 801083a:	459a      	cmp	sl, r3
 801083c:	d1a4      	bne.n	8010788 <_dtoa_r+0xa60>
 801083e:	9b04      	ldr	r3, [sp, #16]
 8010840:	3301      	adds	r3, #1
 8010842:	9304      	str	r3, [sp, #16]
 8010844:	2331      	movs	r3, #49	@ 0x31
 8010846:	f88a 3000 	strb.w	r3, [sl]
 801084a:	e5b9      	b.n	80103c0 <_dtoa_r+0x698>
 801084c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801084e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80108ac <_dtoa_r+0xb84>
 8010852:	b11b      	cbz	r3, 801085c <_dtoa_r+0xb34>
 8010854:	f10a 0308 	add.w	r3, sl, #8
 8010858:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801085a:	6013      	str	r3, [r2, #0]
 801085c:	4650      	mov	r0, sl
 801085e:	b019      	add	sp, #100	@ 0x64
 8010860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010866:	2b01      	cmp	r3, #1
 8010868:	f77f ae37 	ble.w	80104da <_dtoa_r+0x7b2>
 801086c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801086e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010870:	2001      	movs	r0, #1
 8010872:	e655      	b.n	8010520 <_dtoa_r+0x7f8>
 8010874:	9b00      	ldr	r3, [sp, #0]
 8010876:	2b00      	cmp	r3, #0
 8010878:	f77f aed6 	ble.w	8010628 <_dtoa_r+0x900>
 801087c:	4656      	mov	r6, sl
 801087e:	4621      	mov	r1, r4
 8010880:	4648      	mov	r0, r9
 8010882:	f7ff f9c7 	bl	800fc14 <quorem>
 8010886:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801088a:	f806 8b01 	strb.w	r8, [r6], #1
 801088e:	9b00      	ldr	r3, [sp, #0]
 8010890:	eba6 020a 	sub.w	r2, r6, sl
 8010894:	4293      	cmp	r3, r2
 8010896:	ddb3      	ble.n	8010800 <_dtoa_r+0xad8>
 8010898:	4649      	mov	r1, r9
 801089a:	2300      	movs	r3, #0
 801089c:	220a      	movs	r2, #10
 801089e:	4658      	mov	r0, fp
 80108a0:	f000 fcb4 	bl	801120c <__multadd>
 80108a4:	4681      	mov	r9, r0
 80108a6:	e7ea      	b.n	801087e <_dtoa_r+0xb56>
 80108a8:	08012b4d 	.word	0x08012b4d
 80108ac:	08012ad1 	.word	0x08012ad1

080108b0 <_free_r>:
 80108b0:	b538      	push	{r3, r4, r5, lr}
 80108b2:	4605      	mov	r5, r0
 80108b4:	2900      	cmp	r1, #0
 80108b6:	d041      	beq.n	801093c <_free_r+0x8c>
 80108b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80108bc:	1f0c      	subs	r4, r1, #4
 80108be:	2b00      	cmp	r3, #0
 80108c0:	bfb8      	it	lt
 80108c2:	18e4      	addlt	r4, r4, r3
 80108c4:	f000 fc34 	bl	8011130 <__malloc_lock>
 80108c8:	4a1d      	ldr	r2, [pc, #116]	@ (8010940 <_free_r+0x90>)
 80108ca:	6813      	ldr	r3, [r2, #0]
 80108cc:	b933      	cbnz	r3, 80108dc <_free_r+0x2c>
 80108ce:	6063      	str	r3, [r4, #4]
 80108d0:	6014      	str	r4, [r2, #0]
 80108d2:	4628      	mov	r0, r5
 80108d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80108d8:	f000 bc30 	b.w	801113c <__malloc_unlock>
 80108dc:	42a3      	cmp	r3, r4
 80108de:	d908      	bls.n	80108f2 <_free_r+0x42>
 80108e0:	6820      	ldr	r0, [r4, #0]
 80108e2:	1821      	adds	r1, r4, r0
 80108e4:	428b      	cmp	r3, r1
 80108e6:	bf01      	itttt	eq
 80108e8:	6819      	ldreq	r1, [r3, #0]
 80108ea:	685b      	ldreq	r3, [r3, #4]
 80108ec:	1809      	addeq	r1, r1, r0
 80108ee:	6021      	streq	r1, [r4, #0]
 80108f0:	e7ed      	b.n	80108ce <_free_r+0x1e>
 80108f2:	461a      	mov	r2, r3
 80108f4:	685b      	ldr	r3, [r3, #4]
 80108f6:	b10b      	cbz	r3, 80108fc <_free_r+0x4c>
 80108f8:	42a3      	cmp	r3, r4
 80108fa:	d9fa      	bls.n	80108f2 <_free_r+0x42>
 80108fc:	6811      	ldr	r1, [r2, #0]
 80108fe:	1850      	adds	r0, r2, r1
 8010900:	42a0      	cmp	r0, r4
 8010902:	d10b      	bne.n	801091c <_free_r+0x6c>
 8010904:	6820      	ldr	r0, [r4, #0]
 8010906:	4401      	add	r1, r0
 8010908:	1850      	adds	r0, r2, r1
 801090a:	4283      	cmp	r3, r0
 801090c:	6011      	str	r1, [r2, #0]
 801090e:	d1e0      	bne.n	80108d2 <_free_r+0x22>
 8010910:	6818      	ldr	r0, [r3, #0]
 8010912:	685b      	ldr	r3, [r3, #4]
 8010914:	6053      	str	r3, [r2, #4]
 8010916:	4408      	add	r0, r1
 8010918:	6010      	str	r0, [r2, #0]
 801091a:	e7da      	b.n	80108d2 <_free_r+0x22>
 801091c:	d902      	bls.n	8010924 <_free_r+0x74>
 801091e:	230c      	movs	r3, #12
 8010920:	602b      	str	r3, [r5, #0]
 8010922:	e7d6      	b.n	80108d2 <_free_r+0x22>
 8010924:	6820      	ldr	r0, [r4, #0]
 8010926:	1821      	adds	r1, r4, r0
 8010928:	428b      	cmp	r3, r1
 801092a:	bf04      	itt	eq
 801092c:	6819      	ldreq	r1, [r3, #0]
 801092e:	685b      	ldreq	r3, [r3, #4]
 8010930:	6063      	str	r3, [r4, #4]
 8010932:	bf04      	itt	eq
 8010934:	1809      	addeq	r1, r1, r0
 8010936:	6021      	streq	r1, [r4, #0]
 8010938:	6054      	str	r4, [r2, #4]
 801093a:	e7ca      	b.n	80108d2 <_free_r+0x22>
 801093c:	bd38      	pop	{r3, r4, r5, pc}
 801093e:	bf00      	nop
 8010940:	20000b10 	.word	0x20000b10

08010944 <rshift>:
 8010944:	6903      	ldr	r3, [r0, #16]
 8010946:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801094a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801094e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010952:	f100 0414 	add.w	r4, r0, #20
 8010956:	dd45      	ble.n	80109e4 <rshift+0xa0>
 8010958:	f011 011f 	ands.w	r1, r1, #31
 801095c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010960:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010964:	d10c      	bne.n	8010980 <rshift+0x3c>
 8010966:	f100 0710 	add.w	r7, r0, #16
 801096a:	4629      	mov	r1, r5
 801096c:	42b1      	cmp	r1, r6
 801096e:	d334      	bcc.n	80109da <rshift+0x96>
 8010970:	1a9b      	subs	r3, r3, r2
 8010972:	009b      	lsls	r3, r3, #2
 8010974:	1eea      	subs	r2, r5, #3
 8010976:	4296      	cmp	r6, r2
 8010978:	bf38      	it	cc
 801097a:	2300      	movcc	r3, #0
 801097c:	4423      	add	r3, r4
 801097e:	e015      	b.n	80109ac <rshift+0x68>
 8010980:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010984:	f1c1 0820 	rsb	r8, r1, #32
 8010988:	40cf      	lsrs	r7, r1
 801098a:	f105 0e04 	add.w	lr, r5, #4
 801098e:	46a1      	mov	r9, r4
 8010990:	4576      	cmp	r6, lr
 8010992:	46f4      	mov	ip, lr
 8010994:	d815      	bhi.n	80109c2 <rshift+0x7e>
 8010996:	1a9a      	subs	r2, r3, r2
 8010998:	0092      	lsls	r2, r2, #2
 801099a:	3a04      	subs	r2, #4
 801099c:	3501      	adds	r5, #1
 801099e:	42ae      	cmp	r6, r5
 80109a0:	bf38      	it	cc
 80109a2:	2200      	movcc	r2, #0
 80109a4:	18a3      	adds	r3, r4, r2
 80109a6:	50a7      	str	r7, [r4, r2]
 80109a8:	b107      	cbz	r7, 80109ac <rshift+0x68>
 80109aa:	3304      	adds	r3, #4
 80109ac:	1b1a      	subs	r2, r3, r4
 80109ae:	42a3      	cmp	r3, r4
 80109b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80109b4:	bf08      	it	eq
 80109b6:	2300      	moveq	r3, #0
 80109b8:	6102      	str	r2, [r0, #16]
 80109ba:	bf08      	it	eq
 80109bc:	6143      	streq	r3, [r0, #20]
 80109be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109c2:	f8dc c000 	ldr.w	ip, [ip]
 80109c6:	fa0c fc08 	lsl.w	ip, ip, r8
 80109ca:	ea4c 0707 	orr.w	r7, ip, r7
 80109ce:	f849 7b04 	str.w	r7, [r9], #4
 80109d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80109d6:	40cf      	lsrs	r7, r1
 80109d8:	e7da      	b.n	8010990 <rshift+0x4c>
 80109da:	f851 cb04 	ldr.w	ip, [r1], #4
 80109de:	f847 cf04 	str.w	ip, [r7, #4]!
 80109e2:	e7c3      	b.n	801096c <rshift+0x28>
 80109e4:	4623      	mov	r3, r4
 80109e6:	e7e1      	b.n	80109ac <rshift+0x68>

080109e8 <__hexdig_fun>:
 80109e8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80109ec:	2b09      	cmp	r3, #9
 80109ee:	d802      	bhi.n	80109f6 <__hexdig_fun+0xe>
 80109f0:	3820      	subs	r0, #32
 80109f2:	b2c0      	uxtb	r0, r0
 80109f4:	4770      	bx	lr
 80109f6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80109fa:	2b05      	cmp	r3, #5
 80109fc:	d801      	bhi.n	8010a02 <__hexdig_fun+0x1a>
 80109fe:	3847      	subs	r0, #71	@ 0x47
 8010a00:	e7f7      	b.n	80109f2 <__hexdig_fun+0xa>
 8010a02:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010a06:	2b05      	cmp	r3, #5
 8010a08:	d801      	bhi.n	8010a0e <__hexdig_fun+0x26>
 8010a0a:	3827      	subs	r0, #39	@ 0x27
 8010a0c:	e7f1      	b.n	80109f2 <__hexdig_fun+0xa>
 8010a0e:	2000      	movs	r0, #0
 8010a10:	4770      	bx	lr
	...

08010a14 <__gethex>:
 8010a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a18:	b085      	sub	sp, #20
 8010a1a:	468a      	mov	sl, r1
 8010a1c:	9302      	str	r3, [sp, #8]
 8010a1e:	680b      	ldr	r3, [r1, #0]
 8010a20:	9001      	str	r0, [sp, #4]
 8010a22:	4690      	mov	r8, r2
 8010a24:	1c9c      	adds	r4, r3, #2
 8010a26:	46a1      	mov	r9, r4
 8010a28:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010a2c:	2830      	cmp	r0, #48	@ 0x30
 8010a2e:	d0fa      	beq.n	8010a26 <__gethex+0x12>
 8010a30:	eba9 0303 	sub.w	r3, r9, r3
 8010a34:	f1a3 0b02 	sub.w	fp, r3, #2
 8010a38:	f7ff ffd6 	bl	80109e8 <__hexdig_fun>
 8010a3c:	4605      	mov	r5, r0
 8010a3e:	2800      	cmp	r0, #0
 8010a40:	d168      	bne.n	8010b14 <__gethex+0x100>
 8010a42:	49a0      	ldr	r1, [pc, #640]	@ (8010cc4 <__gethex+0x2b0>)
 8010a44:	2201      	movs	r2, #1
 8010a46:	4648      	mov	r0, r9
 8010a48:	f7ff f83e 	bl	800fac8 <strncmp>
 8010a4c:	4607      	mov	r7, r0
 8010a4e:	2800      	cmp	r0, #0
 8010a50:	d167      	bne.n	8010b22 <__gethex+0x10e>
 8010a52:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010a56:	4626      	mov	r6, r4
 8010a58:	f7ff ffc6 	bl	80109e8 <__hexdig_fun>
 8010a5c:	2800      	cmp	r0, #0
 8010a5e:	d062      	beq.n	8010b26 <__gethex+0x112>
 8010a60:	4623      	mov	r3, r4
 8010a62:	7818      	ldrb	r0, [r3, #0]
 8010a64:	2830      	cmp	r0, #48	@ 0x30
 8010a66:	4699      	mov	r9, r3
 8010a68:	f103 0301 	add.w	r3, r3, #1
 8010a6c:	d0f9      	beq.n	8010a62 <__gethex+0x4e>
 8010a6e:	f7ff ffbb 	bl	80109e8 <__hexdig_fun>
 8010a72:	fab0 f580 	clz	r5, r0
 8010a76:	096d      	lsrs	r5, r5, #5
 8010a78:	f04f 0b01 	mov.w	fp, #1
 8010a7c:	464a      	mov	r2, r9
 8010a7e:	4616      	mov	r6, r2
 8010a80:	3201      	adds	r2, #1
 8010a82:	7830      	ldrb	r0, [r6, #0]
 8010a84:	f7ff ffb0 	bl	80109e8 <__hexdig_fun>
 8010a88:	2800      	cmp	r0, #0
 8010a8a:	d1f8      	bne.n	8010a7e <__gethex+0x6a>
 8010a8c:	498d      	ldr	r1, [pc, #564]	@ (8010cc4 <__gethex+0x2b0>)
 8010a8e:	2201      	movs	r2, #1
 8010a90:	4630      	mov	r0, r6
 8010a92:	f7ff f819 	bl	800fac8 <strncmp>
 8010a96:	2800      	cmp	r0, #0
 8010a98:	d13f      	bne.n	8010b1a <__gethex+0x106>
 8010a9a:	b944      	cbnz	r4, 8010aae <__gethex+0x9a>
 8010a9c:	1c74      	adds	r4, r6, #1
 8010a9e:	4622      	mov	r2, r4
 8010aa0:	4616      	mov	r6, r2
 8010aa2:	3201      	adds	r2, #1
 8010aa4:	7830      	ldrb	r0, [r6, #0]
 8010aa6:	f7ff ff9f 	bl	80109e8 <__hexdig_fun>
 8010aaa:	2800      	cmp	r0, #0
 8010aac:	d1f8      	bne.n	8010aa0 <__gethex+0x8c>
 8010aae:	1ba4      	subs	r4, r4, r6
 8010ab0:	00a7      	lsls	r7, r4, #2
 8010ab2:	7833      	ldrb	r3, [r6, #0]
 8010ab4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010ab8:	2b50      	cmp	r3, #80	@ 0x50
 8010aba:	d13e      	bne.n	8010b3a <__gethex+0x126>
 8010abc:	7873      	ldrb	r3, [r6, #1]
 8010abe:	2b2b      	cmp	r3, #43	@ 0x2b
 8010ac0:	d033      	beq.n	8010b2a <__gethex+0x116>
 8010ac2:	2b2d      	cmp	r3, #45	@ 0x2d
 8010ac4:	d034      	beq.n	8010b30 <__gethex+0x11c>
 8010ac6:	1c71      	adds	r1, r6, #1
 8010ac8:	2400      	movs	r4, #0
 8010aca:	7808      	ldrb	r0, [r1, #0]
 8010acc:	f7ff ff8c 	bl	80109e8 <__hexdig_fun>
 8010ad0:	1e43      	subs	r3, r0, #1
 8010ad2:	b2db      	uxtb	r3, r3
 8010ad4:	2b18      	cmp	r3, #24
 8010ad6:	d830      	bhi.n	8010b3a <__gethex+0x126>
 8010ad8:	f1a0 0210 	sub.w	r2, r0, #16
 8010adc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010ae0:	f7ff ff82 	bl	80109e8 <__hexdig_fun>
 8010ae4:	f100 3cff 	add.w	ip, r0, #4294967295
 8010ae8:	fa5f fc8c 	uxtb.w	ip, ip
 8010aec:	f1bc 0f18 	cmp.w	ip, #24
 8010af0:	f04f 030a 	mov.w	r3, #10
 8010af4:	d91e      	bls.n	8010b34 <__gethex+0x120>
 8010af6:	b104      	cbz	r4, 8010afa <__gethex+0xe6>
 8010af8:	4252      	negs	r2, r2
 8010afa:	4417      	add	r7, r2
 8010afc:	f8ca 1000 	str.w	r1, [sl]
 8010b00:	b1ed      	cbz	r5, 8010b3e <__gethex+0x12a>
 8010b02:	f1bb 0f00 	cmp.w	fp, #0
 8010b06:	bf0c      	ite	eq
 8010b08:	2506      	moveq	r5, #6
 8010b0a:	2500      	movne	r5, #0
 8010b0c:	4628      	mov	r0, r5
 8010b0e:	b005      	add	sp, #20
 8010b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b14:	2500      	movs	r5, #0
 8010b16:	462c      	mov	r4, r5
 8010b18:	e7b0      	b.n	8010a7c <__gethex+0x68>
 8010b1a:	2c00      	cmp	r4, #0
 8010b1c:	d1c7      	bne.n	8010aae <__gethex+0x9a>
 8010b1e:	4627      	mov	r7, r4
 8010b20:	e7c7      	b.n	8010ab2 <__gethex+0x9e>
 8010b22:	464e      	mov	r6, r9
 8010b24:	462f      	mov	r7, r5
 8010b26:	2501      	movs	r5, #1
 8010b28:	e7c3      	b.n	8010ab2 <__gethex+0x9e>
 8010b2a:	2400      	movs	r4, #0
 8010b2c:	1cb1      	adds	r1, r6, #2
 8010b2e:	e7cc      	b.n	8010aca <__gethex+0xb6>
 8010b30:	2401      	movs	r4, #1
 8010b32:	e7fb      	b.n	8010b2c <__gethex+0x118>
 8010b34:	fb03 0002 	mla	r0, r3, r2, r0
 8010b38:	e7ce      	b.n	8010ad8 <__gethex+0xc4>
 8010b3a:	4631      	mov	r1, r6
 8010b3c:	e7de      	b.n	8010afc <__gethex+0xe8>
 8010b3e:	eba6 0309 	sub.w	r3, r6, r9
 8010b42:	3b01      	subs	r3, #1
 8010b44:	4629      	mov	r1, r5
 8010b46:	2b07      	cmp	r3, #7
 8010b48:	dc0a      	bgt.n	8010b60 <__gethex+0x14c>
 8010b4a:	9801      	ldr	r0, [sp, #4]
 8010b4c:	f000 fafc 	bl	8011148 <_Balloc>
 8010b50:	4604      	mov	r4, r0
 8010b52:	b940      	cbnz	r0, 8010b66 <__gethex+0x152>
 8010b54:	4b5c      	ldr	r3, [pc, #368]	@ (8010cc8 <__gethex+0x2b4>)
 8010b56:	4602      	mov	r2, r0
 8010b58:	21e4      	movs	r1, #228	@ 0xe4
 8010b5a:	485c      	ldr	r0, [pc, #368]	@ (8010ccc <__gethex+0x2b8>)
 8010b5c:	f001 fa5c 	bl	8012018 <__assert_func>
 8010b60:	3101      	adds	r1, #1
 8010b62:	105b      	asrs	r3, r3, #1
 8010b64:	e7ef      	b.n	8010b46 <__gethex+0x132>
 8010b66:	f100 0a14 	add.w	sl, r0, #20
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	4655      	mov	r5, sl
 8010b6e:	469b      	mov	fp, r3
 8010b70:	45b1      	cmp	r9, r6
 8010b72:	d337      	bcc.n	8010be4 <__gethex+0x1d0>
 8010b74:	f845 bb04 	str.w	fp, [r5], #4
 8010b78:	eba5 050a 	sub.w	r5, r5, sl
 8010b7c:	10ad      	asrs	r5, r5, #2
 8010b7e:	6125      	str	r5, [r4, #16]
 8010b80:	4658      	mov	r0, fp
 8010b82:	f000 fbd3 	bl	801132c <__hi0bits>
 8010b86:	016d      	lsls	r5, r5, #5
 8010b88:	f8d8 6000 	ldr.w	r6, [r8]
 8010b8c:	1a2d      	subs	r5, r5, r0
 8010b8e:	42b5      	cmp	r5, r6
 8010b90:	dd54      	ble.n	8010c3c <__gethex+0x228>
 8010b92:	1bad      	subs	r5, r5, r6
 8010b94:	4629      	mov	r1, r5
 8010b96:	4620      	mov	r0, r4
 8010b98:	f000 ff67 	bl	8011a6a <__any_on>
 8010b9c:	4681      	mov	r9, r0
 8010b9e:	b178      	cbz	r0, 8010bc0 <__gethex+0x1ac>
 8010ba0:	1e6b      	subs	r3, r5, #1
 8010ba2:	1159      	asrs	r1, r3, #5
 8010ba4:	f003 021f 	and.w	r2, r3, #31
 8010ba8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010bac:	f04f 0901 	mov.w	r9, #1
 8010bb0:	fa09 f202 	lsl.w	r2, r9, r2
 8010bb4:	420a      	tst	r2, r1
 8010bb6:	d003      	beq.n	8010bc0 <__gethex+0x1ac>
 8010bb8:	454b      	cmp	r3, r9
 8010bba:	dc36      	bgt.n	8010c2a <__gethex+0x216>
 8010bbc:	f04f 0902 	mov.w	r9, #2
 8010bc0:	4629      	mov	r1, r5
 8010bc2:	4620      	mov	r0, r4
 8010bc4:	f7ff febe 	bl	8010944 <rshift>
 8010bc8:	442f      	add	r7, r5
 8010bca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010bce:	42bb      	cmp	r3, r7
 8010bd0:	da42      	bge.n	8010c58 <__gethex+0x244>
 8010bd2:	9801      	ldr	r0, [sp, #4]
 8010bd4:	4621      	mov	r1, r4
 8010bd6:	f000 faf7 	bl	80111c8 <_Bfree>
 8010bda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010bdc:	2300      	movs	r3, #0
 8010bde:	6013      	str	r3, [r2, #0]
 8010be0:	25a3      	movs	r5, #163	@ 0xa3
 8010be2:	e793      	b.n	8010b0c <__gethex+0xf8>
 8010be4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010be8:	2a2e      	cmp	r2, #46	@ 0x2e
 8010bea:	d012      	beq.n	8010c12 <__gethex+0x1fe>
 8010bec:	2b20      	cmp	r3, #32
 8010bee:	d104      	bne.n	8010bfa <__gethex+0x1e6>
 8010bf0:	f845 bb04 	str.w	fp, [r5], #4
 8010bf4:	f04f 0b00 	mov.w	fp, #0
 8010bf8:	465b      	mov	r3, fp
 8010bfa:	7830      	ldrb	r0, [r6, #0]
 8010bfc:	9303      	str	r3, [sp, #12]
 8010bfe:	f7ff fef3 	bl	80109e8 <__hexdig_fun>
 8010c02:	9b03      	ldr	r3, [sp, #12]
 8010c04:	f000 000f 	and.w	r0, r0, #15
 8010c08:	4098      	lsls	r0, r3
 8010c0a:	ea4b 0b00 	orr.w	fp, fp, r0
 8010c0e:	3304      	adds	r3, #4
 8010c10:	e7ae      	b.n	8010b70 <__gethex+0x15c>
 8010c12:	45b1      	cmp	r9, r6
 8010c14:	d8ea      	bhi.n	8010bec <__gethex+0x1d8>
 8010c16:	492b      	ldr	r1, [pc, #172]	@ (8010cc4 <__gethex+0x2b0>)
 8010c18:	9303      	str	r3, [sp, #12]
 8010c1a:	2201      	movs	r2, #1
 8010c1c:	4630      	mov	r0, r6
 8010c1e:	f7fe ff53 	bl	800fac8 <strncmp>
 8010c22:	9b03      	ldr	r3, [sp, #12]
 8010c24:	2800      	cmp	r0, #0
 8010c26:	d1e1      	bne.n	8010bec <__gethex+0x1d8>
 8010c28:	e7a2      	b.n	8010b70 <__gethex+0x15c>
 8010c2a:	1ea9      	subs	r1, r5, #2
 8010c2c:	4620      	mov	r0, r4
 8010c2e:	f000 ff1c 	bl	8011a6a <__any_on>
 8010c32:	2800      	cmp	r0, #0
 8010c34:	d0c2      	beq.n	8010bbc <__gethex+0x1a8>
 8010c36:	f04f 0903 	mov.w	r9, #3
 8010c3a:	e7c1      	b.n	8010bc0 <__gethex+0x1ac>
 8010c3c:	da09      	bge.n	8010c52 <__gethex+0x23e>
 8010c3e:	1b75      	subs	r5, r6, r5
 8010c40:	4621      	mov	r1, r4
 8010c42:	9801      	ldr	r0, [sp, #4]
 8010c44:	462a      	mov	r2, r5
 8010c46:	f000 fcd7 	bl	80115f8 <__lshift>
 8010c4a:	1b7f      	subs	r7, r7, r5
 8010c4c:	4604      	mov	r4, r0
 8010c4e:	f100 0a14 	add.w	sl, r0, #20
 8010c52:	f04f 0900 	mov.w	r9, #0
 8010c56:	e7b8      	b.n	8010bca <__gethex+0x1b6>
 8010c58:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010c5c:	42bd      	cmp	r5, r7
 8010c5e:	dd6f      	ble.n	8010d40 <__gethex+0x32c>
 8010c60:	1bed      	subs	r5, r5, r7
 8010c62:	42ae      	cmp	r6, r5
 8010c64:	dc34      	bgt.n	8010cd0 <__gethex+0x2bc>
 8010c66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010c6a:	2b02      	cmp	r3, #2
 8010c6c:	d022      	beq.n	8010cb4 <__gethex+0x2a0>
 8010c6e:	2b03      	cmp	r3, #3
 8010c70:	d024      	beq.n	8010cbc <__gethex+0x2a8>
 8010c72:	2b01      	cmp	r3, #1
 8010c74:	d115      	bne.n	8010ca2 <__gethex+0x28e>
 8010c76:	42ae      	cmp	r6, r5
 8010c78:	d113      	bne.n	8010ca2 <__gethex+0x28e>
 8010c7a:	2e01      	cmp	r6, #1
 8010c7c:	d10b      	bne.n	8010c96 <__gethex+0x282>
 8010c7e:	9a02      	ldr	r2, [sp, #8]
 8010c80:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010c84:	6013      	str	r3, [r2, #0]
 8010c86:	2301      	movs	r3, #1
 8010c88:	6123      	str	r3, [r4, #16]
 8010c8a:	f8ca 3000 	str.w	r3, [sl]
 8010c8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010c90:	2562      	movs	r5, #98	@ 0x62
 8010c92:	601c      	str	r4, [r3, #0]
 8010c94:	e73a      	b.n	8010b0c <__gethex+0xf8>
 8010c96:	1e71      	subs	r1, r6, #1
 8010c98:	4620      	mov	r0, r4
 8010c9a:	f000 fee6 	bl	8011a6a <__any_on>
 8010c9e:	2800      	cmp	r0, #0
 8010ca0:	d1ed      	bne.n	8010c7e <__gethex+0x26a>
 8010ca2:	9801      	ldr	r0, [sp, #4]
 8010ca4:	4621      	mov	r1, r4
 8010ca6:	f000 fa8f 	bl	80111c8 <_Bfree>
 8010caa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010cac:	2300      	movs	r3, #0
 8010cae:	6013      	str	r3, [r2, #0]
 8010cb0:	2550      	movs	r5, #80	@ 0x50
 8010cb2:	e72b      	b.n	8010b0c <__gethex+0xf8>
 8010cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d1f3      	bne.n	8010ca2 <__gethex+0x28e>
 8010cba:	e7e0      	b.n	8010c7e <__gethex+0x26a>
 8010cbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d1dd      	bne.n	8010c7e <__gethex+0x26a>
 8010cc2:	e7ee      	b.n	8010ca2 <__gethex+0x28e>
 8010cc4:	08012a3c 	.word	0x08012a3c
 8010cc8:	08012b4d 	.word	0x08012b4d
 8010ccc:	08012b5e 	.word	0x08012b5e
 8010cd0:	1e6f      	subs	r7, r5, #1
 8010cd2:	f1b9 0f00 	cmp.w	r9, #0
 8010cd6:	d130      	bne.n	8010d3a <__gethex+0x326>
 8010cd8:	b127      	cbz	r7, 8010ce4 <__gethex+0x2d0>
 8010cda:	4639      	mov	r1, r7
 8010cdc:	4620      	mov	r0, r4
 8010cde:	f000 fec4 	bl	8011a6a <__any_on>
 8010ce2:	4681      	mov	r9, r0
 8010ce4:	117a      	asrs	r2, r7, #5
 8010ce6:	2301      	movs	r3, #1
 8010ce8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010cec:	f007 071f 	and.w	r7, r7, #31
 8010cf0:	40bb      	lsls	r3, r7
 8010cf2:	4213      	tst	r3, r2
 8010cf4:	4629      	mov	r1, r5
 8010cf6:	4620      	mov	r0, r4
 8010cf8:	bf18      	it	ne
 8010cfa:	f049 0902 	orrne.w	r9, r9, #2
 8010cfe:	f7ff fe21 	bl	8010944 <rshift>
 8010d02:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010d06:	1b76      	subs	r6, r6, r5
 8010d08:	2502      	movs	r5, #2
 8010d0a:	f1b9 0f00 	cmp.w	r9, #0
 8010d0e:	d047      	beq.n	8010da0 <__gethex+0x38c>
 8010d10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010d14:	2b02      	cmp	r3, #2
 8010d16:	d015      	beq.n	8010d44 <__gethex+0x330>
 8010d18:	2b03      	cmp	r3, #3
 8010d1a:	d017      	beq.n	8010d4c <__gethex+0x338>
 8010d1c:	2b01      	cmp	r3, #1
 8010d1e:	d109      	bne.n	8010d34 <__gethex+0x320>
 8010d20:	f019 0f02 	tst.w	r9, #2
 8010d24:	d006      	beq.n	8010d34 <__gethex+0x320>
 8010d26:	f8da 3000 	ldr.w	r3, [sl]
 8010d2a:	ea49 0903 	orr.w	r9, r9, r3
 8010d2e:	f019 0f01 	tst.w	r9, #1
 8010d32:	d10e      	bne.n	8010d52 <__gethex+0x33e>
 8010d34:	f045 0510 	orr.w	r5, r5, #16
 8010d38:	e032      	b.n	8010da0 <__gethex+0x38c>
 8010d3a:	f04f 0901 	mov.w	r9, #1
 8010d3e:	e7d1      	b.n	8010ce4 <__gethex+0x2d0>
 8010d40:	2501      	movs	r5, #1
 8010d42:	e7e2      	b.n	8010d0a <__gethex+0x2f6>
 8010d44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d46:	f1c3 0301 	rsb	r3, r3, #1
 8010d4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010d4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d0f0      	beq.n	8010d34 <__gethex+0x320>
 8010d52:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010d56:	f104 0314 	add.w	r3, r4, #20
 8010d5a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010d5e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010d62:	f04f 0c00 	mov.w	ip, #0
 8010d66:	4618      	mov	r0, r3
 8010d68:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d6c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010d70:	d01b      	beq.n	8010daa <__gethex+0x396>
 8010d72:	3201      	adds	r2, #1
 8010d74:	6002      	str	r2, [r0, #0]
 8010d76:	2d02      	cmp	r5, #2
 8010d78:	f104 0314 	add.w	r3, r4, #20
 8010d7c:	d13c      	bne.n	8010df8 <__gethex+0x3e4>
 8010d7e:	f8d8 2000 	ldr.w	r2, [r8]
 8010d82:	3a01      	subs	r2, #1
 8010d84:	42b2      	cmp	r2, r6
 8010d86:	d109      	bne.n	8010d9c <__gethex+0x388>
 8010d88:	1171      	asrs	r1, r6, #5
 8010d8a:	2201      	movs	r2, #1
 8010d8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010d90:	f006 061f 	and.w	r6, r6, #31
 8010d94:	fa02 f606 	lsl.w	r6, r2, r6
 8010d98:	421e      	tst	r6, r3
 8010d9a:	d13a      	bne.n	8010e12 <__gethex+0x3fe>
 8010d9c:	f045 0520 	orr.w	r5, r5, #32
 8010da0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010da2:	601c      	str	r4, [r3, #0]
 8010da4:	9b02      	ldr	r3, [sp, #8]
 8010da6:	601f      	str	r7, [r3, #0]
 8010da8:	e6b0      	b.n	8010b0c <__gethex+0xf8>
 8010daa:	4299      	cmp	r1, r3
 8010dac:	f843 cc04 	str.w	ip, [r3, #-4]
 8010db0:	d8d9      	bhi.n	8010d66 <__gethex+0x352>
 8010db2:	68a3      	ldr	r3, [r4, #8]
 8010db4:	459b      	cmp	fp, r3
 8010db6:	db17      	blt.n	8010de8 <__gethex+0x3d4>
 8010db8:	6861      	ldr	r1, [r4, #4]
 8010dba:	9801      	ldr	r0, [sp, #4]
 8010dbc:	3101      	adds	r1, #1
 8010dbe:	f000 f9c3 	bl	8011148 <_Balloc>
 8010dc2:	4681      	mov	r9, r0
 8010dc4:	b918      	cbnz	r0, 8010dce <__gethex+0x3ba>
 8010dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8010e30 <__gethex+0x41c>)
 8010dc8:	4602      	mov	r2, r0
 8010dca:	2184      	movs	r1, #132	@ 0x84
 8010dcc:	e6c5      	b.n	8010b5a <__gethex+0x146>
 8010dce:	6922      	ldr	r2, [r4, #16]
 8010dd0:	3202      	adds	r2, #2
 8010dd2:	f104 010c 	add.w	r1, r4, #12
 8010dd6:	0092      	lsls	r2, r2, #2
 8010dd8:	300c      	adds	r0, #12
 8010dda:	f7fe fefe 	bl	800fbda <memcpy>
 8010dde:	4621      	mov	r1, r4
 8010de0:	9801      	ldr	r0, [sp, #4]
 8010de2:	f000 f9f1 	bl	80111c8 <_Bfree>
 8010de6:	464c      	mov	r4, r9
 8010de8:	6923      	ldr	r3, [r4, #16]
 8010dea:	1c5a      	adds	r2, r3, #1
 8010dec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010df0:	6122      	str	r2, [r4, #16]
 8010df2:	2201      	movs	r2, #1
 8010df4:	615a      	str	r2, [r3, #20]
 8010df6:	e7be      	b.n	8010d76 <__gethex+0x362>
 8010df8:	6922      	ldr	r2, [r4, #16]
 8010dfa:	455a      	cmp	r2, fp
 8010dfc:	dd0b      	ble.n	8010e16 <__gethex+0x402>
 8010dfe:	2101      	movs	r1, #1
 8010e00:	4620      	mov	r0, r4
 8010e02:	f7ff fd9f 	bl	8010944 <rshift>
 8010e06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010e0a:	3701      	adds	r7, #1
 8010e0c:	42bb      	cmp	r3, r7
 8010e0e:	f6ff aee0 	blt.w	8010bd2 <__gethex+0x1be>
 8010e12:	2501      	movs	r5, #1
 8010e14:	e7c2      	b.n	8010d9c <__gethex+0x388>
 8010e16:	f016 061f 	ands.w	r6, r6, #31
 8010e1a:	d0fa      	beq.n	8010e12 <__gethex+0x3fe>
 8010e1c:	4453      	add	r3, sl
 8010e1e:	f1c6 0620 	rsb	r6, r6, #32
 8010e22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010e26:	f000 fa81 	bl	801132c <__hi0bits>
 8010e2a:	42b0      	cmp	r0, r6
 8010e2c:	dbe7      	blt.n	8010dfe <__gethex+0x3ea>
 8010e2e:	e7f0      	b.n	8010e12 <__gethex+0x3fe>
 8010e30:	08012b4d 	.word	0x08012b4d

08010e34 <L_shift>:
 8010e34:	f1c2 0208 	rsb	r2, r2, #8
 8010e38:	0092      	lsls	r2, r2, #2
 8010e3a:	b570      	push	{r4, r5, r6, lr}
 8010e3c:	f1c2 0620 	rsb	r6, r2, #32
 8010e40:	6843      	ldr	r3, [r0, #4]
 8010e42:	6804      	ldr	r4, [r0, #0]
 8010e44:	fa03 f506 	lsl.w	r5, r3, r6
 8010e48:	432c      	orrs	r4, r5
 8010e4a:	40d3      	lsrs	r3, r2
 8010e4c:	6004      	str	r4, [r0, #0]
 8010e4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010e52:	4288      	cmp	r0, r1
 8010e54:	d3f4      	bcc.n	8010e40 <L_shift+0xc>
 8010e56:	bd70      	pop	{r4, r5, r6, pc}

08010e58 <__match>:
 8010e58:	b530      	push	{r4, r5, lr}
 8010e5a:	6803      	ldr	r3, [r0, #0]
 8010e5c:	3301      	adds	r3, #1
 8010e5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010e62:	b914      	cbnz	r4, 8010e6a <__match+0x12>
 8010e64:	6003      	str	r3, [r0, #0]
 8010e66:	2001      	movs	r0, #1
 8010e68:	bd30      	pop	{r4, r5, pc}
 8010e6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e6e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010e72:	2d19      	cmp	r5, #25
 8010e74:	bf98      	it	ls
 8010e76:	3220      	addls	r2, #32
 8010e78:	42a2      	cmp	r2, r4
 8010e7a:	d0f0      	beq.n	8010e5e <__match+0x6>
 8010e7c:	2000      	movs	r0, #0
 8010e7e:	e7f3      	b.n	8010e68 <__match+0x10>

08010e80 <__hexnan>:
 8010e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e84:	680b      	ldr	r3, [r1, #0]
 8010e86:	6801      	ldr	r1, [r0, #0]
 8010e88:	115e      	asrs	r6, r3, #5
 8010e8a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010e8e:	f013 031f 	ands.w	r3, r3, #31
 8010e92:	b087      	sub	sp, #28
 8010e94:	bf18      	it	ne
 8010e96:	3604      	addne	r6, #4
 8010e98:	2500      	movs	r5, #0
 8010e9a:	1f37      	subs	r7, r6, #4
 8010e9c:	4682      	mov	sl, r0
 8010e9e:	4690      	mov	r8, r2
 8010ea0:	9301      	str	r3, [sp, #4]
 8010ea2:	f846 5c04 	str.w	r5, [r6, #-4]
 8010ea6:	46b9      	mov	r9, r7
 8010ea8:	463c      	mov	r4, r7
 8010eaa:	9502      	str	r5, [sp, #8]
 8010eac:	46ab      	mov	fp, r5
 8010eae:	784a      	ldrb	r2, [r1, #1]
 8010eb0:	1c4b      	adds	r3, r1, #1
 8010eb2:	9303      	str	r3, [sp, #12]
 8010eb4:	b342      	cbz	r2, 8010f08 <__hexnan+0x88>
 8010eb6:	4610      	mov	r0, r2
 8010eb8:	9105      	str	r1, [sp, #20]
 8010eba:	9204      	str	r2, [sp, #16]
 8010ebc:	f7ff fd94 	bl	80109e8 <__hexdig_fun>
 8010ec0:	2800      	cmp	r0, #0
 8010ec2:	d151      	bne.n	8010f68 <__hexnan+0xe8>
 8010ec4:	9a04      	ldr	r2, [sp, #16]
 8010ec6:	9905      	ldr	r1, [sp, #20]
 8010ec8:	2a20      	cmp	r2, #32
 8010eca:	d818      	bhi.n	8010efe <__hexnan+0x7e>
 8010ecc:	9b02      	ldr	r3, [sp, #8]
 8010ece:	459b      	cmp	fp, r3
 8010ed0:	dd13      	ble.n	8010efa <__hexnan+0x7a>
 8010ed2:	454c      	cmp	r4, r9
 8010ed4:	d206      	bcs.n	8010ee4 <__hexnan+0x64>
 8010ed6:	2d07      	cmp	r5, #7
 8010ed8:	dc04      	bgt.n	8010ee4 <__hexnan+0x64>
 8010eda:	462a      	mov	r2, r5
 8010edc:	4649      	mov	r1, r9
 8010ede:	4620      	mov	r0, r4
 8010ee0:	f7ff ffa8 	bl	8010e34 <L_shift>
 8010ee4:	4544      	cmp	r4, r8
 8010ee6:	d952      	bls.n	8010f8e <__hexnan+0x10e>
 8010ee8:	2300      	movs	r3, #0
 8010eea:	f1a4 0904 	sub.w	r9, r4, #4
 8010eee:	f844 3c04 	str.w	r3, [r4, #-4]
 8010ef2:	f8cd b008 	str.w	fp, [sp, #8]
 8010ef6:	464c      	mov	r4, r9
 8010ef8:	461d      	mov	r5, r3
 8010efa:	9903      	ldr	r1, [sp, #12]
 8010efc:	e7d7      	b.n	8010eae <__hexnan+0x2e>
 8010efe:	2a29      	cmp	r2, #41	@ 0x29
 8010f00:	d157      	bne.n	8010fb2 <__hexnan+0x132>
 8010f02:	3102      	adds	r1, #2
 8010f04:	f8ca 1000 	str.w	r1, [sl]
 8010f08:	f1bb 0f00 	cmp.w	fp, #0
 8010f0c:	d051      	beq.n	8010fb2 <__hexnan+0x132>
 8010f0e:	454c      	cmp	r4, r9
 8010f10:	d206      	bcs.n	8010f20 <__hexnan+0xa0>
 8010f12:	2d07      	cmp	r5, #7
 8010f14:	dc04      	bgt.n	8010f20 <__hexnan+0xa0>
 8010f16:	462a      	mov	r2, r5
 8010f18:	4649      	mov	r1, r9
 8010f1a:	4620      	mov	r0, r4
 8010f1c:	f7ff ff8a 	bl	8010e34 <L_shift>
 8010f20:	4544      	cmp	r4, r8
 8010f22:	d936      	bls.n	8010f92 <__hexnan+0x112>
 8010f24:	f1a8 0204 	sub.w	r2, r8, #4
 8010f28:	4623      	mov	r3, r4
 8010f2a:	f853 1b04 	ldr.w	r1, [r3], #4
 8010f2e:	f842 1f04 	str.w	r1, [r2, #4]!
 8010f32:	429f      	cmp	r7, r3
 8010f34:	d2f9      	bcs.n	8010f2a <__hexnan+0xaa>
 8010f36:	1b3b      	subs	r3, r7, r4
 8010f38:	f023 0303 	bic.w	r3, r3, #3
 8010f3c:	3304      	adds	r3, #4
 8010f3e:	3401      	adds	r4, #1
 8010f40:	3e03      	subs	r6, #3
 8010f42:	42b4      	cmp	r4, r6
 8010f44:	bf88      	it	hi
 8010f46:	2304      	movhi	r3, #4
 8010f48:	4443      	add	r3, r8
 8010f4a:	2200      	movs	r2, #0
 8010f4c:	f843 2b04 	str.w	r2, [r3], #4
 8010f50:	429f      	cmp	r7, r3
 8010f52:	d2fb      	bcs.n	8010f4c <__hexnan+0xcc>
 8010f54:	683b      	ldr	r3, [r7, #0]
 8010f56:	b91b      	cbnz	r3, 8010f60 <__hexnan+0xe0>
 8010f58:	4547      	cmp	r7, r8
 8010f5a:	d128      	bne.n	8010fae <__hexnan+0x12e>
 8010f5c:	2301      	movs	r3, #1
 8010f5e:	603b      	str	r3, [r7, #0]
 8010f60:	2005      	movs	r0, #5
 8010f62:	b007      	add	sp, #28
 8010f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f68:	3501      	adds	r5, #1
 8010f6a:	2d08      	cmp	r5, #8
 8010f6c:	f10b 0b01 	add.w	fp, fp, #1
 8010f70:	dd06      	ble.n	8010f80 <__hexnan+0x100>
 8010f72:	4544      	cmp	r4, r8
 8010f74:	d9c1      	bls.n	8010efa <__hexnan+0x7a>
 8010f76:	2300      	movs	r3, #0
 8010f78:	f844 3c04 	str.w	r3, [r4, #-4]
 8010f7c:	2501      	movs	r5, #1
 8010f7e:	3c04      	subs	r4, #4
 8010f80:	6822      	ldr	r2, [r4, #0]
 8010f82:	f000 000f 	and.w	r0, r0, #15
 8010f86:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010f8a:	6020      	str	r0, [r4, #0]
 8010f8c:	e7b5      	b.n	8010efa <__hexnan+0x7a>
 8010f8e:	2508      	movs	r5, #8
 8010f90:	e7b3      	b.n	8010efa <__hexnan+0x7a>
 8010f92:	9b01      	ldr	r3, [sp, #4]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d0dd      	beq.n	8010f54 <__hexnan+0xd4>
 8010f98:	f1c3 0320 	rsb	r3, r3, #32
 8010f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8010fa0:	40da      	lsrs	r2, r3
 8010fa2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010fa6:	4013      	ands	r3, r2
 8010fa8:	f846 3c04 	str.w	r3, [r6, #-4]
 8010fac:	e7d2      	b.n	8010f54 <__hexnan+0xd4>
 8010fae:	3f04      	subs	r7, #4
 8010fb0:	e7d0      	b.n	8010f54 <__hexnan+0xd4>
 8010fb2:	2004      	movs	r0, #4
 8010fb4:	e7d5      	b.n	8010f62 <__hexnan+0xe2>
	...

08010fb8 <malloc>:
 8010fb8:	4b02      	ldr	r3, [pc, #8]	@ (8010fc4 <malloc+0xc>)
 8010fba:	4601      	mov	r1, r0
 8010fbc:	6818      	ldr	r0, [r3, #0]
 8010fbe:	f000 b825 	b.w	801100c <_malloc_r>
 8010fc2:	bf00      	nop
 8010fc4:	2000022c 	.word	0x2000022c

08010fc8 <sbrk_aligned>:
 8010fc8:	b570      	push	{r4, r5, r6, lr}
 8010fca:	4e0f      	ldr	r6, [pc, #60]	@ (8011008 <sbrk_aligned+0x40>)
 8010fcc:	460c      	mov	r4, r1
 8010fce:	6831      	ldr	r1, [r6, #0]
 8010fd0:	4605      	mov	r5, r0
 8010fd2:	b911      	cbnz	r1, 8010fda <sbrk_aligned+0x12>
 8010fd4:	f001 f810 	bl	8011ff8 <_sbrk_r>
 8010fd8:	6030      	str	r0, [r6, #0]
 8010fda:	4621      	mov	r1, r4
 8010fdc:	4628      	mov	r0, r5
 8010fde:	f001 f80b 	bl	8011ff8 <_sbrk_r>
 8010fe2:	1c43      	adds	r3, r0, #1
 8010fe4:	d103      	bne.n	8010fee <sbrk_aligned+0x26>
 8010fe6:	f04f 34ff 	mov.w	r4, #4294967295
 8010fea:	4620      	mov	r0, r4
 8010fec:	bd70      	pop	{r4, r5, r6, pc}
 8010fee:	1cc4      	adds	r4, r0, #3
 8010ff0:	f024 0403 	bic.w	r4, r4, #3
 8010ff4:	42a0      	cmp	r0, r4
 8010ff6:	d0f8      	beq.n	8010fea <sbrk_aligned+0x22>
 8010ff8:	1a21      	subs	r1, r4, r0
 8010ffa:	4628      	mov	r0, r5
 8010ffc:	f000 fffc 	bl	8011ff8 <_sbrk_r>
 8011000:	3001      	adds	r0, #1
 8011002:	d1f2      	bne.n	8010fea <sbrk_aligned+0x22>
 8011004:	e7ef      	b.n	8010fe6 <sbrk_aligned+0x1e>
 8011006:	bf00      	nop
 8011008:	20000b0c 	.word	0x20000b0c

0801100c <_malloc_r>:
 801100c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011010:	1ccd      	adds	r5, r1, #3
 8011012:	f025 0503 	bic.w	r5, r5, #3
 8011016:	3508      	adds	r5, #8
 8011018:	2d0c      	cmp	r5, #12
 801101a:	bf38      	it	cc
 801101c:	250c      	movcc	r5, #12
 801101e:	2d00      	cmp	r5, #0
 8011020:	4606      	mov	r6, r0
 8011022:	db01      	blt.n	8011028 <_malloc_r+0x1c>
 8011024:	42a9      	cmp	r1, r5
 8011026:	d904      	bls.n	8011032 <_malloc_r+0x26>
 8011028:	230c      	movs	r3, #12
 801102a:	6033      	str	r3, [r6, #0]
 801102c:	2000      	movs	r0, #0
 801102e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011032:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011108 <_malloc_r+0xfc>
 8011036:	f000 f87b 	bl	8011130 <__malloc_lock>
 801103a:	f8d8 3000 	ldr.w	r3, [r8]
 801103e:	461c      	mov	r4, r3
 8011040:	bb44      	cbnz	r4, 8011094 <_malloc_r+0x88>
 8011042:	4629      	mov	r1, r5
 8011044:	4630      	mov	r0, r6
 8011046:	f7ff ffbf 	bl	8010fc8 <sbrk_aligned>
 801104a:	1c43      	adds	r3, r0, #1
 801104c:	4604      	mov	r4, r0
 801104e:	d158      	bne.n	8011102 <_malloc_r+0xf6>
 8011050:	f8d8 4000 	ldr.w	r4, [r8]
 8011054:	4627      	mov	r7, r4
 8011056:	2f00      	cmp	r7, #0
 8011058:	d143      	bne.n	80110e2 <_malloc_r+0xd6>
 801105a:	2c00      	cmp	r4, #0
 801105c:	d04b      	beq.n	80110f6 <_malloc_r+0xea>
 801105e:	6823      	ldr	r3, [r4, #0]
 8011060:	4639      	mov	r1, r7
 8011062:	4630      	mov	r0, r6
 8011064:	eb04 0903 	add.w	r9, r4, r3
 8011068:	f000 ffc6 	bl	8011ff8 <_sbrk_r>
 801106c:	4581      	cmp	r9, r0
 801106e:	d142      	bne.n	80110f6 <_malloc_r+0xea>
 8011070:	6821      	ldr	r1, [r4, #0]
 8011072:	1a6d      	subs	r5, r5, r1
 8011074:	4629      	mov	r1, r5
 8011076:	4630      	mov	r0, r6
 8011078:	f7ff ffa6 	bl	8010fc8 <sbrk_aligned>
 801107c:	3001      	adds	r0, #1
 801107e:	d03a      	beq.n	80110f6 <_malloc_r+0xea>
 8011080:	6823      	ldr	r3, [r4, #0]
 8011082:	442b      	add	r3, r5
 8011084:	6023      	str	r3, [r4, #0]
 8011086:	f8d8 3000 	ldr.w	r3, [r8]
 801108a:	685a      	ldr	r2, [r3, #4]
 801108c:	bb62      	cbnz	r2, 80110e8 <_malloc_r+0xdc>
 801108e:	f8c8 7000 	str.w	r7, [r8]
 8011092:	e00f      	b.n	80110b4 <_malloc_r+0xa8>
 8011094:	6822      	ldr	r2, [r4, #0]
 8011096:	1b52      	subs	r2, r2, r5
 8011098:	d420      	bmi.n	80110dc <_malloc_r+0xd0>
 801109a:	2a0b      	cmp	r2, #11
 801109c:	d917      	bls.n	80110ce <_malloc_r+0xc2>
 801109e:	1961      	adds	r1, r4, r5
 80110a0:	42a3      	cmp	r3, r4
 80110a2:	6025      	str	r5, [r4, #0]
 80110a4:	bf18      	it	ne
 80110a6:	6059      	strne	r1, [r3, #4]
 80110a8:	6863      	ldr	r3, [r4, #4]
 80110aa:	bf08      	it	eq
 80110ac:	f8c8 1000 	streq.w	r1, [r8]
 80110b0:	5162      	str	r2, [r4, r5]
 80110b2:	604b      	str	r3, [r1, #4]
 80110b4:	4630      	mov	r0, r6
 80110b6:	f000 f841 	bl	801113c <__malloc_unlock>
 80110ba:	f104 000b 	add.w	r0, r4, #11
 80110be:	1d23      	adds	r3, r4, #4
 80110c0:	f020 0007 	bic.w	r0, r0, #7
 80110c4:	1ac2      	subs	r2, r0, r3
 80110c6:	bf1c      	itt	ne
 80110c8:	1a1b      	subne	r3, r3, r0
 80110ca:	50a3      	strne	r3, [r4, r2]
 80110cc:	e7af      	b.n	801102e <_malloc_r+0x22>
 80110ce:	6862      	ldr	r2, [r4, #4]
 80110d0:	42a3      	cmp	r3, r4
 80110d2:	bf0c      	ite	eq
 80110d4:	f8c8 2000 	streq.w	r2, [r8]
 80110d8:	605a      	strne	r2, [r3, #4]
 80110da:	e7eb      	b.n	80110b4 <_malloc_r+0xa8>
 80110dc:	4623      	mov	r3, r4
 80110de:	6864      	ldr	r4, [r4, #4]
 80110e0:	e7ae      	b.n	8011040 <_malloc_r+0x34>
 80110e2:	463c      	mov	r4, r7
 80110e4:	687f      	ldr	r7, [r7, #4]
 80110e6:	e7b6      	b.n	8011056 <_malloc_r+0x4a>
 80110e8:	461a      	mov	r2, r3
 80110ea:	685b      	ldr	r3, [r3, #4]
 80110ec:	42a3      	cmp	r3, r4
 80110ee:	d1fb      	bne.n	80110e8 <_malloc_r+0xdc>
 80110f0:	2300      	movs	r3, #0
 80110f2:	6053      	str	r3, [r2, #4]
 80110f4:	e7de      	b.n	80110b4 <_malloc_r+0xa8>
 80110f6:	230c      	movs	r3, #12
 80110f8:	6033      	str	r3, [r6, #0]
 80110fa:	4630      	mov	r0, r6
 80110fc:	f000 f81e 	bl	801113c <__malloc_unlock>
 8011100:	e794      	b.n	801102c <_malloc_r+0x20>
 8011102:	6005      	str	r5, [r0, #0]
 8011104:	e7d6      	b.n	80110b4 <_malloc_r+0xa8>
 8011106:	bf00      	nop
 8011108:	20000b10 	.word	0x20000b10

0801110c <__ascii_mbtowc>:
 801110c:	b082      	sub	sp, #8
 801110e:	b901      	cbnz	r1, 8011112 <__ascii_mbtowc+0x6>
 8011110:	a901      	add	r1, sp, #4
 8011112:	b142      	cbz	r2, 8011126 <__ascii_mbtowc+0x1a>
 8011114:	b14b      	cbz	r3, 801112a <__ascii_mbtowc+0x1e>
 8011116:	7813      	ldrb	r3, [r2, #0]
 8011118:	600b      	str	r3, [r1, #0]
 801111a:	7812      	ldrb	r2, [r2, #0]
 801111c:	1e10      	subs	r0, r2, #0
 801111e:	bf18      	it	ne
 8011120:	2001      	movne	r0, #1
 8011122:	b002      	add	sp, #8
 8011124:	4770      	bx	lr
 8011126:	4610      	mov	r0, r2
 8011128:	e7fb      	b.n	8011122 <__ascii_mbtowc+0x16>
 801112a:	f06f 0001 	mvn.w	r0, #1
 801112e:	e7f8      	b.n	8011122 <__ascii_mbtowc+0x16>

08011130 <__malloc_lock>:
 8011130:	4801      	ldr	r0, [pc, #4]	@ (8011138 <__malloc_lock+0x8>)
 8011132:	f7fe bd50 	b.w	800fbd6 <__retarget_lock_acquire_recursive>
 8011136:	bf00      	nop
 8011138:	20000b08 	.word	0x20000b08

0801113c <__malloc_unlock>:
 801113c:	4801      	ldr	r0, [pc, #4]	@ (8011144 <__malloc_unlock+0x8>)
 801113e:	f7fe bd4b 	b.w	800fbd8 <__retarget_lock_release_recursive>
 8011142:	bf00      	nop
 8011144:	20000b08 	.word	0x20000b08

08011148 <_Balloc>:
 8011148:	b570      	push	{r4, r5, r6, lr}
 801114a:	69c6      	ldr	r6, [r0, #28]
 801114c:	4604      	mov	r4, r0
 801114e:	460d      	mov	r5, r1
 8011150:	b976      	cbnz	r6, 8011170 <_Balloc+0x28>
 8011152:	2010      	movs	r0, #16
 8011154:	f7ff ff30 	bl	8010fb8 <malloc>
 8011158:	4602      	mov	r2, r0
 801115a:	61e0      	str	r0, [r4, #28]
 801115c:	b920      	cbnz	r0, 8011168 <_Balloc+0x20>
 801115e:	4b18      	ldr	r3, [pc, #96]	@ (80111c0 <_Balloc+0x78>)
 8011160:	4818      	ldr	r0, [pc, #96]	@ (80111c4 <_Balloc+0x7c>)
 8011162:	216b      	movs	r1, #107	@ 0x6b
 8011164:	f000 ff58 	bl	8012018 <__assert_func>
 8011168:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801116c:	6006      	str	r6, [r0, #0]
 801116e:	60c6      	str	r6, [r0, #12]
 8011170:	69e6      	ldr	r6, [r4, #28]
 8011172:	68f3      	ldr	r3, [r6, #12]
 8011174:	b183      	cbz	r3, 8011198 <_Balloc+0x50>
 8011176:	69e3      	ldr	r3, [r4, #28]
 8011178:	68db      	ldr	r3, [r3, #12]
 801117a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801117e:	b9b8      	cbnz	r0, 80111b0 <_Balloc+0x68>
 8011180:	2101      	movs	r1, #1
 8011182:	fa01 f605 	lsl.w	r6, r1, r5
 8011186:	1d72      	adds	r2, r6, #5
 8011188:	0092      	lsls	r2, r2, #2
 801118a:	4620      	mov	r0, r4
 801118c:	f000 ff62 	bl	8012054 <_calloc_r>
 8011190:	b160      	cbz	r0, 80111ac <_Balloc+0x64>
 8011192:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011196:	e00e      	b.n	80111b6 <_Balloc+0x6e>
 8011198:	2221      	movs	r2, #33	@ 0x21
 801119a:	2104      	movs	r1, #4
 801119c:	4620      	mov	r0, r4
 801119e:	f000 ff59 	bl	8012054 <_calloc_r>
 80111a2:	69e3      	ldr	r3, [r4, #28]
 80111a4:	60f0      	str	r0, [r6, #12]
 80111a6:	68db      	ldr	r3, [r3, #12]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d1e4      	bne.n	8011176 <_Balloc+0x2e>
 80111ac:	2000      	movs	r0, #0
 80111ae:	bd70      	pop	{r4, r5, r6, pc}
 80111b0:	6802      	ldr	r2, [r0, #0]
 80111b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80111b6:	2300      	movs	r3, #0
 80111b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80111bc:	e7f7      	b.n	80111ae <_Balloc+0x66>
 80111be:	bf00      	nop
 80111c0:	08012ade 	.word	0x08012ade
 80111c4:	08012bbe 	.word	0x08012bbe

080111c8 <_Bfree>:
 80111c8:	b570      	push	{r4, r5, r6, lr}
 80111ca:	69c6      	ldr	r6, [r0, #28]
 80111cc:	4605      	mov	r5, r0
 80111ce:	460c      	mov	r4, r1
 80111d0:	b976      	cbnz	r6, 80111f0 <_Bfree+0x28>
 80111d2:	2010      	movs	r0, #16
 80111d4:	f7ff fef0 	bl	8010fb8 <malloc>
 80111d8:	4602      	mov	r2, r0
 80111da:	61e8      	str	r0, [r5, #28]
 80111dc:	b920      	cbnz	r0, 80111e8 <_Bfree+0x20>
 80111de:	4b09      	ldr	r3, [pc, #36]	@ (8011204 <_Bfree+0x3c>)
 80111e0:	4809      	ldr	r0, [pc, #36]	@ (8011208 <_Bfree+0x40>)
 80111e2:	218f      	movs	r1, #143	@ 0x8f
 80111e4:	f000 ff18 	bl	8012018 <__assert_func>
 80111e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80111ec:	6006      	str	r6, [r0, #0]
 80111ee:	60c6      	str	r6, [r0, #12]
 80111f0:	b13c      	cbz	r4, 8011202 <_Bfree+0x3a>
 80111f2:	69eb      	ldr	r3, [r5, #28]
 80111f4:	6862      	ldr	r2, [r4, #4]
 80111f6:	68db      	ldr	r3, [r3, #12]
 80111f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80111fc:	6021      	str	r1, [r4, #0]
 80111fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011202:	bd70      	pop	{r4, r5, r6, pc}
 8011204:	08012ade 	.word	0x08012ade
 8011208:	08012bbe 	.word	0x08012bbe

0801120c <__multadd>:
 801120c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011210:	690d      	ldr	r5, [r1, #16]
 8011212:	4607      	mov	r7, r0
 8011214:	460c      	mov	r4, r1
 8011216:	461e      	mov	r6, r3
 8011218:	f101 0c14 	add.w	ip, r1, #20
 801121c:	2000      	movs	r0, #0
 801121e:	f8dc 3000 	ldr.w	r3, [ip]
 8011222:	b299      	uxth	r1, r3
 8011224:	fb02 6101 	mla	r1, r2, r1, r6
 8011228:	0c1e      	lsrs	r6, r3, #16
 801122a:	0c0b      	lsrs	r3, r1, #16
 801122c:	fb02 3306 	mla	r3, r2, r6, r3
 8011230:	b289      	uxth	r1, r1
 8011232:	3001      	adds	r0, #1
 8011234:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011238:	4285      	cmp	r5, r0
 801123a:	f84c 1b04 	str.w	r1, [ip], #4
 801123e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011242:	dcec      	bgt.n	801121e <__multadd+0x12>
 8011244:	b30e      	cbz	r6, 801128a <__multadd+0x7e>
 8011246:	68a3      	ldr	r3, [r4, #8]
 8011248:	42ab      	cmp	r3, r5
 801124a:	dc19      	bgt.n	8011280 <__multadd+0x74>
 801124c:	6861      	ldr	r1, [r4, #4]
 801124e:	4638      	mov	r0, r7
 8011250:	3101      	adds	r1, #1
 8011252:	f7ff ff79 	bl	8011148 <_Balloc>
 8011256:	4680      	mov	r8, r0
 8011258:	b928      	cbnz	r0, 8011266 <__multadd+0x5a>
 801125a:	4602      	mov	r2, r0
 801125c:	4b0c      	ldr	r3, [pc, #48]	@ (8011290 <__multadd+0x84>)
 801125e:	480d      	ldr	r0, [pc, #52]	@ (8011294 <__multadd+0x88>)
 8011260:	21ba      	movs	r1, #186	@ 0xba
 8011262:	f000 fed9 	bl	8012018 <__assert_func>
 8011266:	6922      	ldr	r2, [r4, #16]
 8011268:	3202      	adds	r2, #2
 801126a:	f104 010c 	add.w	r1, r4, #12
 801126e:	0092      	lsls	r2, r2, #2
 8011270:	300c      	adds	r0, #12
 8011272:	f7fe fcb2 	bl	800fbda <memcpy>
 8011276:	4621      	mov	r1, r4
 8011278:	4638      	mov	r0, r7
 801127a:	f7ff ffa5 	bl	80111c8 <_Bfree>
 801127e:	4644      	mov	r4, r8
 8011280:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011284:	3501      	adds	r5, #1
 8011286:	615e      	str	r6, [r3, #20]
 8011288:	6125      	str	r5, [r4, #16]
 801128a:	4620      	mov	r0, r4
 801128c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011290:	08012b4d 	.word	0x08012b4d
 8011294:	08012bbe 	.word	0x08012bbe

08011298 <__s2b>:
 8011298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801129c:	460c      	mov	r4, r1
 801129e:	4615      	mov	r5, r2
 80112a0:	461f      	mov	r7, r3
 80112a2:	2209      	movs	r2, #9
 80112a4:	3308      	adds	r3, #8
 80112a6:	4606      	mov	r6, r0
 80112a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80112ac:	2100      	movs	r1, #0
 80112ae:	2201      	movs	r2, #1
 80112b0:	429a      	cmp	r2, r3
 80112b2:	db09      	blt.n	80112c8 <__s2b+0x30>
 80112b4:	4630      	mov	r0, r6
 80112b6:	f7ff ff47 	bl	8011148 <_Balloc>
 80112ba:	b940      	cbnz	r0, 80112ce <__s2b+0x36>
 80112bc:	4602      	mov	r2, r0
 80112be:	4b19      	ldr	r3, [pc, #100]	@ (8011324 <__s2b+0x8c>)
 80112c0:	4819      	ldr	r0, [pc, #100]	@ (8011328 <__s2b+0x90>)
 80112c2:	21d3      	movs	r1, #211	@ 0xd3
 80112c4:	f000 fea8 	bl	8012018 <__assert_func>
 80112c8:	0052      	lsls	r2, r2, #1
 80112ca:	3101      	adds	r1, #1
 80112cc:	e7f0      	b.n	80112b0 <__s2b+0x18>
 80112ce:	9b08      	ldr	r3, [sp, #32]
 80112d0:	6143      	str	r3, [r0, #20]
 80112d2:	2d09      	cmp	r5, #9
 80112d4:	f04f 0301 	mov.w	r3, #1
 80112d8:	6103      	str	r3, [r0, #16]
 80112da:	dd16      	ble.n	801130a <__s2b+0x72>
 80112dc:	f104 0909 	add.w	r9, r4, #9
 80112e0:	46c8      	mov	r8, r9
 80112e2:	442c      	add	r4, r5
 80112e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80112e8:	4601      	mov	r1, r0
 80112ea:	3b30      	subs	r3, #48	@ 0x30
 80112ec:	220a      	movs	r2, #10
 80112ee:	4630      	mov	r0, r6
 80112f0:	f7ff ff8c 	bl	801120c <__multadd>
 80112f4:	45a0      	cmp	r8, r4
 80112f6:	d1f5      	bne.n	80112e4 <__s2b+0x4c>
 80112f8:	f1a5 0408 	sub.w	r4, r5, #8
 80112fc:	444c      	add	r4, r9
 80112fe:	1b2d      	subs	r5, r5, r4
 8011300:	1963      	adds	r3, r4, r5
 8011302:	42bb      	cmp	r3, r7
 8011304:	db04      	blt.n	8011310 <__s2b+0x78>
 8011306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801130a:	340a      	adds	r4, #10
 801130c:	2509      	movs	r5, #9
 801130e:	e7f6      	b.n	80112fe <__s2b+0x66>
 8011310:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011314:	4601      	mov	r1, r0
 8011316:	3b30      	subs	r3, #48	@ 0x30
 8011318:	220a      	movs	r2, #10
 801131a:	4630      	mov	r0, r6
 801131c:	f7ff ff76 	bl	801120c <__multadd>
 8011320:	e7ee      	b.n	8011300 <__s2b+0x68>
 8011322:	bf00      	nop
 8011324:	08012b4d 	.word	0x08012b4d
 8011328:	08012bbe 	.word	0x08012bbe

0801132c <__hi0bits>:
 801132c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011330:	4603      	mov	r3, r0
 8011332:	bf36      	itet	cc
 8011334:	0403      	lslcc	r3, r0, #16
 8011336:	2000      	movcs	r0, #0
 8011338:	2010      	movcc	r0, #16
 801133a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801133e:	bf3c      	itt	cc
 8011340:	021b      	lslcc	r3, r3, #8
 8011342:	3008      	addcc	r0, #8
 8011344:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011348:	bf3c      	itt	cc
 801134a:	011b      	lslcc	r3, r3, #4
 801134c:	3004      	addcc	r0, #4
 801134e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011352:	bf3c      	itt	cc
 8011354:	009b      	lslcc	r3, r3, #2
 8011356:	3002      	addcc	r0, #2
 8011358:	2b00      	cmp	r3, #0
 801135a:	db05      	blt.n	8011368 <__hi0bits+0x3c>
 801135c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011360:	f100 0001 	add.w	r0, r0, #1
 8011364:	bf08      	it	eq
 8011366:	2020      	moveq	r0, #32
 8011368:	4770      	bx	lr

0801136a <__lo0bits>:
 801136a:	6803      	ldr	r3, [r0, #0]
 801136c:	4602      	mov	r2, r0
 801136e:	f013 0007 	ands.w	r0, r3, #7
 8011372:	d00b      	beq.n	801138c <__lo0bits+0x22>
 8011374:	07d9      	lsls	r1, r3, #31
 8011376:	d421      	bmi.n	80113bc <__lo0bits+0x52>
 8011378:	0798      	lsls	r0, r3, #30
 801137a:	bf49      	itett	mi
 801137c:	085b      	lsrmi	r3, r3, #1
 801137e:	089b      	lsrpl	r3, r3, #2
 8011380:	2001      	movmi	r0, #1
 8011382:	6013      	strmi	r3, [r2, #0]
 8011384:	bf5c      	itt	pl
 8011386:	6013      	strpl	r3, [r2, #0]
 8011388:	2002      	movpl	r0, #2
 801138a:	4770      	bx	lr
 801138c:	b299      	uxth	r1, r3
 801138e:	b909      	cbnz	r1, 8011394 <__lo0bits+0x2a>
 8011390:	0c1b      	lsrs	r3, r3, #16
 8011392:	2010      	movs	r0, #16
 8011394:	b2d9      	uxtb	r1, r3
 8011396:	b909      	cbnz	r1, 801139c <__lo0bits+0x32>
 8011398:	3008      	adds	r0, #8
 801139a:	0a1b      	lsrs	r3, r3, #8
 801139c:	0719      	lsls	r1, r3, #28
 801139e:	bf04      	itt	eq
 80113a0:	091b      	lsreq	r3, r3, #4
 80113a2:	3004      	addeq	r0, #4
 80113a4:	0799      	lsls	r1, r3, #30
 80113a6:	bf04      	itt	eq
 80113a8:	089b      	lsreq	r3, r3, #2
 80113aa:	3002      	addeq	r0, #2
 80113ac:	07d9      	lsls	r1, r3, #31
 80113ae:	d403      	bmi.n	80113b8 <__lo0bits+0x4e>
 80113b0:	085b      	lsrs	r3, r3, #1
 80113b2:	f100 0001 	add.w	r0, r0, #1
 80113b6:	d003      	beq.n	80113c0 <__lo0bits+0x56>
 80113b8:	6013      	str	r3, [r2, #0]
 80113ba:	4770      	bx	lr
 80113bc:	2000      	movs	r0, #0
 80113be:	4770      	bx	lr
 80113c0:	2020      	movs	r0, #32
 80113c2:	4770      	bx	lr

080113c4 <__i2b>:
 80113c4:	b510      	push	{r4, lr}
 80113c6:	460c      	mov	r4, r1
 80113c8:	2101      	movs	r1, #1
 80113ca:	f7ff febd 	bl	8011148 <_Balloc>
 80113ce:	4602      	mov	r2, r0
 80113d0:	b928      	cbnz	r0, 80113de <__i2b+0x1a>
 80113d2:	4b05      	ldr	r3, [pc, #20]	@ (80113e8 <__i2b+0x24>)
 80113d4:	4805      	ldr	r0, [pc, #20]	@ (80113ec <__i2b+0x28>)
 80113d6:	f240 1145 	movw	r1, #325	@ 0x145
 80113da:	f000 fe1d 	bl	8012018 <__assert_func>
 80113de:	2301      	movs	r3, #1
 80113e0:	6144      	str	r4, [r0, #20]
 80113e2:	6103      	str	r3, [r0, #16]
 80113e4:	bd10      	pop	{r4, pc}
 80113e6:	bf00      	nop
 80113e8:	08012b4d 	.word	0x08012b4d
 80113ec:	08012bbe 	.word	0x08012bbe

080113f0 <__multiply>:
 80113f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113f4:	4614      	mov	r4, r2
 80113f6:	690a      	ldr	r2, [r1, #16]
 80113f8:	6923      	ldr	r3, [r4, #16]
 80113fa:	429a      	cmp	r2, r3
 80113fc:	bfa8      	it	ge
 80113fe:	4623      	movge	r3, r4
 8011400:	460f      	mov	r7, r1
 8011402:	bfa4      	itt	ge
 8011404:	460c      	movge	r4, r1
 8011406:	461f      	movge	r7, r3
 8011408:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801140c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011410:	68a3      	ldr	r3, [r4, #8]
 8011412:	6861      	ldr	r1, [r4, #4]
 8011414:	eb0a 0609 	add.w	r6, sl, r9
 8011418:	42b3      	cmp	r3, r6
 801141a:	b085      	sub	sp, #20
 801141c:	bfb8      	it	lt
 801141e:	3101      	addlt	r1, #1
 8011420:	f7ff fe92 	bl	8011148 <_Balloc>
 8011424:	b930      	cbnz	r0, 8011434 <__multiply+0x44>
 8011426:	4602      	mov	r2, r0
 8011428:	4b44      	ldr	r3, [pc, #272]	@ (801153c <__multiply+0x14c>)
 801142a:	4845      	ldr	r0, [pc, #276]	@ (8011540 <__multiply+0x150>)
 801142c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011430:	f000 fdf2 	bl	8012018 <__assert_func>
 8011434:	f100 0514 	add.w	r5, r0, #20
 8011438:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801143c:	462b      	mov	r3, r5
 801143e:	2200      	movs	r2, #0
 8011440:	4543      	cmp	r3, r8
 8011442:	d321      	bcc.n	8011488 <__multiply+0x98>
 8011444:	f107 0114 	add.w	r1, r7, #20
 8011448:	f104 0214 	add.w	r2, r4, #20
 801144c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011450:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011454:	9302      	str	r3, [sp, #8]
 8011456:	1b13      	subs	r3, r2, r4
 8011458:	3b15      	subs	r3, #21
 801145a:	f023 0303 	bic.w	r3, r3, #3
 801145e:	3304      	adds	r3, #4
 8011460:	f104 0715 	add.w	r7, r4, #21
 8011464:	42ba      	cmp	r2, r7
 8011466:	bf38      	it	cc
 8011468:	2304      	movcc	r3, #4
 801146a:	9301      	str	r3, [sp, #4]
 801146c:	9b02      	ldr	r3, [sp, #8]
 801146e:	9103      	str	r1, [sp, #12]
 8011470:	428b      	cmp	r3, r1
 8011472:	d80c      	bhi.n	801148e <__multiply+0x9e>
 8011474:	2e00      	cmp	r6, #0
 8011476:	dd03      	ble.n	8011480 <__multiply+0x90>
 8011478:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801147c:	2b00      	cmp	r3, #0
 801147e:	d05b      	beq.n	8011538 <__multiply+0x148>
 8011480:	6106      	str	r6, [r0, #16]
 8011482:	b005      	add	sp, #20
 8011484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011488:	f843 2b04 	str.w	r2, [r3], #4
 801148c:	e7d8      	b.n	8011440 <__multiply+0x50>
 801148e:	f8b1 a000 	ldrh.w	sl, [r1]
 8011492:	f1ba 0f00 	cmp.w	sl, #0
 8011496:	d024      	beq.n	80114e2 <__multiply+0xf2>
 8011498:	f104 0e14 	add.w	lr, r4, #20
 801149c:	46a9      	mov	r9, r5
 801149e:	f04f 0c00 	mov.w	ip, #0
 80114a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80114a6:	f8d9 3000 	ldr.w	r3, [r9]
 80114aa:	fa1f fb87 	uxth.w	fp, r7
 80114ae:	b29b      	uxth	r3, r3
 80114b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80114b4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80114b8:	f8d9 7000 	ldr.w	r7, [r9]
 80114bc:	4463      	add	r3, ip
 80114be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80114c2:	fb0a c70b 	mla	r7, sl, fp, ip
 80114c6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80114ca:	b29b      	uxth	r3, r3
 80114cc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80114d0:	4572      	cmp	r2, lr
 80114d2:	f849 3b04 	str.w	r3, [r9], #4
 80114d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80114da:	d8e2      	bhi.n	80114a2 <__multiply+0xb2>
 80114dc:	9b01      	ldr	r3, [sp, #4]
 80114de:	f845 c003 	str.w	ip, [r5, r3]
 80114e2:	9b03      	ldr	r3, [sp, #12]
 80114e4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80114e8:	3104      	adds	r1, #4
 80114ea:	f1b9 0f00 	cmp.w	r9, #0
 80114ee:	d021      	beq.n	8011534 <__multiply+0x144>
 80114f0:	682b      	ldr	r3, [r5, #0]
 80114f2:	f104 0c14 	add.w	ip, r4, #20
 80114f6:	46ae      	mov	lr, r5
 80114f8:	f04f 0a00 	mov.w	sl, #0
 80114fc:	f8bc b000 	ldrh.w	fp, [ip]
 8011500:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011504:	fb09 770b 	mla	r7, r9, fp, r7
 8011508:	4457      	add	r7, sl
 801150a:	b29b      	uxth	r3, r3
 801150c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011510:	f84e 3b04 	str.w	r3, [lr], #4
 8011514:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011518:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801151c:	f8be 3000 	ldrh.w	r3, [lr]
 8011520:	fb09 330a 	mla	r3, r9, sl, r3
 8011524:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011528:	4562      	cmp	r2, ip
 801152a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801152e:	d8e5      	bhi.n	80114fc <__multiply+0x10c>
 8011530:	9f01      	ldr	r7, [sp, #4]
 8011532:	51eb      	str	r3, [r5, r7]
 8011534:	3504      	adds	r5, #4
 8011536:	e799      	b.n	801146c <__multiply+0x7c>
 8011538:	3e01      	subs	r6, #1
 801153a:	e79b      	b.n	8011474 <__multiply+0x84>
 801153c:	08012b4d 	.word	0x08012b4d
 8011540:	08012bbe 	.word	0x08012bbe

08011544 <__pow5mult>:
 8011544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011548:	4615      	mov	r5, r2
 801154a:	f012 0203 	ands.w	r2, r2, #3
 801154e:	4607      	mov	r7, r0
 8011550:	460e      	mov	r6, r1
 8011552:	d007      	beq.n	8011564 <__pow5mult+0x20>
 8011554:	4c25      	ldr	r4, [pc, #148]	@ (80115ec <__pow5mult+0xa8>)
 8011556:	3a01      	subs	r2, #1
 8011558:	2300      	movs	r3, #0
 801155a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801155e:	f7ff fe55 	bl	801120c <__multadd>
 8011562:	4606      	mov	r6, r0
 8011564:	10ad      	asrs	r5, r5, #2
 8011566:	d03d      	beq.n	80115e4 <__pow5mult+0xa0>
 8011568:	69fc      	ldr	r4, [r7, #28]
 801156a:	b97c      	cbnz	r4, 801158c <__pow5mult+0x48>
 801156c:	2010      	movs	r0, #16
 801156e:	f7ff fd23 	bl	8010fb8 <malloc>
 8011572:	4602      	mov	r2, r0
 8011574:	61f8      	str	r0, [r7, #28]
 8011576:	b928      	cbnz	r0, 8011584 <__pow5mult+0x40>
 8011578:	4b1d      	ldr	r3, [pc, #116]	@ (80115f0 <__pow5mult+0xac>)
 801157a:	481e      	ldr	r0, [pc, #120]	@ (80115f4 <__pow5mult+0xb0>)
 801157c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011580:	f000 fd4a 	bl	8012018 <__assert_func>
 8011584:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011588:	6004      	str	r4, [r0, #0]
 801158a:	60c4      	str	r4, [r0, #12]
 801158c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011590:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011594:	b94c      	cbnz	r4, 80115aa <__pow5mult+0x66>
 8011596:	f240 2171 	movw	r1, #625	@ 0x271
 801159a:	4638      	mov	r0, r7
 801159c:	f7ff ff12 	bl	80113c4 <__i2b>
 80115a0:	2300      	movs	r3, #0
 80115a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80115a6:	4604      	mov	r4, r0
 80115a8:	6003      	str	r3, [r0, #0]
 80115aa:	f04f 0900 	mov.w	r9, #0
 80115ae:	07eb      	lsls	r3, r5, #31
 80115b0:	d50a      	bpl.n	80115c8 <__pow5mult+0x84>
 80115b2:	4631      	mov	r1, r6
 80115b4:	4622      	mov	r2, r4
 80115b6:	4638      	mov	r0, r7
 80115b8:	f7ff ff1a 	bl	80113f0 <__multiply>
 80115bc:	4631      	mov	r1, r6
 80115be:	4680      	mov	r8, r0
 80115c0:	4638      	mov	r0, r7
 80115c2:	f7ff fe01 	bl	80111c8 <_Bfree>
 80115c6:	4646      	mov	r6, r8
 80115c8:	106d      	asrs	r5, r5, #1
 80115ca:	d00b      	beq.n	80115e4 <__pow5mult+0xa0>
 80115cc:	6820      	ldr	r0, [r4, #0]
 80115ce:	b938      	cbnz	r0, 80115e0 <__pow5mult+0x9c>
 80115d0:	4622      	mov	r2, r4
 80115d2:	4621      	mov	r1, r4
 80115d4:	4638      	mov	r0, r7
 80115d6:	f7ff ff0b 	bl	80113f0 <__multiply>
 80115da:	6020      	str	r0, [r4, #0]
 80115dc:	f8c0 9000 	str.w	r9, [r0]
 80115e0:	4604      	mov	r4, r0
 80115e2:	e7e4      	b.n	80115ae <__pow5mult+0x6a>
 80115e4:	4630      	mov	r0, r6
 80115e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115ea:	bf00      	nop
 80115ec:	08012c18 	.word	0x08012c18
 80115f0:	08012ade 	.word	0x08012ade
 80115f4:	08012bbe 	.word	0x08012bbe

080115f8 <__lshift>:
 80115f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115fc:	460c      	mov	r4, r1
 80115fe:	6849      	ldr	r1, [r1, #4]
 8011600:	6923      	ldr	r3, [r4, #16]
 8011602:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011606:	68a3      	ldr	r3, [r4, #8]
 8011608:	4607      	mov	r7, r0
 801160a:	4691      	mov	r9, r2
 801160c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011610:	f108 0601 	add.w	r6, r8, #1
 8011614:	42b3      	cmp	r3, r6
 8011616:	db0b      	blt.n	8011630 <__lshift+0x38>
 8011618:	4638      	mov	r0, r7
 801161a:	f7ff fd95 	bl	8011148 <_Balloc>
 801161e:	4605      	mov	r5, r0
 8011620:	b948      	cbnz	r0, 8011636 <__lshift+0x3e>
 8011622:	4602      	mov	r2, r0
 8011624:	4b28      	ldr	r3, [pc, #160]	@ (80116c8 <__lshift+0xd0>)
 8011626:	4829      	ldr	r0, [pc, #164]	@ (80116cc <__lshift+0xd4>)
 8011628:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801162c:	f000 fcf4 	bl	8012018 <__assert_func>
 8011630:	3101      	adds	r1, #1
 8011632:	005b      	lsls	r3, r3, #1
 8011634:	e7ee      	b.n	8011614 <__lshift+0x1c>
 8011636:	2300      	movs	r3, #0
 8011638:	f100 0114 	add.w	r1, r0, #20
 801163c:	f100 0210 	add.w	r2, r0, #16
 8011640:	4618      	mov	r0, r3
 8011642:	4553      	cmp	r3, sl
 8011644:	db33      	blt.n	80116ae <__lshift+0xb6>
 8011646:	6920      	ldr	r0, [r4, #16]
 8011648:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801164c:	f104 0314 	add.w	r3, r4, #20
 8011650:	f019 091f 	ands.w	r9, r9, #31
 8011654:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011658:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801165c:	d02b      	beq.n	80116b6 <__lshift+0xbe>
 801165e:	f1c9 0e20 	rsb	lr, r9, #32
 8011662:	468a      	mov	sl, r1
 8011664:	2200      	movs	r2, #0
 8011666:	6818      	ldr	r0, [r3, #0]
 8011668:	fa00 f009 	lsl.w	r0, r0, r9
 801166c:	4310      	orrs	r0, r2
 801166e:	f84a 0b04 	str.w	r0, [sl], #4
 8011672:	f853 2b04 	ldr.w	r2, [r3], #4
 8011676:	459c      	cmp	ip, r3
 8011678:	fa22 f20e 	lsr.w	r2, r2, lr
 801167c:	d8f3      	bhi.n	8011666 <__lshift+0x6e>
 801167e:	ebac 0304 	sub.w	r3, ip, r4
 8011682:	3b15      	subs	r3, #21
 8011684:	f023 0303 	bic.w	r3, r3, #3
 8011688:	3304      	adds	r3, #4
 801168a:	f104 0015 	add.w	r0, r4, #21
 801168e:	4584      	cmp	ip, r0
 8011690:	bf38      	it	cc
 8011692:	2304      	movcc	r3, #4
 8011694:	50ca      	str	r2, [r1, r3]
 8011696:	b10a      	cbz	r2, 801169c <__lshift+0xa4>
 8011698:	f108 0602 	add.w	r6, r8, #2
 801169c:	3e01      	subs	r6, #1
 801169e:	4638      	mov	r0, r7
 80116a0:	612e      	str	r6, [r5, #16]
 80116a2:	4621      	mov	r1, r4
 80116a4:	f7ff fd90 	bl	80111c8 <_Bfree>
 80116a8:	4628      	mov	r0, r5
 80116aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80116b2:	3301      	adds	r3, #1
 80116b4:	e7c5      	b.n	8011642 <__lshift+0x4a>
 80116b6:	3904      	subs	r1, #4
 80116b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80116bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80116c0:	459c      	cmp	ip, r3
 80116c2:	d8f9      	bhi.n	80116b8 <__lshift+0xc0>
 80116c4:	e7ea      	b.n	801169c <__lshift+0xa4>
 80116c6:	bf00      	nop
 80116c8:	08012b4d 	.word	0x08012b4d
 80116cc:	08012bbe 	.word	0x08012bbe

080116d0 <__mcmp>:
 80116d0:	690a      	ldr	r2, [r1, #16]
 80116d2:	4603      	mov	r3, r0
 80116d4:	6900      	ldr	r0, [r0, #16]
 80116d6:	1a80      	subs	r0, r0, r2
 80116d8:	b530      	push	{r4, r5, lr}
 80116da:	d10e      	bne.n	80116fa <__mcmp+0x2a>
 80116dc:	3314      	adds	r3, #20
 80116de:	3114      	adds	r1, #20
 80116e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80116e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80116e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80116ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80116f0:	4295      	cmp	r5, r2
 80116f2:	d003      	beq.n	80116fc <__mcmp+0x2c>
 80116f4:	d205      	bcs.n	8011702 <__mcmp+0x32>
 80116f6:	f04f 30ff 	mov.w	r0, #4294967295
 80116fa:	bd30      	pop	{r4, r5, pc}
 80116fc:	42a3      	cmp	r3, r4
 80116fe:	d3f3      	bcc.n	80116e8 <__mcmp+0x18>
 8011700:	e7fb      	b.n	80116fa <__mcmp+0x2a>
 8011702:	2001      	movs	r0, #1
 8011704:	e7f9      	b.n	80116fa <__mcmp+0x2a>
	...

08011708 <__mdiff>:
 8011708:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801170c:	4689      	mov	r9, r1
 801170e:	4606      	mov	r6, r0
 8011710:	4611      	mov	r1, r2
 8011712:	4648      	mov	r0, r9
 8011714:	4614      	mov	r4, r2
 8011716:	f7ff ffdb 	bl	80116d0 <__mcmp>
 801171a:	1e05      	subs	r5, r0, #0
 801171c:	d112      	bne.n	8011744 <__mdiff+0x3c>
 801171e:	4629      	mov	r1, r5
 8011720:	4630      	mov	r0, r6
 8011722:	f7ff fd11 	bl	8011148 <_Balloc>
 8011726:	4602      	mov	r2, r0
 8011728:	b928      	cbnz	r0, 8011736 <__mdiff+0x2e>
 801172a:	4b3f      	ldr	r3, [pc, #252]	@ (8011828 <__mdiff+0x120>)
 801172c:	f240 2137 	movw	r1, #567	@ 0x237
 8011730:	483e      	ldr	r0, [pc, #248]	@ (801182c <__mdiff+0x124>)
 8011732:	f000 fc71 	bl	8012018 <__assert_func>
 8011736:	2301      	movs	r3, #1
 8011738:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801173c:	4610      	mov	r0, r2
 801173e:	b003      	add	sp, #12
 8011740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011744:	bfbc      	itt	lt
 8011746:	464b      	movlt	r3, r9
 8011748:	46a1      	movlt	r9, r4
 801174a:	4630      	mov	r0, r6
 801174c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011750:	bfba      	itte	lt
 8011752:	461c      	movlt	r4, r3
 8011754:	2501      	movlt	r5, #1
 8011756:	2500      	movge	r5, #0
 8011758:	f7ff fcf6 	bl	8011148 <_Balloc>
 801175c:	4602      	mov	r2, r0
 801175e:	b918      	cbnz	r0, 8011768 <__mdiff+0x60>
 8011760:	4b31      	ldr	r3, [pc, #196]	@ (8011828 <__mdiff+0x120>)
 8011762:	f240 2145 	movw	r1, #581	@ 0x245
 8011766:	e7e3      	b.n	8011730 <__mdiff+0x28>
 8011768:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801176c:	6926      	ldr	r6, [r4, #16]
 801176e:	60c5      	str	r5, [r0, #12]
 8011770:	f109 0310 	add.w	r3, r9, #16
 8011774:	f109 0514 	add.w	r5, r9, #20
 8011778:	f104 0e14 	add.w	lr, r4, #20
 801177c:	f100 0b14 	add.w	fp, r0, #20
 8011780:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011784:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011788:	9301      	str	r3, [sp, #4]
 801178a:	46d9      	mov	r9, fp
 801178c:	f04f 0c00 	mov.w	ip, #0
 8011790:	9b01      	ldr	r3, [sp, #4]
 8011792:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011796:	f853 af04 	ldr.w	sl, [r3, #4]!
 801179a:	9301      	str	r3, [sp, #4]
 801179c:	fa1f f38a 	uxth.w	r3, sl
 80117a0:	4619      	mov	r1, r3
 80117a2:	b283      	uxth	r3, r0
 80117a4:	1acb      	subs	r3, r1, r3
 80117a6:	0c00      	lsrs	r0, r0, #16
 80117a8:	4463      	add	r3, ip
 80117aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80117ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80117b2:	b29b      	uxth	r3, r3
 80117b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80117b8:	4576      	cmp	r6, lr
 80117ba:	f849 3b04 	str.w	r3, [r9], #4
 80117be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80117c2:	d8e5      	bhi.n	8011790 <__mdiff+0x88>
 80117c4:	1b33      	subs	r3, r6, r4
 80117c6:	3b15      	subs	r3, #21
 80117c8:	f023 0303 	bic.w	r3, r3, #3
 80117cc:	3415      	adds	r4, #21
 80117ce:	3304      	adds	r3, #4
 80117d0:	42a6      	cmp	r6, r4
 80117d2:	bf38      	it	cc
 80117d4:	2304      	movcc	r3, #4
 80117d6:	441d      	add	r5, r3
 80117d8:	445b      	add	r3, fp
 80117da:	461e      	mov	r6, r3
 80117dc:	462c      	mov	r4, r5
 80117de:	4544      	cmp	r4, r8
 80117e0:	d30e      	bcc.n	8011800 <__mdiff+0xf8>
 80117e2:	f108 0103 	add.w	r1, r8, #3
 80117e6:	1b49      	subs	r1, r1, r5
 80117e8:	f021 0103 	bic.w	r1, r1, #3
 80117ec:	3d03      	subs	r5, #3
 80117ee:	45a8      	cmp	r8, r5
 80117f0:	bf38      	it	cc
 80117f2:	2100      	movcc	r1, #0
 80117f4:	440b      	add	r3, r1
 80117f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80117fa:	b191      	cbz	r1, 8011822 <__mdiff+0x11a>
 80117fc:	6117      	str	r7, [r2, #16]
 80117fe:	e79d      	b.n	801173c <__mdiff+0x34>
 8011800:	f854 1b04 	ldr.w	r1, [r4], #4
 8011804:	46e6      	mov	lr, ip
 8011806:	0c08      	lsrs	r0, r1, #16
 8011808:	fa1c fc81 	uxtah	ip, ip, r1
 801180c:	4471      	add	r1, lr
 801180e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011812:	b289      	uxth	r1, r1
 8011814:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011818:	f846 1b04 	str.w	r1, [r6], #4
 801181c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011820:	e7dd      	b.n	80117de <__mdiff+0xd6>
 8011822:	3f01      	subs	r7, #1
 8011824:	e7e7      	b.n	80117f6 <__mdiff+0xee>
 8011826:	bf00      	nop
 8011828:	08012b4d 	.word	0x08012b4d
 801182c:	08012bbe 	.word	0x08012bbe

08011830 <__ulp>:
 8011830:	b082      	sub	sp, #8
 8011832:	ed8d 0b00 	vstr	d0, [sp]
 8011836:	9a01      	ldr	r2, [sp, #4]
 8011838:	4b0f      	ldr	r3, [pc, #60]	@ (8011878 <__ulp+0x48>)
 801183a:	4013      	ands	r3, r2
 801183c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011840:	2b00      	cmp	r3, #0
 8011842:	dc08      	bgt.n	8011856 <__ulp+0x26>
 8011844:	425b      	negs	r3, r3
 8011846:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801184a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801184e:	da04      	bge.n	801185a <__ulp+0x2a>
 8011850:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011854:	4113      	asrs	r3, r2
 8011856:	2200      	movs	r2, #0
 8011858:	e008      	b.n	801186c <__ulp+0x3c>
 801185a:	f1a2 0314 	sub.w	r3, r2, #20
 801185e:	2b1e      	cmp	r3, #30
 8011860:	bfda      	itte	le
 8011862:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011866:	40da      	lsrle	r2, r3
 8011868:	2201      	movgt	r2, #1
 801186a:	2300      	movs	r3, #0
 801186c:	4619      	mov	r1, r3
 801186e:	4610      	mov	r0, r2
 8011870:	ec41 0b10 	vmov	d0, r0, r1
 8011874:	b002      	add	sp, #8
 8011876:	4770      	bx	lr
 8011878:	7ff00000 	.word	0x7ff00000

0801187c <__b2d>:
 801187c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011880:	6906      	ldr	r6, [r0, #16]
 8011882:	f100 0814 	add.w	r8, r0, #20
 8011886:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801188a:	1f37      	subs	r7, r6, #4
 801188c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011890:	4610      	mov	r0, r2
 8011892:	f7ff fd4b 	bl	801132c <__hi0bits>
 8011896:	f1c0 0320 	rsb	r3, r0, #32
 801189a:	280a      	cmp	r0, #10
 801189c:	600b      	str	r3, [r1, #0]
 801189e:	491b      	ldr	r1, [pc, #108]	@ (801190c <__b2d+0x90>)
 80118a0:	dc15      	bgt.n	80118ce <__b2d+0x52>
 80118a2:	f1c0 0c0b 	rsb	ip, r0, #11
 80118a6:	fa22 f30c 	lsr.w	r3, r2, ip
 80118aa:	45b8      	cmp	r8, r7
 80118ac:	ea43 0501 	orr.w	r5, r3, r1
 80118b0:	bf34      	ite	cc
 80118b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80118b6:	2300      	movcs	r3, #0
 80118b8:	3015      	adds	r0, #21
 80118ba:	fa02 f000 	lsl.w	r0, r2, r0
 80118be:	fa23 f30c 	lsr.w	r3, r3, ip
 80118c2:	4303      	orrs	r3, r0
 80118c4:	461c      	mov	r4, r3
 80118c6:	ec45 4b10 	vmov	d0, r4, r5
 80118ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118ce:	45b8      	cmp	r8, r7
 80118d0:	bf3a      	itte	cc
 80118d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80118d6:	f1a6 0708 	subcc.w	r7, r6, #8
 80118da:	2300      	movcs	r3, #0
 80118dc:	380b      	subs	r0, #11
 80118de:	d012      	beq.n	8011906 <__b2d+0x8a>
 80118e0:	f1c0 0120 	rsb	r1, r0, #32
 80118e4:	fa23 f401 	lsr.w	r4, r3, r1
 80118e8:	4082      	lsls	r2, r0
 80118ea:	4322      	orrs	r2, r4
 80118ec:	4547      	cmp	r7, r8
 80118ee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80118f2:	bf8c      	ite	hi
 80118f4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80118f8:	2200      	movls	r2, #0
 80118fa:	4083      	lsls	r3, r0
 80118fc:	40ca      	lsrs	r2, r1
 80118fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8011902:	4313      	orrs	r3, r2
 8011904:	e7de      	b.n	80118c4 <__b2d+0x48>
 8011906:	ea42 0501 	orr.w	r5, r2, r1
 801190a:	e7db      	b.n	80118c4 <__b2d+0x48>
 801190c:	3ff00000 	.word	0x3ff00000

08011910 <__d2b>:
 8011910:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011914:	460f      	mov	r7, r1
 8011916:	2101      	movs	r1, #1
 8011918:	ec59 8b10 	vmov	r8, r9, d0
 801191c:	4616      	mov	r6, r2
 801191e:	f7ff fc13 	bl	8011148 <_Balloc>
 8011922:	4604      	mov	r4, r0
 8011924:	b930      	cbnz	r0, 8011934 <__d2b+0x24>
 8011926:	4602      	mov	r2, r0
 8011928:	4b23      	ldr	r3, [pc, #140]	@ (80119b8 <__d2b+0xa8>)
 801192a:	4824      	ldr	r0, [pc, #144]	@ (80119bc <__d2b+0xac>)
 801192c:	f240 310f 	movw	r1, #783	@ 0x30f
 8011930:	f000 fb72 	bl	8012018 <__assert_func>
 8011934:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011938:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801193c:	b10d      	cbz	r5, 8011942 <__d2b+0x32>
 801193e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011942:	9301      	str	r3, [sp, #4]
 8011944:	f1b8 0300 	subs.w	r3, r8, #0
 8011948:	d023      	beq.n	8011992 <__d2b+0x82>
 801194a:	4668      	mov	r0, sp
 801194c:	9300      	str	r3, [sp, #0]
 801194e:	f7ff fd0c 	bl	801136a <__lo0bits>
 8011952:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011956:	b1d0      	cbz	r0, 801198e <__d2b+0x7e>
 8011958:	f1c0 0320 	rsb	r3, r0, #32
 801195c:	fa02 f303 	lsl.w	r3, r2, r3
 8011960:	430b      	orrs	r3, r1
 8011962:	40c2      	lsrs	r2, r0
 8011964:	6163      	str	r3, [r4, #20]
 8011966:	9201      	str	r2, [sp, #4]
 8011968:	9b01      	ldr	r3, [sp, #4]
 801196a:	61a3      	str	r3, [r4, #24]
 801196c:	2b00      	cmp	r3, #0
 801196e:	bf0c      	ite	eq
 8011970:	2201      	moveq	r2, #1
 8011972:	2202      	movne	r2, #2
 8011974:	6122      	str	r2, [r4, #16]
 8011976:	b1a5      	cbz	r5, 80119a2 <__d2b+0x92>
 8011978:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801197c:	4405      	add	r5, r0
 801197e:	603d      	str	r5, [r7, #0]
 8011980:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011984:	6030      	str	r0, [r6, #0]
 8011986:	4620      	mov	r0, r4
 8011988:	b003      	add	sp, #12
 801198a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801198e:	6161      	str	r1, [r4, #20]
 8011990:	e7ea      	b.n	8011968 <__d2b+0x58>
 8011992:	a801      	add	r0, sp, #4
 8011994:	f7ff fce9 	bl	801136a <__lo0bits>
 8011998:	9b01      	ldr	r3, [sp, #4]
 801199a:	6163      	str	r3, [r4, #20]
 801199c:	3020      	adds	r0, #32
 801199e:	2201      	movs	r2, #1
 80119a0:	e7e8      	b.n	8011974 <__d2b+0x64>
 80119a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80119a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80119aa:	6038      	str	r0, [r7, #0]
 80119ac:	6918      	ldr	r0, [r3, #16]
 80119ae:	f7ff fcbd 	bl	801132c <__hi0bits>
 80119b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80119b6:	e7e5      	b.n	8011984 <__d2b+0x74>
 80119b8:	08012b4d 	.word	0x08012b4d
 80119bc:	08012bbe 	.word	0x08012bbe

080119c0 <__ratio>:
 80119c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119c4:	b085      	sub	sp, #20
 80119c6:	e9cd 1000 	strd	r1, r0, [sp]
 80119ca:	a902      	add	r1, sp, #8
 80119cc:	f7ff ff56 	bl	801187c <__b2d>
 80119d0:	9800      	ldr	r0, [sp, #0]
 80119d2:	a903      	add	r1, sp, #12
 80119d4:	ec55 4b10 	vmov	r4, r5, d0
 80119d8:	f7ff ff50 	bl	801187c <__b2d>
 80119dc:	9b01      	ldr	r3, [sp, #4]
 80119de:	6919      	ldr	r1, [r3, #16]
 80119e0:	9b00      	ldr	r3, [sp, #0]
 80119e2:	691b      	ldr	r3, [r3, #16]
 80119e4:	1ac9      	subs	r1, r1, r3
 80119e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80119ea:	1a9b      	subs	r3, r3, r2
 80119ec:	ec5b ab10 	vmov	sl, fp, d0
 80119f0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	bfce      	itee	gt
 80119f8:	462a      	movgt	r2, r5
 80119fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80119fe:	465a      	movle	r2, fp
 8011a00:	462f      	mov	r7, r5
 8011a02:	46d9      	mov	r9, fp
 8011a04:	bfcc      	ite	gt
 8011a06:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011a0a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8011a0e:	464b      	mov	r3, r9
 8011a10:	4652      	mov	r2, sl
 8011a12:	4620      	mov	r0, r4
 8011a14:	4639      	mov	r1, r7
 8011a16:	f7ee ff41 	bl	800089c <__aeabi_ddiv>
 8011a1a:	ec41 0b10 	vmov	d0, r0, r1
 8011a1e:	b005      	add	sp, #20
 8011a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011a24 <__copybits>:
 8011a24:	3901      	subs	r1, #1
 8011a26:	b570      	push	{r4, r5, r6, lr}
 8011a28:	1149      	asrs	r1, r1, #5
 8011a2a:	6914      	ldr	r4, [r2, #16]
 8011a2c:	3101      	adds	r1, #1
 8011a2e:	f102 0314 	add.w	r3, r2, #20
 8011a32:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011a36:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011a3a:	1f05      	subs	r5, r0, #4
 8011a3c:	42a3      	cmp	r3, r4
 8011a3e:	d30c      	bcc.n	8011a5a <__copybits+0x36>
 8011a40:	1aa3      	subs	r3, r4, r2
 8011a42:	3b11      	subs	r3, #17
 8011a44:	f023 0303 	bic.w	r3, r3, #3
 8011a48:	3211      	adds	r2, #17
 8011a4a:	42a2      	cmp	r2, r4
 8011a4c:	bf88      	it	hi
 8011a4e:	2300      	movhi	r3, #0
 8011a50:	4418      	add	r0, r3
 8011a52:	2300      	movs	r3, #0
 8011a54:	4288      	cmp	r0, r1
 8011a56:	d305      	bcc.n	8011a64 <__copybits+0x40>
 8011a58:	bd70      	pop	{r4, r5, r6, pc}
 8011a5a:	f853 6b04 	ldr.w	r6, [r3], #4
 8011a5e:	f845 6f04 	str.w	r6, [r5, #4]!
 8011a62:	e7eb      	b.n	8011a3c <__copybits+0x18>
 8011a64:	f840 3b04 	str.w	r3, [r0], #4
 8011a68:	e7f4      	b.n	8011a54 <__copybits+0x30>

08011a6a <__any_on>:
 8011a6a:	f100 0214 	add.w	r2, r0, #20
 8011a6e:	6900      	ldr	r0, [r0, #16]
 8011a70:	114b      	asrs	r3, r1, #5
 8011a72:	4298      	cmp	r0, r3
 8011a74:	b510      	push	{r4, lr}
 8011a76:	db11      	blt.n	8011a9c <__any_on+0x32>
 8011a78:	dd0a      	ble.n	8011a90 <__any_on+0x26>
 8011a7a:	f011 011f 	ands.w	r1, r1, #31
 8011a7e:	d007      	beq.n	8011a90 <__any_on+0x26>
 8011a80:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011a84:	fa24 f001 	lsr.w	r0, r4, r1
 8011a88:	fa00 f101 	lsl.w	r1, r0, r1
 8011a8c:	428c      	cmp	r4, r1
 8011a8e:	d10b      	bne.n	8011aa8 <__any_on+0x3e>
 8011a90:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011a94:	4293      	cmp	r3, r2
 8011a96:	d803      	bhi.n	8011aa0 <__any_on+0x36>
 8011a98:	2000      	movs	r0, #0
 8011a9a:	bd10      	pop	{r4, pc}
 8011a9c:	4603      	mov	r3, r0
 8011a9e:	e7f7      	b.n	8011a90 <__any_on+0x26>
 8011aa0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011aa4:	2900      	cmp	r1, #0
 8011aa6:	d0f5      	beq.n	8011a94 <__any_on+0x2a>
 8011aa8:	2001      	movs	r0, #1
 8011aaa:	e7f6      	b.n	8011a9a <__any_on+0x30>

08011aac <_strtol_l.constprop.0>:
 8011aac:	2b24      	cmp	r3, #36	@ 0x24
 8011aae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ab2:	4686      	mov	lr, r0
 8011ab4:	4690      	mov	r8, r2
 8011ab6:	d801      	bhi.n	8011abc <_strtol_l.constprop.0+0x10>
 8011ab8:	2b01      	cmp	r3, #1
 8011aba:	d106      	bne.n	8011aca <_strtol_l.constprop.0+0x1e>
 8011abc:	f7fe f860 	bl	800fb80 <__errno>
 8011ac0:	2316      	movs	r3, #22
 8011ac2:	6003      	str	r3, [r0, #0]
 8011ac4:	2000      	movs	r0, #0
 8011ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011aca:	4834      	ldr	r0, [pc, #208]	@ (8011b9c <_strtol_l.constprop.0+0xf0>)
 8011acc:	460d      	mov	r5, r1
 8011ace:	462a      	mov	r2, r5
 8011ad0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011ad4:	5d06      	ldrb	r6, [r0, r4]
 8011ad6:	f016 0608 	ands.w	r6, r6, #8
 8011ada:	d1f8      	bne.n	8011ace <_strtol_l.constprop.0+0x22>
 8011adc:	2c2d      	cmp	r4, #45	@ 0x2d
 8011ade:	d12d      	bne.n	8011b3c <_strtol_l.constprop.0+0x90>
 8011ae0:	782c      	ldrb	r4, [r5, #0]
 8011ae2:	2601      	movs	r6, #1
 8011ae4:	1c95      	adds	r5, r2, #2
 8011ae6:	f033 0210 	bics.w	r2, r3, #16
 8011aea:	d109      	bne.n	8011b00 <_strtol_l.constprop.0+0x54>
 8011aec:	2c30      	cmp	r4, #48	@ 0x30
 8011aee:	d12a      	bne.n	8011b46 <_strtol_l.constprop.0+0x9a>
 8011af0:	782a      	ldrb	r2, [r5, #0]
 8011af2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011af6:	2a58      	cmp	r2, #88	@ 0x58
 8011af8:	d125      	bne.n	8011b46 <_strtol_l.constprop.0+0x9a>
 8011afa:	786c      	ldrb	r4, [r5, #1]
 8011afc:	2310      	movs	r3, #16
 8011afe:	3502      	adds	r5, #2
 8011b00:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8011b04:	f10c 3cff 	add.w	ip, ip, #4294967295
 8011b08:	2200      	movs	r2, #0
 8011b0a:	fbbc f9f3 	udiv	r9, ip, r3
 8011b0e:	4610      	mov	r0, r2
 8011b10:	fb03 ca19 	mls	sl, r3, r9, ip
 8011b14:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8011b18:	2f09      	cmp	r7, #9
 8011b1a:	d81b      	bhi.n	8011b54 <_strtol_l.constprop.0+0xa8>
 8011b1c:	463c      	mov	r4, r7
 8011b1e:	42a3      	cmp	r3, r4
 8011b20:	dd27      	ble.n	8011b72 <_strtol_l.constprop.0+0xc6>
 8011b22:	1c57      	adds	r7, r2, #1
 8011b24:	d007      	beq.n	8011b36 <_strtol_l.constprop.0+0x8a>
 8011b26:	4581      	cmp	r9, r0
 8011b28:	d320      	bcc.n	8011b6c <_strtol_l.constprop.0+0xc0>
 8011b2a:	d101      	bne.n	8011b30 <_strtol_l.constprop.0+0x84>
 8011b2c:	45a2      	cmp	sl, r4
 8011b2e:	db1d      	blt.n	8011b6c <_strtol_l.constprop.0+0xc0>
 8011b30:	fb00 4003 	mla	r0, r0, r3, r4
 8011b34:	2201      	movs	r2, #1
 8011b36:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b3a:	e7eb      	b.n	8011b14 <_strtol_l.constprop.0+0x68>
 8011b3c:	2c2b      	cmp	r4, #43	@ 0x2b
 8011b3e:	bf04      	itt	eq
 8011b40:	782c      	ldrbeq	r4, [r5, #0]
 8011b42:	1c95      	addeq	r5, r2, #2
 8011b44:	e7cf      	b.n	8011ae6 <_strtol_l.constprop.0+0x3a>
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d1da      	bne.n	8011b00 <_strtol_l.constprop.0+0x54>
 8011b4a:	2c30      	cmp	r4, #48	@ 0x30
 8011b4c:	bf0c      	ite	eq
 8011b4e:	2308      	moveq	r3, #8
 8011b50:	230a      	movne	r3, #10
 8011b52:	e7d5      	b.n	8011b00 <_strtol_l.constprop.0+0x54>
 8011b54:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011b58:	2f19      	cmp	r7, #25
 8011b5a:	d801      	bhi.n	8011b60 <_strtol_l.constprop.0+0xb4>
 8011b5c:	3c37      	subs	r4, #55	@ 0x37
 8011b5e:	e7de      	b.n	8011b1e <_strtol_l.constprop.0+0x72>
 8011b60:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011b64:	2f19      	cmp	r7, #25
 8011b66:	d804      	bhi.n	8011b72 <_strtol_l.constprop.0+0xc6>
 8011b68:	3c57      	subs	r4, #87	@ 0x57
 8011b6a:	e7d8      	b.n	8011b1e <_strtol_l.constprop.0+0x72>
 8011b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8011b70:	e7e1      	b.n	8011b36 <_strtol_l.constprop.0+0x8a>
 8011b72:	1c53      	adds	r3, r2, #1
 8011b74:	d108      	bne.n	8011b88 <_strtol_l.constprop.0+0xdc>
 8011b76:	2322      	movs	r3, #34	@ 0x22
 8011b78:	f8ce 3000 	str.w	r3, [lr]
 8011b7c:	4660      	mov	r0, ip
 8011b7e:	f1b8 0f00 	cmp.w	r8, #0
 8011b82:	d0a0      	beq.n	8011ac6 <_strtol_l.constprop.0+0x1a>
 8011b84:	1e69      	subs	r1, r5, #1
 8011b86:	e006      	b.n	8011b96 <_strtol_l.constprop.0+0xea>
 8011b88:	b106      	cbz	r6, 8011b8c <_strtol_l.constprop.0+0xe0>
 8011b8a:	4240      	negs	r0, r0
 8011b8c:	f1b8 0f00 	cmp.w	r8, #0
 8011b90:	d099      	beq.n	8011ac6 <_strtol_l.constprop.0+0x1a>
 8011b92:	2a00      	cmp	r2, #0
 8011b94:	d1f6      	bne.n	8011b84 <_strtol_l.constprop.0+0xd8>
 8011b96:	f8c8 1000 	str.w	r1, [r8]
 8011b9a:	e794      	b.n	8011ac6 <_strtol_l.constprop.0+0x1a>
 8011b9c:	08012d19 	.word	0x08012d19

08011ba0 <_strtol_r>:
 8011ba0:	f7ff bf84 	b.w	8011aac <_strtol_l.constprop.0>

08011ba4 <__ascii_wctomb>:
 8011ba4:	4603      	mov	r3, r0
 8011ba6:	4608      	mov	r0, r1
 8011ba8:	b141      	cbz	r1, 8011bbc <__ascii_wctomb+0x18>
 8011baa:	2aff      	cmp	r2, #255	@ 0xff
 8011bac:	d904      	bls.n	8011bb8 <__ascii_wctomb+0x14>
 8011bae:	228a      	movs	r2, #138	@ 0x8a
 8011bb0:	601a      	str	r2, [r3, #0]
 8011bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8011bb6:	4770      	bx	lr
 8011bb8:	700a      	strb	r2, [r1, #0]
 8011bba:	2001      	movs	r0, #1
 8011bbc:	4770      	bx	lr

08011bbe <__ssputs_r>:
 8011bbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011bc2:	688e      	ldr	r6, [r1, #8]
 8011bc4:	461f      	mov	r7, r3
 8011bc6:	42be      	cmp	r6, r7
 8011bc8:	680b      	ldr	r3, [r1, #0]
 8011bca:	4682      	mov	sl, r0
 8011bcc:	460c      	mov	r4, r1
 8011bce:	4690      	mov	r8, r2
 8011bd0:	d82d      	bhi.n	8011c2e <__ssputs_r+0x70>
 8011bd2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011bd6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011bda:	d026      	beq.n	8011c2a <__ssputs_r+0x6c>
 8011bdc:	6965      	ldr	r5, [r4, #20]
 8011bde:	6909      	ldr	r1, [r1, #16]
 8011be0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011be4:	eba3 0901 	sub.w	r9, r3, r1
 8011be8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011bec:	1c7b      	adds	r3, r7, #1
 8011bee:	444b      	add	r3, r9
 8011bf0:	106d      	asrs	r5, r5, #1
 8011bf2:	429d      	cmp	r5, r3
 8011bf4:	bf38      	it	cc
 8011bf6:	461d      	movcc	r5, r3
 8011bf8:	0553      	lsls	r3, r2, #21
 8011bfa:	d527      	bpl.n	8011c4c <__ssputs_r+0x8e>
 8011bfc:	4629      	mov	r1, r5
 8011bfe:	f7ff fa05 	bl	801100c <_malloc_r>
 8011c02:	4606      	mov	r6, r0
 8011c04:	b360      	cbz	r0, 8011c60 <__ssputs_r+0xa2>
 8011c06:	6921      	ldr	r1, [r4, #16]
 8011c08:	464a      	mov	r2, r9
 8011c0a:	f7fd ffe6 	bl	800fbda <memcpy>
 8011c0e:	89a3      	ldrh	r3, [r4, #12]
 8011c10:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011c14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c18:	81a3      	strh	r3, [r4, #12]
 8011c1a:	6126      	str	r6, [r4, #16]
 8011c1c:	6165      	str	r5, [r4, #20]
 8011c1e:	444e      	add	r6, r9
 8011c20:	eba5 0509 	sub.w	r5, r5, r9
 8011c24:	6026      	str	r6, [r4, #0]
 8011c26:	60a5      	str	r5, [r4, #8]
 8011c28:	463e      	mov	r6, r7
 8011c2a:	42be      	cmp	r6, r7
 8011c2c:	d900      	bls.n	8011c30 <__ssputs_r+0x72>
 8011c2e:	463e      	mov	r6, r7
 8011c30:	6820      	ldr	r0, [r4, #0]
 8011c32:	4632      	mov	r2, r6
 8011c34:	4641      	mov	r1, r8
 8011c36:	f000 f9c5 	bl	8011fc4 <memmove>
 8011c3a:	68a3      	ldr	r3, [r4, #8]
 8011c3c:	1b9b      	subs	r3, r3, r6
 8011c3e:	60a3      	str	r3, [r4, #8]
 8011c40:	6823      	ldr	r3, [r4, #0]
 8011c42:	4433      	add	r3, r6
 8011c44:	6023      	str	r3, [r4, #0]
 8011c46:	2000      	movs	r0, #0
 8011c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c4c:	462a      	mov	r2, r5
 8011c4e:	f000 fa15 	bl	801207c <_realloc_r>
 8011c52:	4606      	mov	r6, r0
 8011c54:	2800      	cmp	r0, #0
 8011c56:	d1e0      	bne.n	8011c1a <__ssputs_r+0x5c>
 8011c58:	6921      	ldr	r1, [r4, #16]
 8011c5a:	4650      	mov	r0, sl
 8011c5c:	f7fe fe28 	bl	80108b0 <_free_r>
 8011c60:	230c      	movs	r3, #12
 8011c62:	f8ca 3000 	str.w	r3, [sl]
 8011c66:	89a3      	ldrh	r3, [r4, #12]
 8011c68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c6c:	81a3      	strh	r3, [r4, #12]
 8011c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8011c72:	e7e9      	b.n	8011c48 <__ssputs_r+0x8a>

08011c74 <_svfiprintf_r>:
 8011c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c78:	4698      	mov	r8, r3
 8011c7a:	898b      	ldrh	r3, [r1, #12]
 8011c7c:	061b      	lsls	r3, r3, #24
 8011c7e:	b09d      	sub	sp, #116	@ 0x74
 8011c80:	4607      	mov	r7, r0
 8011c82:	460d      	mov	r5, r1
 8011c84:	4614      	mov	r4, r2
 8011c86:	d510      	bpl.n	8011caa <_svfiprintf_r+0x36>
 8011c88:	690b      	ldr	r3, [r1, #16]
 8011c8a:	b973      	cbnz	r3, 8011caa <_svfiprintf_r+0x36>
 8011c8c:	2140      	movs	r1, #64	@ 0x40
 8011c8e:	f7ff f9bd 	bl	801100c <_malloc_r>
 8011c92:	6028      	str	r0, [r5, #0]
 8011c94:	6128      	str	r0, [r5, #16]
 8011c96:	b930      	cbnz	r0, 8011ca6 <_svfiprintf_r+0x32>
 8011c98:	230c      	movs	r3, #12
 8011c9a:	603b      	str	r3, [r7, #0]
 8011c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8011ca0:	b01d      	add	sp, #116	@ 0x74
 8011ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ca6:	2340      	movs	r3, #64	@ 0x40
 8011ca8:	616b      	str	r3, [r5, #20]
 8011caa:	2300      	movs	r3, #0
 8011cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8011cae:	2320      	movs	r3, #32
 8011cb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011cb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8011cb8:	2330      	movs	r3, #48	@ 0x30
 8011cba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011e58 <_svfiprintf_r+0x1e4>
 8011cbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011cc2:	f04f 0901 	mov.w	r9, #1
 8011cc6:	4623      	mov	r3, r4
 8011cc8:	469a      	mov	sl, r3
 8011cca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011cce:	b10a      	cbz	r2, 8011cd4 <_svfiprintf_r+0x60>
 8011cd0:	2a25      	cmp	r2, #37	@ 0x25
 8011cd2:	d1f9      	bne.n	8011cc8 <_svfiprintf_r+0x54>
 8011cd4:	ebba 0b04 	subs.w	fp, sl, r4
 8011cd8:	d00b      	beq.n	8011cf2 <_svfiprintf_r+0x7e>
 8011cda:	465b      	mov	r3, fp
 8011cdc:	4622      	mov	r2, r4
 8011cde:	4629      	mov	r1, r5
 8011ce0:	4638      	mov	r0, r7
 8011ce2:	f7ff ff6c 	bl	8011bbe <__ssputs_r>
 8011ce6:	3001      	adds	r0, #1
 8011ce8:	f000 80a7 	beq.w	8011e3a <_svfiprintf_r+0x1c6>
 8011cec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011cee:	445a      	add	r2, fp
 8011cf0:	9209      	str	r2, [sp, #36]	@ 0x24
 8011cf2:	f89a 3000 	ldrb.w	r3, [sl]
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	f000 809f 	beq.w	8011e3a <_svfiprintf_r+0x1c6>
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8011d02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d06:	f10a 0a01 	add.w	sl, sl, #1
 8011d0a:	9304      	str	r3, [sp, #16]
 8011d0c:	9307      	str	r3, [sp, #28]
 8011d0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011d12:	931a      	str	r3, [sp, #104]	@ 0x68
 8011d14:	4654      	mov	r4, sl
 8011d16:	2205      	movs	r2, #5
 8011d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d1c:	484e      	ldr	r0, [pc, #312]	@ (8011e58 <_svfiprintf_r+0x1e4>)
 8011d1e:	f7ee fa7f 	bl	8000220 <memchr>
 8011d22:	9a04      	ldr	r2, [sp, #16]
 8011d24:	b9d8      	cbnz	r0, 8011d5e <_svfiprintf_r+0xea>
 8011d26:	06d0      	lsls	r0, r2, #27
 8011d28:	bf44      	itt	mi
 8011d2a:	2320      	movmi	r3, #32
 8011d2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011d30:	0711      	lsls	r1, r2, #28
 8011d32:	bf44      	itt	mi
 8011d34:	232b      	movmi	r3, #43	@ 0x2b
 8011d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011d3a:	f89a 3000 	ldrb.w	r3, [sl]
 8011d3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011d40:	d015      	beq.n	8011d6e <_svfiprintf_r+0xfa>
 8011d42:	9a07      	ldr	r2, [sp, #28]
 8011d44:	4654      	mov	r4, sl
 8011d46:	2000      	movs	r0, #0
 8011d48:	f04f 0c0a 	mov.w	ip, #10
 8011d4c:	4621      	mov	r1, r4
 8011d4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d52:	3b30      	subs	r3, #48	@ 0x30
 8011d54:	2b09      	cmp	r3, #9
 8011d56:	d94b      	bls.n	8011df0 <_svfiprintf_r+0x17c>
 8011d58:	b1b0      	cbz	r0, 8011d88 <_svfiprintf_r+0x114>
 8011d5a:	9207      	str	r2, [sp, #28]
 8011d5c:	e014      	b.n	8011d88 <_svfiprintf_r+0x114>
 8011d5e:	eba0 0308 	sub.w	r3, r0, r8
 8011d62:	fa09 f303 	lsl.w	r3, r9, r3
 8011d66:	4313      	orrs	r3, r2
 8011d68:	9304      	str	r3, [sp, #16]
 8011d6a:	46a2      	mov	sl, r4
 8011d6c:	e7d2      	b.n	8011d14 <_svfiprintf_r+0xa0>
 8011d6e:	9b03      	ldr	r3, [sp, #12]
 8011d70:	1d19      	adds	r1, r3, #4
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	9103      	str	r1, [sp, #12]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	bfbb      	ittet	lt
 8011d7a:	425b      	neglt	r3, r3
 8011d7c:	f042 0202 	orrlt.w	r2, r2, #2
 8011d80:	9307      	strge	r3, [sp, #28]
 8011d82:	9307      	strlt	r3, [sp, #28]
 8011d84:	bfb8      	it	lt
 8011d86:	9204      	strlt	r2, [sp, #16]
 8011d88:	7823      	ldrb	r3, [r4, #0]
 8011d8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8011d8c:	d10a      	bne.n	8011da4 <_svfiprintf_r+0x130>
 8011d8e:	7863      	ldrb	r3, [r4, #1]
 8011d90:	2b2a      	cmp	r3, #42	@ 0x2a
 8011d92:	d132      	bne.n	8011dfa <_svfiprintf_r+0x186>
 8011d94:	9b03      	ldr	r3, [sp, #12]
 8011d96:	1d1a      	adds	r2, r3, #4
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	9203      	str	r2, [sp, #12]
 8011d9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011da0:	3402      	adds	r4, #2
 8011da2:	9305      	str	r3, [sp, #20]
 8011da4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011e68 <_svfiprintf_r+0x1f4>
 8011da8:	7821      	ldrb	r1, [r4, #0]
 8011daa:	2203      	movs	r2, #3
 8011dac:	4650      	mov	r0, sl
 8011dae:	f7ee fa37 	bl	8000220 <memchr>
 8011db2:	b138      	cbz	r0, 8011dc4 <_svfiprintf_r+0x150>
 8011db4:	9b04      	ldr	r3, [sp, #16]
 8011db6:	eba0 000a 	sub.w	r0, r0, sl
 8011dba:	2240      	movs	r2, #64	@ 0x40
 8011dbc:	4082      	lsls	r2, r0
 8011dbe:	4313      	orrs	r3, r2
 8011dc0:	3401      	adds	r4, #1
 8011dc2:	9304      	str	r3, [sp, #16]
 8011dc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011dc8:	4824      	ldr	r0, [pc, #144]	@ (8011e5c <_svfiprintf_r+0x1e8>)
 8011dca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011dce:	2206      	movs	r2, #6
 8011dd0:	f7ee fa26 	bl	8000220 <memchr>
 8011dd4:	2800      	cmp	r0, #0
 8011dd6:	d036      	beq.n	8011e46 <_svfiprintf_r+0x1d2>
 8011dd8:	4b21      	ldr	r3, [pc, #132]	@ (8011e60 <_svfiprintf_r+0x1ec>)
 8011dda:	bb1b      	cbnz	r3, 8011e24 <_svfiprintf_r+0x1b0>
 8011ddc:	9b03      	ldr	r3, [sp, #12]
 8011dde:	3307      	adds	r3, #7
 8011de0:	f023 0307 	bic.w	r3, r3, #7
 8011de4:	3308      	adds	r3, #8
 8011de6:	9303      	str	r3, [sp, #12]
 8011de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011dea:	4433      	add	r3, r6
 8011dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8011dee:	e76a      	b.n	8011cc6 <_svfiprintf_r+0x52>
 8011df0:	fb0c 3202 	mla	r2, ip, r2, r3
 8011df4:	460c      	mov	r4, r1
 8011df6:	2001      	movs	r0, #1
 8011df8:	e7a8      	b.n	8011d4c <_svfiprintf_r+0xd8>
 8011dfa:	2300      	movs	r3, #0
 8011dfc:	3401      	adds	r4, #1
 8011dfe:	9305      	str	r3, [sp, #20]
 8011e00:	4619      	mov	r1, r3
 8011e02:	f04f 0c0a 	mov.w	ip, #10
 8011e06:	4620      	mov	r0, r4
 8011e08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e0c:	3a30      	subs	r2, #48	@ 0x30
 8011e0e:	2a09      	cmp	r2, #9
 8011e10:	d903      	bls.n	8011e1a <_svfiprintf_r+0x1a6>
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d0c6      	beq.n	8011da4 <_svfiprintf_r+0x130>
 8011e16:	9105      	str	r1, [sp, #20]
 8011e18:	e7c4      	b.n	8011da4 <_svfiprintf_r+0x130>
 8011e1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8011e1e:	4604      	mov	r4, r0
 8011e20:	2301      	movs	r3, #1
 8011e22:	e7f0      	b.n	8011e06 <_svfiprintf_r+0x192>
 8011e24:	ab03      	add	r3, sp, #12
 8011e26:	9300      	str	r3, [sp, #0]
 8011e28:	462a      	mov	r2, r5
 8011e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8011e64 <_svfiprintf_r+0x1f0>)
 8011e2c:	a904      	add	r1, sp, #16
 8011e2e:	4638      	mov	r0, r7
 8011e30:	f7fc ff30 	bl	800ec94 <_printf_float>
 8011e34:	1c42      	adds	r2, r0, #1
 8011e36:	4606      	mov	r6, r0
 8011e38:	d1d6      	bne.n	8011de8 <_svfiprintf_r+0x174>
 8011e3a:	89ab      	ldrh	r3, [r5, #12]
 8011e3c:	065b      	lsls	r3, r3, #25
 8011e3e:	f53f af2d 	bmi.w	8011c9c <_svfiprintf_r+0x28>
 8011e42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011e44:	e72c      	b.n	8011ca0 <_svfiprintf_r+0x2c>
 8011e46:	ab03      	add	r3, sp, #12
 8011e48:	9300      	str	r3, [sp, #0]
 8011e4a:	462a      	mov	r2, r5
 8011e4c:	4b05      	ldr	r3, [pc, #20]	@ (8011e64 <_svfiprintf_r+0x1f0>)
 8011e4e:	a904      	add	r1, sp, #16
 8011e50:	4638      	mov	r0, r7
 8011e52:	f7fd f9b7 	bl	800f1c4 <_printf_i>
 8011e56:	e7ed      	b.n	8011e34 <_svfiprintf_r+0x1c0>
 8011e58:	08012e19 	.word	0x08012e19
 8011e5c:	08012e23 	.word	0x08012e23
 8011e60:	0800ec95 	.word	0x0800ec95
 8011e64:	08011bbf 	.word	0x08011bbf
 8011e68:	08012e1f 	.word	0x08012e1f

08011e6c <__sflush_r>:
 8011e6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e74:	0716      	lsls	r6, r2, #28
 8011e76:	4605      	mov	r5, r0
 8011e78:	460c      	mov	r4, r1
 8011e7a:	d454      	bmi.n	8011f26 <__sflush_r+0xba>
 8011e7c:	684b      	ldr	r3, [r1, #4]
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	dc02      	bgt.n	8011e88 <__sflush_r+0x1c>
 8011e82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	dd48      	ble.n	8011f1a <__sflush_r+0xae>
 8011e88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011e8a:	2e00      	cmp	r6, #0
 8011e8c:	d045      	beq.n	8011f1a <__sflush_r+0xae>
 8011e8e:	2300      	movs	r3, #0
 8011e90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011e94:	682f      	ldr	r7, [r5, #0]
 8011e96:	6a21      	ldr	r1, [r4, #32]
 8011e98:	602b      	str	r3, [r5, #0]
 8011e9a:	d030      	beq.n	8011efe <__sflush_r+0x92>
 8011e9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011e9e:	89a3      	ldrh	r3, [r4, #12]
 8011ea0:	0759      	lsls	r1, r3, #29
 8011ea2:	d505      	bpl.n	8011eb0 <__sflush_r+0x44>
 8011ea4:	6863      	ldr	r3, [r4, #4]
 8011ea6:	1ad2      	subs	r2, r2, r3
 8011ea8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011eaa:	b10b      	cbz	r3, 8011eb0 <__sflush_r+0x44>
 8011eac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011eae:	1ad2      	subs	r2, r2, r3
 8011eb0:	2300      	movs	r3, #0
 8011eb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011eb4:	6a21      	ldr	r1, [r4, #32]
 8011eb6:	4628      	mov	r0, r5
 8011eb8:	47b0      	blx	r6
 8011eba:	1c43      	adds	r3, r0, #1
 8011ebc:	89a3      	ldrh	r3, [r4, #12]
 8011ebe:	d106      	bne.n	8011ece <__sflush_r+0x62>
 8011ec0:	6829      	ldr	r1, [r5, #0]
 8011ec2:	291d      	cmp	r1, #29
 8011ec4:	d82b      	bhi.n	8011f1e <__sflush_r+0xb2>
 8011ec6:	4a2a      	ldr	r2, [pc, #168]	@ (8011f70 <__sflush_r+0x104>)
 8011ec8:	410a      	asrs	r2, r1
 8011eca:	07d6      	lsls	r6, r2, #31
 8011ecc:	d427      	bmi.n	8011f1e <__sflush_r+0xb2>
 8011ece:	2200      	movs	r2, #0
 8011ed0:	6062      	str	r2, [r4, #4]
 8011ed2:	04d9      	lsls	r1, r3, #19
 8011ed4:	6922      	ldr	r2, [r4, #16]
 8011ed6:	6022      	str	r2, [r4, #0]
 8011ed8:	d504      	bpl.n	8011ee4 <__sflush_r+0x78>
 8011eda:	1c42      	adds	r2, r0, #1
 8011edc:	d101      	bne.n	8011ee2 <__sflush_r+0x76>
 8011ede:	682b      	ldr	r3, [r5, #0]
 8011ee0:	b903      	cbnz	r3, 8011ee4 <__sflush_r+0x78>
 8011ee2:	6560      	str	r0, [r4, #84]	@ 0x54
 8011ee4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011ee6:	602f      	str	r7, [r5, #0]
 8011ee8:	b1b9      	cbz	r1, 8011f1a <__sflush_r+0xae>
 8011eea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011eee:	4299      	cmp	r1, r3
 8011ef0:	d002      	beq.n	8011ef8 <__sflush_r+0x8c>
 8011ef2:	4628      	mov	r0, r5
 8011ef4:	f7fe fcdc 	bl	80108b0 <_free_r>
 8011ef8:	2300      	movs	r3, #0
 8011efa:	6363      	str	r3, [r4, #52]	@ 0x34
 8011efc:	e00d      	b.n	8011f1a <__sflush_r+0xae>
 8011efe:	2301      	movs	r3, #1
 8011f00:	4628      	mov	r0, r5
 8011f02:	47b0      	blx	r6
 8011f04:	4602      	mov	r2, r0
 8011f06:	1c50      	adds	r0, r2, #1
 8011f08:	d1c9      	bne.n	8011e9e <__sflush_r+0x32>
 8011f0a:	682b      	ldr	r3, [r5, #0]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d0c6      	beq.n	8011e9e <__sflush_r+0x32>
 8011f10:	2b1d      	cmp	r3, #29
 8011f12:	d001      	beq.n	8011f18 <__sflush_r+0xac>
 8011f14:	2b16      	cmp	r3, #22
 8011f16:	d11e      	bne.n	8011f56 <__sflush_r+0xea>
 8011f18:	602f      	str	r7, [r5, #0]
 8011f1a:	2000      	movs	r0, #0
 8011f1c:	e022      	b.n	8011f64 <__sflush_r+0xf8>
 8011f1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f22:	b21b      	sxth	r3, r3
 8011f24:	e01b      	b.n	8011f5e <__sflush_r+0xf2>
 8011f26:	690f      	ldr	r7, [r1, #16]
 8011f28:	2f00      	cmp	r7, #0
 8011f2a:	d0f6      	beq.n	8011f1a <__sflush_r+0xae>
 8011f2c:	0793      	lsls	r3, r2, #30
 8011f2e:	680e      	ldr	r6, [r1, #0]
 8011f30:	bf08      	it	eq
 8011f32:	694b      	ldreq	r3, [r1, #20]
 8011f34:	600f      	str	r7, [r1, #0]
 8011f36:	bf18      	it	ne
 8011f38:	2300      	movne	r3, #0
 8011f3a:	eba6 0807 	sub.w	r8, r6, r7
 8011f3e:	608b      	str	r3, [r1, #8]
 8011f40:	f1b8 0f00 	cmp.w	r8, #0
 8011f44:	dde9      	ble.n	8011f1a <__sflush_r+0xae>
 8011f46:	6a21      	ldr	r1, [r4, #32]
 8011f48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011f4a:	4643      	mov	r3, r8
 8011f4c:	463a      	mov	r2, r7
 8011f4e:	4628      	mov	r0, r5
 8011f50:	47b0      	blx	r6
 8011f52:	2800      	cmp	r0, #0
 8011f54:	dc08      	bgt.n	8011f68 <__sflush_r+0xfc>
 8011f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f5e:	81a3      	strh	r3, [r4, #12]
 8011f60:	f04f 30ff 	mov.w	r0, #4294967295
 8011f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f68:	4407      	add	r7, r0
 8011f6a:	eba8 0800 	sub.w	r8, r8, r0
 8011f6e:	e7e7      	b.n	8011f40 <__sflush_r+0xd4>
 8011f70:	dfbffffe 	.word	0xdfbffffe

08011f74 <_fflush_r>:
 8011f74:	b538      	push	{r3, r4, r5, lr}
 8011f76:	690b      	ldr	r3, [r1, #16]
 8011f78:	4605      	mov	r5, r0
 8011f7a:	460c      	mov	r4, r1
 8011f7c:	b913      	cbnz	r3, 8011f84 <_fflush_r+0x10>
 8011f7e:	2500      	movs	r5, #0
 8011f80:	4628      	mov	r0, r5
 8011f82:	bd38      	pop	{r3, r4, r5, pc}
 8011f84:	b118      	cbz	r0, 8011f8e <_fflush_r+0x1a>
 8011f86:	6a03      	ldr	r3, [r0, #32]
 8011f88:	b90b      	cbnz	r3, 8011f8e <_fflush_r+0x1a>
 8011f8a:	f7fd fcdb 	bl	800f944 <__sinit>
 8011f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d0f3      	beq.n	8011f7e <_fflush_r+0xa>
 8011f96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011f98:	07d0      	lsls	r0, r2, #31
 8011f9a:	d404      	bmi.n	8011fa6 <_fflush_r+0x32>
 8011f9c:	0599      	lsls	r1, r3, #22
 8011f9e:	d402      	bmi.n	8011fa6 <_fflush_r+0x32>
 8011fa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011fa2:	f7fd fe18 	bl	800fbd6 <__retarget_lock_acquire_recursive>
 8011fa6:	4628      	mov	r0, r5
 8011fa8:	4621      	mov	r1, r4
 8011faa:	f7ff ff5f 	bl	8011e6c <__sflush_r>
 8011fae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011fb0:	07da      	lsls	r2, r3, #31
 8011fb2:	4605      	mov	r5, r0
 8011fb4:	d4e4      	bmi.n	8011f80 <_fflush_r+0xc>
 8011fb6:	89a3      	ldrh	r3, [r4, #12]
 8011fb8:	059b      	lsls	r3, r3, #22
 8011fba:	d4e1      	bmi.n	8011f80 <_fflush_r+0xc>
 8011fbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011fbe:	f7fd fe0b 	bl	800fbd8 <__retarget_lock_release_recursive>
 8011fc2:	e7dd      	b.n	8011f80 <_fflush_r+0xc>

08011fc4 <memmove>:
 8011fc4:	4288      	cmp	r0, r1
 8011fc6:	b510      	push	{r4, lr}
 8011fc8:	eb01 0402 	add.w	r4, r1, r2
 8011fcc:	d902      	bls.n	8011fd4 <memmove+0x10>
 8011fce:	4284      	cmp	r4, r0
 8011fd0:	4623      	mov	r3, r4
 8011fd2:	d807      	bhi.n	8011fe4 <memmove+0x20>
 8011fd4:	1e43      	subs	r3, r0, #1
 8011fd6:	42a1      	cmp	r1, r4
 8011fd8:	d008      	beq.n	8011fec <memmove+0x28>
 8011fda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011fde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011fe2:	e7f8      	b.n	8011fd6 <memmove+0x12>
 8011fe4:	4402      	add	r2, r0
 8011fe6:	4601      	mov	r1, r0
 8011fe8:	428a      	cmp	r2, r1
 8011fea:	d100      	bne.n	8011fee <memmove+0x2a>
 8011fec:	bd10      	pop	{r4, pc}
 8011fee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011ff2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011ff6:	e7f7      	b.n	8011fe8 <memmove+0x24>

08011ff8 <_sbrk_r>:
 8011ff8:	b538      	push	{r3, r4, r5, lr}
 8011ffa:	4d06      	ldr	r5, [pc, #24]	@ (8012014 <_sbrk_r+0x1c>)
 8011ffc:	2300      	movs	r3, #0
 8011ffe:	4604      	mov	r4, r0
 8012000:	4608      	mov	r0, r1
 8012002:	602b      	str	r3, [r5, #0]
 8012004:	f7ef ffc0 	bl	8001f88 <_sbrk>
 8012008:	1c43      	adds	r3, r0, #1
 801200a:	d102      	bne.n	8012012 <_sbrk_r+0x1a>
 801200c:	682b      	ldr	r3, [r5, #0]
 801200e:	b103      	cbz	r3, 8012012 <_sbrk_r+0x1a>
 8012010:	6023      	str	r3, [r4, #0]
 8012012:	bd38      	pop	{r3, r4, r5, pc}
 8012014:	20000b04 	.word	0x20000b04

08012018 <__assert_func>:
 8012018:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801201a:	4614      	mov	r4, r2
 801201c:	461a      	mov	r2, r3
 801201e:	4b09      	ldr	r3, [pc, #36]	@ (8012044 <__assert_func+0x2c>)
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	4605      	mov	r5, r0
 8012024:	68d8      	ldr	r0, [r3, #12]
 8012026:	b954      	cbnz	r4, 801203e <__assert_func+0x26>
 8012028:	4b07      	ldr	r3, [pc, #28]	@ (8012048 <__assert_func+0x30>)
 801202a:	461c      	mov	r4, r3
 801202c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012030:	9100      	str	r1, [sp, #0]
 8012032:	462b      	mov	r3, r5
 8012034:	4905      	ldr	r1, [pc, #20]	@ (801204c <__assert_func+0x34>)
 8012036:	f000 f84f 	bl	80120d8 <fiprintf>
 801203a:	f000 f85f 	bl	80120fc <abort>
 801203e:	4b04      	ldr	r3, [pc, #16]	@ (8012050 <__assert_func+0x38>)
 8012040:	e7f4      	b.n	801202c <__assert_func+0x14>
 8012042:	bf00      	nop
 8012044:	2000022c 	.word	0x2000022c
 8012048:	08012e65 	.word	0x08012e65
 801204c:	08012e37 	.word	0x08012e37
 8012050:	08012e2a 	.word	0x08012e2a

08012054 <_calloc_r>:
 8012054:	b570      	push	{r4, r5, r6, lr}
 8012056:	fba1 5402 	umull	r5, r4, r1, r2
 801205a:	b93c      	cbnz	r4, 801206c <_calloc_r+0x18>
 801205c:	4629      	mov	r1, r5
 801205e:	f7fe ffd5 	bl	801100c <_malloc_r>
 8012062:	4606      	mov	r6, r0
 8012064:	b928      	cbnz	r0, 8012072 <_calloc_r+0x1e>
 8012066:	2600      	movs	r6, #0
 8012068:	4630      	mov	r0, r6
 801206a:	bd70      	pop	{r4, r5, r6, pc}
 801206c:	220c      	movs	r2, #12
 801206e:	6002      	str	r2, [r0, #0]
 8012070:	e7f9      	b.n	8012066 <_calloc_r+0x12>
 8012072:	462a      	mov	r2, r5
 8012074:	4621      	mov	r1, r4
 8012076:	f7fd fd1f 	bl	800fab8 <memset>
 801207a:	e7f5      	b.n	8012068 <_calloc_r+0x14>

0801207c <_realloc_r>:
 801207c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012080:	4680      	mov	r8, r0
 8012082:	4615      	mov	r5, r2
 8012084:	460c      	mov	r4, r1
 8012086:	b921      	cbnz	r1, 8012092 <_realloc_r+0x16>
 8012088:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801208c:	4611      	mov	r1, r2
 801208e:	f7fe bfbd 	b.w	801100c <_malloc_r>
 8012092:	b92a      	cbnz	r2, 80120a0 <_realloc_r+0x24>
 8012094:	f7fe fc0c 	bl	80108b0 <_free_r>
 8012098:	2400      	movs	r4, #0
 801209a:	4620      	mov	r0, r4
 801209c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120a0:	f000 f833 	bl	801210a <_malloc_usable_size_r>
 80120a4:	4285      	cmp	r5, r0
 80120a6:	4606      	mov	r6, r0
 80120a8:	d802      	bhi.n	80120b0 <_realloc_r+0x34>
 80120aa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80120ae:	d8f4      	bhi.n	801209a <_realloc_r+0x1e>
 80120b0:	4629      	mov	r1, r5
 80120b2:	4640      	mov	r0, r8
 80120b4:	f7fe ffaa 	bl	801100c <_malloc_r>
 80120b8:	4607      	mov	r7, r0
 80120ba:	2800      	cmp	r0, #0
 80120bc:	d0ec      	beq.n	8012098 <_realloc_r+0x1c>
 80120be:	42b5      	cmp	r5, r6
 80120c0:	462a      	mov	r2, r5
 80120c2:	4621      	mov	r1, r4
 80120c4:	bf28      	it	cs
 80120c6:	4632      	movcs	r2, r6
 80120c8:	f7fd fd87 	bl	800fbda <memcpy>
 80120cc:	4621      	mov	r1, r4
 80120ce:	4640      	mov	r0, r8
 80120d0:	f7fe fbee 	bl	80108b0 <_free_r>
 80120d4:	463c      	mov	r4, r7
 80120d6:	e7e0      	b.n	801209a <_realloc_r+0x1e>

080120d8 <fiprintf>:
 80120d8:	b40e      	push	{r1, r2, r3}
 80120da:	b503      	push	{r0, r1, lr}
 80120dc:	4601      	mov	r1, r0
 80120de:	ab03      	add	r3, sp, #12
 80120e0:	4805      	ldr	r0, [pc, #20]	@ (80120f8 <fiprintf+0x20>)
 80120e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80120e6:	6800      	ldr	r0, [r0, #0]
 80120e8:	9301      	str	r3, [sp, #4]
 80120ea:	f000 f83f 	bl	801216c <_vfiprintf_r>
 80120ee:	b002      	add	sp, #8
 80120f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80120f4:	b003      	add	sp, #12
 80120f6:	4770      	bx	lr
 80120f8:	2000022c 	.word	0x2000022c

080120fc <abort>:
 80120fc:	b508      	push	{r3, lr}
 80120fe:	2006      	movs	r0, #6
 8012100:	f000 fa08 	bl	8012514 <raise>
 8012104:	2001      	movs	r0, #1
 8012106:	f7ef fec7 	bl	8001e98 <_exit>

0801210a <_malloc_usable_size_r>:
 801210a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801210e:	1f18      	subs	r0, r3, #4
 8012110:	2b00      	cmp	r3, #0
 8012112:	bfbc      	itt	lt
 8012114:	580b      	ldrlt	r3, [r1, r0]
 8012116:	18c0      	addlt	r0, r0, r3
 8012118:	4770      	bx	lr

0801211a <__sfputc_r>:
 801211a:	6893      	ldr	r3, [r2, #8]
 801211c:	3b01      	subs	r3, #1
 801211e:	2b00      	cmp	r3, #0
 8012120:	b410      	push	{r4}
 8012122:	6093      	str	r3, [r2, #8]
 8012124:	da08      	bge.n	8012138 <__sfputc_r+0x1e>
 8012126:	6994      	ldr	r4, [r2, #24]
 8012128:	42a3      	cmp	r3, r4
 801212a:	db01      	blt.n	8012130 <__sfputc_r+0x16>
 801212c:	290a      	cmp	r1, #10
 801212e:	d103      	bne.n	8012138 <__sfputc_r+0x1e>
 8012130:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012134:	f000 b932 	b.w	801239c <__swbuf_r>
 8012138:	6813      	ldr	r3, [r2, #0]
 801213a:	1c58      	adds	r0, r3, #1
 801213c:	6010      	str	r0, [r2, #0]
 801213e:	7019      	strb	r1, [r3, #0]
 8012140:	4608      	mov	r0, r1
 8012142:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012146:	4770      	bx	lr

08012148 <__sfputs_r>:
 8012148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801214a:	4606      	mov	r6, r0
 801214c:	460f      	mov	r7, r1
 801214e:	4614      	mov	r4, r2
 8012150:	18d5      	adds	r5, r2, r3
 8012152:	42ac      	cmp	r4, r5
 8012154:	d101      	bne.n	801215a <__sfputs_r+0x12>
 8012156:	2000      	movs	r0, #0
 8012158:	e007      	b.n	801216a <__sfputs_r+0x22>
 801215a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801215e:	463a      	mov	r2, r7
 8012160:	4630      	mov	r0, r6
 8012162:	f7ff ffda 	bl	801211a <__sfputc_r>
 8012166:	1c43      	adds	r3, r0, #1
 8012168:	d1f3      	bne.n	8012152 <__sfputs_r+0xa>
 801216a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801216c <_vfiprintf_r>:
 801216c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012170:	460d      	mov	r5, r1
 8012172:	b09d      	sub	sp, #116	@ 0x74
 8012174:	4614      	mov	r4, r2
 8012176:	4698      	mov	r8, r3
 8012178:	4606      	mov	r6, r0
 801217a:	b118      	cbz	r0, 8012184 <_vfiprintf_r+0x18>
 801217c:	6a03      	ldr	r3, [r0, #32]
 801217e:	b90b      	cbnz	r3, 8012184 <_vfiprintf_r+0x18>
 8012180:	f7fd fbe0 	bl	800f944 <__sinit>
 8012184:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012186:	07d9      	lsls	r1, r3, #31
 8012188:	d405      	bmi.n	8012196 <_vfiprintf_r+0x2a>
 801218a:	89ab      	ldrh	r3, [r5, #12]
 801218c:	059a      	lsls	r2, r3, #22
 801218e:	d402      	bmi.n	8012196 <_vfiprintf_r+0x2a>
 8012190:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012192:	f7fd fd20 	bl	800fbd6 <__retarget_lock_acquire_recursive>
 8012196:	89ab      	ldrh	r3, [r5, #12]
 8012198:	071b      	lsls	r3, r3, #28
 801219a:	d501      	bpl.n	80121a0 <_vfiprintf_r+0x34>
 801219c:	692b      	ldr	r3, [r5, #16]
 801219e:	b99b      	cbnz	r3, 80121c8 <_vfiprintf_r+0x5c>
 80121a0:	4629      	mov	r1, r5
 80121a2:	4630      	mov	r0, r6
 80121a4:	f000 f938 	bl	8012418 <__swsetup_r>
 80121a8:	b170      	cbz	r0, 80121c8 <_vfiprintf_r+0x5c>
 80121aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80121ac:	07dc      	lsls	r4, r3, #31
 80121ae:	d504      	bpl.n	80121ba <_vfiprintf_r+0x4e>
 80121b0:	f04f 30ff 	mov.w	r0, #4294967295
 80121b4:	b01d      	add	sp, #116	@ 0x74
 80121b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121ba:	89ab      	ldrh	r3, [r5, #12]
 80121bc:	0598      	lsls	r0, r3, #22
 80121be:	d4f7      	bmi.n	80121b0 <_vfiprintf_r+0x44>
 80121c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80121c2:	f7fd fd09 	bl	800fbd8 <__retarget_lock_release_recursive>
 80121c6:	e7f3      	b.n	80121b0 <_vfiprintf_r+0x44>
 80121c8:	2300      	movs	r3, #0
 80121ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80121cc:	2320      	movs	r3, #32
 80121ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80121d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80121d6:	2330      	movs	r3, #48	@ 0x30
 80121d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012388 <_vfiprintf_r+0x21c>
 80121dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80121e0:	f04f 0901 	mov.w	r9, #1
 80121e4:	4623      	mov	r3, r4
 80121e6:	469a      	mov	sl, r3
 80121e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121ec:	b10a      	cbz	r2, 80121f2 <_vfiprintf_r+0x86>
 80121ee:	2a25      	cmp	r2, #37	@ 0x25
 80121f0:	d1f9      	bne.n	80121e6 <_vfiprintf_r+0x7a>
 80121f2:	ebba 0b04 	subs.w	fp, sl, r4
 80121f6:	d00b      	beq.n	8012210 <_vfiprintf_r+0xa4>
 80121f8:	465b      	mov	r3, fp
 80121fa:	4622      	mov	r2, r4
 80121fc:	4629      	mov	r1, r5
 80121fe:	4630      	mov	r0, r6
 8012200:	f7ff ffa2 	bl	8012148 <__sfputs_r>
 8012204:	3001      	adds	r0, #1
 8012206:	f000 80a7 	beq.w	8012358 <_vfiprintf_r+0x1ec>
 801220a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801220c:	445a      	add	r2, fp
 801220e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012210:	f89a 3000 	ldrb.w	r3, [sl]
 8012214:	2b00      	cmp	r3, #0
 8012216:	f000 809f 	beq.w	8012358 <_vfiprintf_r+0x1ec>
 801221a:	2300      	movs	r3, #0
 801221c:	f04f 32ff 	mov.w	r2, #4294967295
 8012220:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012224:	f10a 0a01 	add.w	sl, sl, #1
 8012228:	9304      	str	r3, [sp, #16]
 801222a:	9307      	str	r3, [sp, #28]
 801222c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012230:	931a      	str	r3, [sp, #104]	@ 0x68
 8012232:	4654      	mov	r4, sl
 8012234:	2205      	movs	r2, #5
 8012236:	f814 1b01 	ldrb.w	r1, [r4], #1
 801223a:	4853      	ldr	r0, [pc, #332]	@ (8012388 <_vfiprintf_r+0x21c>)
 801223c:	f7ed fff0 	bl	8000220 <memchr>
 8012240:	9a04      	ldr	r2, [sp, #16]
 8012242:	b9d8      	cbnz	r0, 801227c <_vfiprintf_r+0x110>
 8012244:	06d1      	lsls	r1, r2, #27
 8012246:	bf44      	itt	mi
 8012248:	2320      	movmi	r3, #32
 801224a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801224e:	0713      	lsls	r3, r2, #28
 8012250:	bf44      	itt	mi
 8012252:	232b      	movmi	r3, #43	@ 0x2b
 8012254:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012258:	f89a 3000 	ldrb.w	r3, [sl]
 801225c:	2b2a      	cmp	r3, #42	@ 0x2a
 801225e:	d015      	beq.n	801228c <_vfiprintf_r+0x120>
 8012260:	9a07      	ldr	r2, [sp, #28]
 8012262:	4654      	mov	r4, sl
 8012264:	2000      	movs	r0, #0
 8012266:	f04f 0c0a 	mov.w	ip, #10
 801226a:	4621      	mov	r1, r4
 801226c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012270:	3b30      	subs	r3, #48	@ 0x30
 8012272:	2b09      	cmp	r3, #9
 8012274:	d94b      	bls.n	801230e <_vfiprintf_r+0x1a2>
 8012276:	b1b0      	cbz	r0, 80122a6 <_vfiprintf_r+0x13a>
 8012278:	9207      	str	r2, [sp, #28]
 801227a:	e014      	b.n	80122a6 <_vfiprintf_r+0x13a>
 801227c:	eba0 0308 	sub.w	r3, r0, r8
 8012280:	fa09 f303 	lsl.w	r3, r9, r3
 8012284:	4313      	orrs	r3, r2
 8012286:	9304      	str	r3, [sp, #16]
 8012288:	46a2      	mov	sl, r4
 801228a:	e7d2      	b.n	8012232 <_vfiprintf_r+0xc6>
 801228c:	9b03      	ldr	r3, [sp, #12]
 801228e:	1d19      	adds	r1, r3, #4
 8012290:	681b      	ldr	r3, [r3, #0]
 8012292:	9103      	str	r1, [sp, #12]
 8012294:	2b00      	cmp	r3, #0
 8012296:	bfbb      	ittet	lt
 8012298:	425b      	neglt	r3, r3
 801229a:	f042 0202 	orrlt.w	r2, r2, #2
 801229e:	9307      	strge	r3, [sp, #28]
 80122a0:	9307      	strlt	r3, [sp, #28]
 80122a2:	bfb8      	it	lt
 80122a4:	9204      	strlt	r2, [sp, #16]
 80122a6:	7823      	ldrb	r3, [r4, #0]
 80122a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80122aa:	d10a      	bne.n	80122c2 <_vfiprintf_r+0x156>
 80122ac:	7863      	ldrb	r3, [r4, #1]
 80122ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80122b0:	d132      	bne.n	8012318 <_vfiprintf_r+0x1ac>
 80122b2:	9b03      	ldr	r3, [sp, #12]
 80122b4:	1d1a      	adds	r2, r3, #4
 80122b6:	681b      	ldr	r3, [r3, #0]
 80122b8:	9203      	str	r2, [sp, #12]
 80122ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80122be:	3402      	adds	r4, #2
 80122c0:	9305      	str	r3, [sp, #20]
 80122c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012398 <_vfiprintf_r+0x22c>
 80122c6:	7821      	ldrb	r1, [r4, #0]
 80122c8:	2203      	movs	r2, #3
 80122ca:	4650      	mov	r0, sl
 80122cc:	f7ed ffa8 	bl	8000220 <memchr>
 80122d0:	b138      	cbz	r0, 80122e2 <_vfiprintf_r+0x176>
 80122d2:	9b04      	ldr	r3, [sp, #16]
 80122d4:	eba0 000a 	sub.w	r0, r0, sl
 80122d8:	2240      	movs	r2, #64	@ 0x40
 80122da:	4082      	lsls	r2, r0
 80122dc:	4313      	orrs	r3, r2
 80122de:	3401      	adds	r4, #1
 80122e0:	9304      	str	r3, [sp, #16]
 80122e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122e6:	4829      	ldr	r0, [pc, #164]	@ (801238c <_vfiprintf_r+0x220>)
 80122e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80122ec:	2206      	movs	r2, #6
 80122ee:	f7ed ff97 	bl	8000220 <memchr>
 80122f2:	2800      	cmp	r0, #0
 80122f4:	d03f      	beq.n	8012376 <_vfiprintf_r+0x20a>
 80122f6:	4b26      	ldr	r3, [pc, #152]	@ (8012390 <_vfiprintf_r+0x224>)
 80122f8:	bb1b      	cbnz	r3, 8012342 <_vfiprintf_r+0x1d6>
 80122fa:	9b03      	ldr	r3, [sp, #12]
 80122fc:	3307      	adds	r3, #7
 80122fe:	f023 0307 	bic.w	r3, r3, #7
 8012302:	3308      	adds	r3, #8
 8012304:	9303      	str	r3, [sp, #12]
 8012306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012308:	443b      	add	r3, r7
 801230a:	9309      	str	r3, [sp, #36]	@ 0x24
 801230c:	e76a      	b.n	80121e4 <_vfiprintf_r+0x78>
 801230e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012312:	460c      	mov	r4, r1
 8012314:	2001      	movs	r0, #1
 8012316:	e7a8      	b.n	801226a <_vfiprintf_r+0xfe>
 8012318:	2300      	movs	r3, #0
 801231a:	3401      	adds	r4, #1
 801231c:	9305      	str	r3, [sp, #20]
 801231e:	4619      	mov	r1, r3
 8012320:	f04f 0c0a 	mov.w	ip, #10
 8012324:	4620      	mov	r0, r4
 8012326:	f810 2b01 	ldrb.w	r2, [r0], #1
 801232a:	3a30      	subs	r2, #48	@ 0x30
 801232c:	2a09      	cmp	r2, #9
 801232e:	d903      	bls.n	8012338 <_vfiprintf_r+0x1cc>
 8012330:	2b00      	cmp	r3, #0
 8012332:	d0c6      	beq.n	80122c2 <_vfiprintf_r+0x156>
 8012334:	9105      	str	r1, [sp, #20]
 8012336:	e7c4      	b.n	80122c2 <_vfiprintf_r+0x156>
 8012338:	fb0c 2101 	mla	r1, ip, r1, r2
 801233c:	4604      	mov	r4, r0
 801233e:	2301      	movs	r3, #1
 8012340:	e7f0      	b.n	8012324 <_vfiprintf_r+0x1b8>
 8012342:	ab03      	add	r3, sp, #12
 8012344:	9300      	str	r3, [sp, #0]
 8012346:	462a      	mov	r2, r5
 8012348:	4b12      	ldr	r3, [pc, #72]	@ (8012394 <_vfiprintf_r+0x228>)
 801234a:	a904      	add	r1, sp, #16
 801234c:	4630      	mov	r0, r6
 801234e:	f7fc fca1 	bl	800ec94 <_printf_float>
 8012352:	4607      	mov	r7, r0
 8012354:	1c78      	adds	r0, r7, #1
 8012356:	d1d6      	bne.n	8012306 <_vfiprintf_r+0x19a>
 8012358:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801235a:	07d9      	lsls	r1, r3, #31
 801235c:	d405      	bmi.n	801236a <_vfiprintf_r+0x1fe>
 801235e:	89ab      	ldrh	r3, [r5, #12]
 8012360:	059a      	lsls	r2, r3, #22
 8012362:	d402      	bmi.n	801236a <_vfiprintf_r+0x1fe>
 8012364:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012366:	f7fd fc37 	bl	800fbd8 <__retarget_lock_release_recursive>
 801236a:	89ab      	ldrh	r3, [r5, #12]
 801236c:	065b      	lsls	r3, r3, #25
 801236e:	f53f af1f 	bmi.w	80121b0 <_vfiprintf_r+0x44>
 8012372:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012374:	e71e      	b.n	80121b4 <_vfiprintf_r+0x48>
 8012376:	ab03      	add	r3, sp, #12
 8012378:	9300      	str	r3, [sp, #0]
 801237a:	462a      	mov	r2, r5
 801237c:	4b05      	ldr	r3, [pc, #20]	@ (8012394 <_vfiprintf_r+0x228>)
 801237e:	a904      	add	r1, sp, #16
 8012380:	4630      	mov	r0, r6
 8012382:	f7fc ff1f 	bl	800f1c4 <_printf_i>
 8012386:	e7e4      	b.n	8012352 <_vfiprintf_r+0x1e6>
 8012388:	08012e19 	.word	0x08012e19
 801238c:	08012e23 	.word	0x08012e23
 8012390:	0800ec95 	.word	0x0800ec95
 8012394:	08012149 	.word	0x08012149
 8012398:	08012e1f 	.word	0x08012e1f

0801239c <__swbuf_r>:
 801239c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801239e:	460e      	mov	r6, r1
 80123a0:	4614      	mov	r4, r2
 80123a2:	4605      	mov	r5, r0
 80123a4:	b118      	cbz	r0, 80123ae <__swbuf_r+0x12>
 80123a6:	6a03      	ldr	r3, [r0, #32]
 80123a8:	b90b      	cbnz	r3, 80123ae <__swbuf_r+0x12>
 80123aa:	f7fd facb 	bl	800f944 <__sinit>
 80123ae:	69a3      	ldr	r3, [r4, #24]
 80123b0:	60a3      	str	r3, [r4, #8]
 80123b2:	89a3      	ldrh	r3, [r4, #12]
 80123b4:	071a      	lsls	r2, r3, #28
 80123b6:	d501      	bpl.n	80123bc <__swbuf_r+0x20>
 80123b8:	6923      	ldr	r3, [r4, #16]
 80123ba:	b943      	cbnz	r3, 80123ce <__swbuf_r+0x32>
 80123bc:	4621      	mov	r1, r4
 80123be:	4628      	mov	r0, r5
 80123c0:	f000 f82a 	bl	8012418 <__swsetup_r>
 80123c4:	b118      	cbz	r0, 80123ce <__swbuf_r+0x32>
 80123c6:	f04f 37ff 	mov.w	r7, #4294967295
 80123ca:	4638      	mov	r0, r7
 80123cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80123ce:	6823      	ldr	r3, [r4, #0]
 80123d0:	6922      	ldr	r2, [r4, #16]
 80123d2:	1a98      	subs	r0, r3, r2
 80123d4:	6963      	ldr	r3, [r4, #20]
 80123d6:	b2f6      	uxtb	r6, r6
 80123d8:	4283      	cmp	r3, r0
 80123da:	4637      	mov	r7, r6
 80123dc:	dc05      	bgt.n	80123ea <__swbuf_r+0x4e>
 80123de:	4621      	mov	r1, r4
 80123e0:	4628      	mov	r0, r5
 80123e2:	f7ff fdc7 	bl	8011f74 <_fflush_r>
 80123e6:	2800      	cmp	r0, #0
 80123e8:	d1ed      	bne.n	80123c6 <__swbuf_r+0x2a>
 80123ea:	68a3      	ldr	r3, [r4, #8]
 80123ec:	3b01      	subs	r3, #1
 80123ee:	60a3      	str	r3, [r4, #8]
 80123f0:	6823      	ldr	r3, [r4, #0]
 80123f2:	1c5a      	adds	r2, r3, #1
 80123f4:	6022      	str	r2, [r4, #0]
 80123f6:	701e      	strb	r6, [r3, #0]
 80123f8:	6962      	ldr	r2, [r4, #20]
 80123fa:	1c43      	adds	r3, r0, #1
 80123fc:	429a      	cmp	r2, r3
 80123fe:	d004      	beq.n	801240a <__swbuf_r+0x6e>
 8012400:	89a3      	ldrh	r3, [r4, #12]
 8012402:	07db      	lsls	r3, r3, #31
 8012404:	d5e1      	bpl.n	80123ca <__swbuf_r+0x2e>
 8012406:	2e0a      	cmp	r6, #10
 8012408:	d1df      	bne.n	80123ca <__swbuf_r+0x2e>
 801240a:	4621      	mov	r1, r4
 801240c:	4628      	mov	r0, r5
 801240e:	f7ff fdb1 	bl	8011f74 <_fflush_r>
 8012412:	2800      	cmp	r0, #0
 8012414:	d0d9      	beq.n	80123ca <__swbuf_r+0x2e>
 8012416:	e7d6      	b.n	80123c6 <__swbuf_r+0x2a>

08012418 <__swsetup_r>:
 8012418:	b538      	push	{r3, r4, r5, lr}
 801241a:	4b29      	ldr	r3, [pc, #164]	@ (80124c0 <__swsetup_r+0xa8>)
 801241c:	4605      	mov	r5, r0
 801241e:	6818      	ldr	r0, [r3, #0]
 8012420:	460c      	mov	r4, r1
 8012422:	b118      	cbz	r0, 801242c <__swsetup_r+0x14>
 8012424:	6a03      	ldr	r3, [r0, #32]
 8012426:	b90b      	cbnz	r3, 801242c <__swsetup_r+0x14>
 8012428:	f7fd fa8c 	bl	800f944 <__sinit>
 801242c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012430:	0719      	lsls	r1, r3, #28
 8012432:	d422      	bmi.n	801247a <__swsetup_r+0x62>
 8012434:	06da      	lsls	r2, r3, #27
 8012436:	d407      	bmi.n	8012448 <__swsetup_r+0x30>
 8012438:	2209      	movs	r2, #9
 801243a:	602a      	str	r2, [r5, #0]
 801243c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012440:	81a3      	strh	r3, [r4, #12]
 8012442:	f04f 30ff 	mov.w	r0, #4294967295
 8012446:	e033      	b.n	80124b0 <__swsetup_r+0x98>
 8012448:	0758      	lsls	r0, r3, #29
 801244a:	d512      	bpl.n	8012472 <__swsetup_r+0x5a>
 801244c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801244e:	b141      	cbz	r1, 8012462 <__swsetup_r+0x4a>
 8012450:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012454:	4299      	cmp	r1, r3
 8012456:	d002      	beq.n	801245e <__swsetup_r+0x46>
 8012458:	4628      	mov	r0, r5
 801245a:	f7fe fa29 	bl	80108b0 <_free_r>
 801245e:	2300      	movs	r3, #0
 8012460:	6363      	str	r3, [r4, #52]	@ 0x34
 8012462:	89a3      	ldrh	r3, [r4, #12]
 8012464:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012468:	81a3      	strh	r3, [r4, #12]
 801246a:	2300      	movs	r3, #0
 801246c:	6063      	str	r3, [r4, #4]
 801246e:	6923      	ldr	r3, [r4, #16]
 8012470:	6023      	str	r3, [r4, #0]
 8012472:	89a3      	ldrh	r3, [r4, #12]
 8012474:	f043 0308 	orr.w	r3, r3, #8
 8012478:	81a3      	strh	r3, [r4, #12]
 801247a:	6923      	ldr	r3, [r4, #16]
 801247c:	b94b      	cbnz	r3, 8012492 <__swsetup_r+0x7a>
 801247e:	89a3      	ldrh	r3, [r4, #12]
 8012480:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012488:	d003      	beq.n	8012492 <__swsetup_r+0x7a>
 801248a:	4621      	mov	r1, r4
 801248c:	4628      	mov	r0, r5
 801248e:	f000 f883 	bl	8012598 <__smakebuf_r>
 8012492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012496:	f013 0201 	ands.w	r2, r3, #1
 801249a:	d00a      	beq.n	80124b2 <__swsetup_r+0x9a>
 801249c:	2200      	movs	r2, #0
 801249e:	60a2      	str	r2, [r4, #8]
 80124a0:	6962      	ldr	r2, [r4, #20]
 80124a2:	4252      	negs	r2, r2
 80124a4:	61a2      	str	r2, [r4, #24]
 80124a6:	6922      	ldr	r2, [r4, #16]
 80124a8:	b942      	cbnz	r2, 80124bc <__swsetup_r+0xa4>
 80124aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80124ae:	d1c5      	bne.n	801243c <__swsetup_r+0x24>
 80124b0:	bd38      	pop	{r3, r4, r5, pc}
 80124b2:	0799      	lsls	r1, r3, #30
 80124b4:	bf58      	it	pl
 80124b6:	6962      	ldrpl	r2, [r4, #20]
 80124b8:	60a2      	str	r2, [r4, #8]
 80124ba:	e7f4      	b.n	80124a6 <__swsetup_r+0x8e>
 80124bc:	2000      	movs	r0, #0
 80124be:	e7f7      	b.n	80124b0 <__swsetup_r+0x98>
 80124c0:	2000022c 	.word	0x2000022c

080124c4 <_raise_r>:
 80124c4:	291f      	cmp	r1, #31
 80124c6:	b538      	push	{r3, r4, r5, lr}
 80124c8:	4605      	mov	r5, r0
 80124ca:	460c      	mov	r4, r1
 80124cc:	d904      	bls.n	80124d8 <_raise_r+0x14>
 80124ce:	2316      	movs	r3, #22
 80124d0:	6003      	str	r3, [r0, #0]
 80124d2:	f04f 30ff 	mov.w	r0, #4294967295
 80124d6:	bd38      	pop	{r3, r4, r5, pc}
 80124d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80124da:	b112      	cbz	r2, 80124e2 <_raise_r+0x1e>
 80124dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80124e0:	b94b      	cbnz	r3, 80124f6 <_raise_r+0x32>
 80124e2:	4628      	mov	r0, r5
 80124e4:	f000 f830 	bl	8012548 <_getpid_r>
 80124e8:	4622      	mov	r2, r4
 80124ea:	4601      	mov	r1, r0
 80124ec:	4628      	mov	r0, r5
 80124ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80124f2:	f000 b817 	b.w	8012524 <_kill_r>
 80124f6:	2b01      	cmp	r3, #1
 80124f8:	d00a      	beq.n	8012510 <_raise_r+0x4c>
 80124fa:	1c59      	adds	r1, r3, #1
 80124fc:	d103      	bne.n	8012506 <_raise_r+0x42>
 80124fe:	2316      	movs	r3, #22
 8012500:	6003      	str	r3, [r0, #0]
 8012502:	2001      	movs	r0, #1
 8012504:	e7e7      	b.n	80124d6 <_raise_r+0x12>
 8012506:	2100      	movs	r1, #0
 8012508:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801250c:	4620      	mov	r0, r4
 801250e:	4798      	blx	r3
 8012510:	2000      	movs	r0, #0
 8012512:	e7e0      	b.n	80124d6 <_raise_r+0x12>

08012514 <raise>:
 8012514:	4b02      	ldr	r3, [pc, #8]	@ (8012520 <raise+0xc>)
 8012516:	4601      	mov	r1, r0
 8012518:	6818      	ldr	r0, [r3, #0]
 801251a:	f7ff bfd3 	b.w	80124c4 <_raise_r>
 801251e:	bf00      	nop
 8012520:	2000022c 	.word	0x2000022c

08012524 <_kill_r>:
 8012524:	b538      	push	{r3, r4, r5, lr}
 8012526:	4d07      	ldr	r5, [pc, #28]	@ (8012544 <_kill_r+0x20>)
 8012528:	2300      	movs	r3, #0
 801252a:	4604      	mov	r4, r0
 801252c:	4608      	mov	r0, r1
 801252e:	4611      	mov	r1, r2
 8012530:	602b      	str	r3, [r5, #0]
 8012532:	f7ef fca1 	bl	8001e78 <_kill>
 8012536:	1c43      	adds	r3, r0, #1
 8012538:	d102      	bne.n	8012540 <_kill_r+0x1c>
 801253a:	682b      	ldr	r3, [r5, #0]
 801253c:	b103      	cbz	r3, 8012540 <_kill_r+0x1c>
 801253e:	6023      	str	r3, [r4, #0]
 8012540:	bd38      	pop	{r3, r4, r5, pc}
 8012542:	bf00      	nop
 8012544:	20000b04 	.word	0x20000b04

08012548 <_getpid_r>:
 8012548:	f7ef bc8e 	b.w	8001e68 <_getpid>

0801254c <__swhatbuf_r>:
 801254c:	b570      	push	{r4, r5, r6, lr}
 801254e:	460c      	mov	r4, r1
 8012550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012554:	2900      	cmp	r1, #0
 8012556:	b096      	sub	sp, #88	@ 0x58
 8012558:	4615      	mov	r5, r2
 801255a:	461e      	mov	r6, r3
 801255c:	da0d      	bge.n	801257a <__swhatbuf_r+0x2e>
 801255e:	89a3      	ldrh	r3, [r4, #12]
 8012560:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012564:	f04f 0100 	mov.w	r1, #0
 8012568:	bf14      	ite	ne
 801256a:	2340      	movne	r3, #64	@ 0x40
 801256c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012570:	2000      	movs	r0, #0
 8012572:	6031      	str	r1, [r6, #0]
 8012574:	602b      	str	r3, [r5, #0]
 8012576:	b016      	add	sp, #88	@ 0x58
 8012578:	bd70      	pop	{r4, r5, r6, pc}
 801257a:	466a      	mov	r2, sp
 801257c:	f000 f848 	bl	8012610 <_fstat_r>
 8012580:	2800      	cmp	r0, #0
 8012582:	dbec      	blt.n	801255e <__swhatbuf_r+0x12>
 8012584:	9901      	ldr	r1, [sp, #4]
 8012586:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801258a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801258e:	4259      	negs	r1, r3
 8012590:	4159      	adcs	r1, r3
 8012592:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012596:	e7eb      	b.n	8012570 <__swhatbuf_r+0x24>

08012598 <__smakebuf_r>:
 8012598:	898b      	ldrh	r3, [r1, #12]
 801259a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801259c:	079d      	lsls	r5, r3, #30
 801259e:	4606      	mov	r6, r0
 80125a0:	460c      	mov	r4, r1
 80125a2:	d507      	bpl.n	80125b4 <__smakebuf_r+0x1c>
 80125a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80125a8:	6023      	str	r3, [r4, #0]
 80125aa:	6123      	str	r3, [r4, #16]
 80125ac:	2301      	movs	r3, #1
 80125ae:	6163      	str	r3, [r4, #20]
 80125b0:	b003      	add	sp, #12
 80125b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80125b4:	ab01      	add	r3, sp, #4
 80125b6:	466a      	mov	r2, sp
 80125b8:	f7ff ffc8 	bl	801254c <__swhatbuf_r>
 80125bc:	9f00      	ldr	r7, [sp, #0]
 80125be:	4605      	mov	r5, r0
 80125c0:	4639      	mov	r1, r7
 80125c2:	4630      	mov	r0, r6
 80125c4:	f7fe fd22 	bl	801100c <_malloc_r>
 80125c8:	b948      	cbnz	r0, 80125de <__smakebuf_r+0x46>
 80125ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125ce:	059a      	lsls	r2, r3, #22
 80125d0:	d4ee      	bmi.n	80125b0 <__smakebuf_r+0x18>
 80125d2:	f023 0303 	bic.w	r3, r3, #3
 80125d6:	f043 0302 	orr.w	r3, r3, #2
 80125da:	81a3      	strh	r3, [r4, #12]
 80125dc:	e7e2      	b.n	80125a4 <__smakebuf_r+0xc>
 80125de:	89a3      	ldrh	r3, [r4, #12]
 80125e0:	6020      	str	r0, [r4, #0]
 80125e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80125e6:	81a3      	strh	r3, [r4, #12]
 80125e8:	9b01      	ldr	r3, [sp, #4]
 80125ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80125ee:	b15b      	cbz	r3, 8012608 <__smakebuf_r+0x70>
 80125f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125f4:	4630      	mov	r0, r6
 80125f6:	f000 f81d 	bl	8012634 <_isatty_r>
 80125fa:	b128      	cbz	r0, 8012608 <__smakebuf_r+0x70>
 80125fc:	89a3      	ldrh	r3, [r4, #12]
 80125fe:	f023 0303 	bic.w	r3, r3, #3
 8012602:	f043 0301 	orr.w	r3, r3, #1
 8012606:	81a3      	strh	r3, [r4, #12]
 8012608:	89a3      	ldrh	r3, [r4, #12]
 801260a:	431d      	orrs	r5, r3
 801260c:	81a5      	strh	r5, [r4, #12]
 801260e:	e7cf      	b.n	80125b0 <__smakebuf_r+0x18>

08012610 <_fstat_r>:
 8012610:	b538      	push	{r3, r4, r5, lr}
 8012612:	4d07      	ldr	r5, [pc, #28]	@ (8012630 <_fstat_r+0x20>)
 8012614:	2300      	movs	r3, #0
 8012616:	4604      	mov	r4, r0
 8012618:	4608      	mov	r0, r1
 801261a:	4611      	mov	r1, r2
 801261c:	602b      	str	r3, [r5, #0]
 801261e:	f7ef fc8b 	bl	8001f38 <_fstat>
 8012622:	1c43      	adds	r3, r0, #1
 8012624:	d102      	bne.n	801262c <_fstat_r+0x1c>
 8012626:	682b      	ldr	r3, [r5, #0]
 8012628:	b103      	cbz	r3, 801262c <_fstat_r+0x1c>
 801262a:	6023      	str	r3, [r4, #0]
 801262c:	bd38      	pop	{r3, r4, r5, pc}
 801262e:	bf00      	nop
 8012630:	20000b04 	.word	0x20000b04

08012634 <_isatty_r>:
 8012634:	b538      	push	{r3, r4, r5, lr}
 8012636:	4d06      	ldr	r5, [pc, #24]	@ (8012650 <_isatty_r+0x1c>)
 8012638:	2300      	movs	r3, #0
 801263a:	4604      	mov	r4, r0
 801263c:	4608      	mov	r0, r1
 801263e:	602b      	str	r3, [r5, #0]
 8012640:	f7ef fc8a 	bl	8001f58 <_isatty>
 8012644:	1c43      	adds	r3, r0, #1
 8012646:	d102      	bne.n	801264e <_isatty_r+0x1a>
 8012648:	682b      	ldr	r3, [r5, #0]
 801264a:	b103      	cbz	r3, 801264e <_isatty_r+0x1a>
 801264c:	6023      	str	r3, [r4, #0]
 801264e:	bd38      	pop	{r3, r4, r5, pc}
 8012650:	20000b04 	.word	0x20000b04

08012654 <fmod>:
 8012654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012656:	ed2d 8b02 	vpush	{d8}
 801265a:	ec57 6b10 	vmov	r6, r7, d0
 801265e:	ec55 4b11 	vmov	r4, r5, d1
 8012662:	f000 f825 	bl	80126b0 <__ieee754_fmod>
 8012666:	4622      	mov	r2, r4
 8012668:	462b      	mov	r3, r5
 801266a:	4630      	mov	r0, r6
 801266c:	4639      	mov	r1, r7
 801266e:	eeb0 8a40 	vmov.f32	s16, s0
 8012672:	eef0 8a60 	vmov.f32	s17, s1
 8012676:	f7ee fa81 	bl	8000b7c <__aeabi_dcmpun>
 801267a:	b990      	cbnz	r0, 80126a2 <fmod+0x4e>
 801267c:	2200      	movs	r2, #0
 801267e:	2300      	movs	r3, #0
 8012680:	4620      	mov	r0, r4
 8012682:	4629      	mov	r1, r5
 8012684:	f7ee fa48 	bl	8000b18 <__aeabi_dcmpeq>
 8012688:	b158      	cbz	r0, 80126a2 <fmod+0x4e>
 801268a:	f7fd fa79 	bl	800fb80 <__errno>
 801268e:	2321      	movs	r3, #33	@ 0x21
 8012690:	6003      	str	r3, [r0, #0]
 8012692:	2200      	movs	r2, #0
 8012694:	2300      	movs	r3, #0
 8012696:	4610      	mov	r0, r2
 8012698:	4619      	mov	r1, r3
 801269a:	f7ee f8ff 	bl	800089c <__aeabi_ddiv>
 801269e:	ec41 0b18 	vmov	d8, r0, r1
 80126a2:	eeb0 0a48 	vmov.f32	s0, s16
 80126a6:	eef0 0a68 	vmov.f32	s1, s17
 80126aa:	ecbd 8b02 	vpop	{d8}
 80126ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080126b0 <__ieee754_fmod>:
 80126b0:	ec53 2b11 	vmov	r2, r3, d1
 80126b4:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 80126b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80126bc:	ea52 040c 	orrs.w	r4, r2, ip
 80126c0:	ec51 0b10 	vmov	r0, r1, d0
 80126c4:	461e      	mov	r6, r3
 80126c6:	4617      	mov	r7, r2
 80126c8:	4696      	mov	lr, r2
 80126ca:	d00c      	beq.n	80126e6 <__ieee754_fmod+0x36>
 80126cc:	4c77      	ldr	r4, [pc, #476]	@ (80128ac <__ieee754_fmod+0x1fc>)
 80126ce:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80126d2:	45a0      	cmp	r8, r4
 80126d4:	4689      	mov	r9, r1
 80126d6:	d806      	bhi.n	80126e6 <__ieee754_fmod+0x36>
 80126d8:	4254      	negs	r4, r2
 80126da:	4d75      	ldr	r5, [pc, #468]	@ (80128b0 <__ieee754_fmod+0x200>)
 80126dc:	4314      	orrs	r4, r2
 80126de:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 80126e2:	42ac      	cmp	r4, r5
 80126e4:	d909      	bls.n	80126fa <__ieee754_fmod+0x4a>
 80126e6:	f7ed ffaf 	bl	8000648 <__aeabi_dmul>
 80126ea:	4602      	mov	r2, r0
 80126ec:	460b      	mov	r3, r1
 80126ee:	f7ee f8d5 	bl	800089c <__aeabi_ddiv>
 80126f2:	ec41 0b10 	vmov	d0, r0, r1
 80126f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80126fa:	45e0      	cmp	r8, ip
 80126fc:	4682      	mov	sl, r0
 80126fe:	4604      	mov	r4, r0
 8012700:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8012704:	dc09      	bgt.n	801271a <__ieee754_fmod+0x6a>
 8012706:	dbf4      	blt.n	80126f2 <__ieee754_fmod+0x42>
 8012708:	4282      	cmp	r2, r0
 801270a:	d8f2      	bhi.n	80126f2 <__ieee754_fmod+0x42>
 801270c:	d105      	bne.n	801271a <__ieee754_fmod+0x6a>
 801270e:	4b69      	ldr	r3, [pc, #420]	@ (80128b4 <__ieee754_fmod+0x204>)
 8012710:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8012714:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012718:	e7eb      	b.n	80126f2 <__ieee754_fmod+0x42>
 801271a:	4a65      	ldr	r2, [pc, #404]	@ (80128b0 <__ieee754_fmod+0x200>)
 801271c:	ea19 0f02 	tst.w	r9, r2
 8012720:	d148      	bne.n	80127b4 <__ieee754_fmod+0x104>
 8012722:	f1b8 0f00 	cmp.w	r8, #0
 8012726:	d13d      	bne.n	80127a4 <__ieee754_fmod+0xf4>
 8012728:	4963      	ldr	r1, [pc, #396]	@ (80128b8 <__ieee754_fmod+0x208>)
 801272a:	4653      	mov	r3, sl
 801272c:	2b00      	cmp	r3, #0
 801272e:	dc36      	bgt.n	801279e <__ieee754_fmod+0xee>
 8012730:	4216      	tst	r6, r2
 8012732:	d14f      	bne.n	80127d4 <__ieee754_fmod+0x124>
 8012734:	f1bc 0f00 	cmp.w	ip, #0
 8012738:	d144      	bne.n	80127c4 <__ieee754_fmod+0x114>
 801273a:	4a5f      	ldr	r2, [pc, #380]	@ (80128b8 <__ieee754_fmod+0x208>)
 801273c:	463b      	mov	r3, r7
 801273e:	2b00      	cmp	r3, #0
 8012740:	dc3d      	bgt.n	80127be <__ieee754_fmod+0x10e>
 8012742:	485e      	ldr	r0, [pc, #376]	@ (80128bc <__ieee754_fmod+0x20c>)
 8012744:	4281      	cmp	r1, r0
 8012746:	db4a      	blt.n	80127de <__ieee754_fmod+0x12e>
 8012748:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801274c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012750:	485a      	ldr	r0, [pc, #360]	@ (80128bc <__ieee754_fmod+0x20c>)
 8012752:	4282      	cmp	r2, r0
 8012754:	db57      	blt.n	8012806 <__ieee754_fmod+0x156>
 8012756:	f3c6 0613 	ubfx	r6, r6, #0, #20
 801275a:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 801275e:	1a89      	subs	r1, r1, r2
 8012760:	1b98      	subs	r0, r3, r6
 8012762:	eba4 070e 	sub.w	r7, r4, lr
 8012766:	2900      	cmp	r1, #0
 8012768:	d162      	bne.n	8012830 <__ieee754_fmod+0x180>
 801276a:	4574      	cmp	r4, lr
 801276c:	bf38      	it	cc
 801276e:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8012772:	2800      	cmp	r0, #0
 8012774:	bfa4      	itt	ge
 8012776:	463c      	movge	r4, r7
 8012778:	4603      	movge	r3, r0
 801277a:	ea53 0104 	orrs.w	r1, r3, r4
 801277e:	d0c6      	beq.n	801270e <__ieee754_fmod+0x5e>
 8012780:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012784:	db69      	blt.n	801285a <__ieee754_fmod+0x1aa>
 8012786:	494d      	ldr	r1, [pc, #308]	@ (80128bc <__ieee754_fmod+0x20c>)
 8012788:	428a      	cmp	r2, r1
 801278a:	db6c      	blt.n	8012866 <__ieee754_fmod+0x1b6>
 801278c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012790:	432b      	orrs	r3, r5
 8012792:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 8012796:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801279a:	4620      	mov	r0, r4
 801279c:	e7a9      	b.n	80126f2 <__ieee754_fmod+0x42>
 801279e:	3901      	subs	r1, #1
 80127a0:	005b      	lsls	r3, r3, #1
 80127a2:	e7c3      	b.n	801272c <__ieee754_fmod+0x7c>
 80127a4:	4945      	ldr	r1, [pc, #276]	@ (80128bc <__ieee754_fmod+0x20c>)
 80127a6:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	ddc0      	ble.n	8012730 <__ieee754_fmod+0x80>
 80127ae:	3901      	subs	r1, #1
 80127b0:	005b      	lsls	r3, r3, #1
 80127b2:	e7fa      	b.n	80127aa <__ieee754_fmod+0xfa>
 80127b4:	ea4f 5128 	mov.w	r1, r8, asr #20
 80127b8:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80127bc:	e7b8      	b.n	8012730 <__ieee754_fmod+0x80>
 80127be:	3a01      	subs	r2, #1
 80127c0:	005b      	lsls	r3, r3, #1
 80127c2:	e7bc      	b.n	801273e <__ieee754_fmod+0x8e>
 80127c4:	4a3d      	ldr	r2, [pc, #244]	@ (80128bc <__ieee754_fmod+0x20c>)
 80127c6:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	ddb9      	ble.n	8012742 <__ieee754_fmod+0x92>
 80127ce:	3a01      	subs	r2, #1
 80127d0:	005b      	lsls	r3, r3, #1
 80127d2:	e7fa      	b.n	80127ca <__ieee754_fmod+0x11a>
 80127d4:	ea4f 522c 	mov.w	r2, ip, asr #20
 80127d8:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80127dc:	e7b1      	b.n	8012742 <__ieee754_fmod+0x92>
 80127de:	1a40      	subs	r0, r0, r1
 80127e0:	281f      	cmp	r0, #31
 80127e2:	dc0a      	bgt.n	80127fa <__ieee754_fmod+0x14a>
 80127e4:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 80127e8:	fa08 f800 	lsl.w	r8, r8, r0
 80127ec:	fa2a f303 	lsr.w	r3, sl, r3
 80127f0:	ea43 0308 	orr.w	r3, r3, r8
 80127f4:	fa0a f400 	lsl.w	r4, sl, r0
 80127f8:	e7aa      	b.n	8012750 <__ieee754_fmod+0xa0>
 80127fa:	4b31      	ldr	r3, [pc, #196]	@ (80128c0 <__ieee754_fmod+0x210>)
 80127fc:	1a5b      	subs	r3, r3, r1
 80127fe:	fa0a f303 	lsl.w	r3, sl, r3
 8012802:	2400      	movs	r4, #0
 8012804:	e7a4      	b.n	8012750 <__ieee754_fmod+0xa0>
 8012806:	1a80      	subs	r0, r0, r2
 8012808:	281f      	cmp	r0, #31
 801280a:	dc0a      	bgt.n	8012822 <__ieee754_fmod+0x172>
 801280c:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 8012810:	fa0c fc00 	lsl.w	ip, ip, r0
 8012814:	fa27 f606 	lsr.w	r6, r7, r6
 8012818:	ea46 060c 	orr.w	r6, r6, ip
 801281c:	fa07 fe00 	lsl.w	lr, r7, r0
 8012820:	e79d      	b.n	801275e <__ieee754_fmod+0xae>
 8012822:	4e27      	ldr	r6, [pc, #156]	@ (80128c0 <__ieee754_fmod+0x210>)
 8012824:	1ab6      	subs	r6, r6, r2
 8012826:	fa07 f606 	lsl.w	r6, r7, r6
 801282a:	f04f 0e00 	mov.w	lr, #0
 801282e:	e796      	b.n	801275e <__ieee754_fmod+0xae>
 8012830:	4574      	cmp	r4, lr
 8012832:	bf38      	it	cc
 8012834:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8012838:	2800      	cmp	r0, #0
 801283a:	da05      	bge.n	8012848 <__ieee754_fmod+0x198>
 801283c:	0fe0      	lsrs	r0, r4, #31
 801283e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8012842:	0064      	lsls	r4, r4, #1
 8012844:	3901      	subs	r1, #1
 8012846:	e78b      	b.n	8012760 <__ieee754_fmod+0xb0>
 8012848:	ea50 0307 	orrs.w	r3, r0, r7
 801284c:	f43f af5f 	beq.w	801270e <__ieee754_fmod+0x5e>
 8012850:	0ffb      	lsrs	r3, r7, #31
 8012852:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8012856:	007c      	lsls	r4, r7, #1
 8012858:	e7f4      	b.n	8012844 <__ieee754_fmod+0x194>
 801285a:	0fe1      	lsrs	r1, r4, #31
 801285c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8012860:	0064      	lsls	r4, r4, #1
 8012862:	3a01      	subs	r2, #1
 8012864:	e78c      	b.n	8012780 <__ieee754_fmod+0xd0>
 8012866:	1a89      	subs	r1, r1, r2
 8012868:	2914      	cmp	r1, #20
 801286a:	dc0a      	bgt.n	8012882 <__ieee754_fmod+0x1d2>
 801286c:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8012870:	fa03 f202 	lsl.w	r2, r3, r2
 8012874:	40cc      	lsrs	r4, r1
 8012876:	4322      	orrs	r2, r4
 8012878:	410b      	asrs	r3, r1
 801287a:	ea43 0105 	orr.w	r1, r3, r5
 801287e:	4610      	mov	r0, r2
 8012880:	e737      	b.n	80126f2 <__ieee754_fmod+0x42>
 8012882:	291f      	cmp	r1, #31
 8012884:	dc07      	bgt.n	8012896 <__ieee754_fmod+0x1e6>
 8012886:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 801288a:	40cc      	lsrs	r4, r1
 801288c:	fa03 f202 	lsl.w	r2, r3, r2
 8012890:	4322      	orrs	r2, r4
 8012892:	462b      	mov	r3, r5
 8012894:	e7f1      	b.n	801287a <__ieee754_fmod+0x1ca>
 8012896:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 801289a:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 801289e:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 80128a2:	32e2      	adds	r2, #226	@ 0xe2
 80128a4:	fa43 f202 	asr.w	r2, r3, r2
 80128a8:	e7f3      	b.n	8012892 <__ieee754_fmod+0x1e2>
 80128aa:	bf00      	nop
 80128ac:	7fefffff 	.word	0x7fefffff
 80128b0:	7ff00000 	.word	0x7ff00000
 80128b4:	08012e68 	.word	0x08012e68
 80128b8:	fffffbed 	.word	0xfffffbed
 80128bc:	fffffc02 	.word	0xfffffc02
 80128c0:	fffffbe2 	.word	0xfffffbe2

080128c4 <_init>:
 80128c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128c6:	bf00      	nop
 80128c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80128ca:	bc08      	pop	{r3}
 80128cc:	469e      	mov	lr, r3
 80128ce:	4770      	bx	lr

080128d0 <_fini>:
 80128d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128d2:	bf00      	nop
 80128d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80128d6:	bc08      	pop	{r3}
 80128d8:	469e      	mov	lr, r3
 80128da:	4770      	bx	lr
