$date
	Tue May  3 20:45:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regfile_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module regfile_tb $end
$var reg 1 " write_en $end
$upscope $end
$enddefinitions $end
#500000
$dumpvars
1"
0!
$end
