
Hello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011574  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001780  08011708  08011708  00012708  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012e88  08012e88  000142a8  2**0
                  CONTENTS
  4 .ARM          00000008  08012e88  08012e88  00013e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012e90  08012e90  000142a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012e90  08012e90  00013e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012e94  08012e94  00013e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a8  20000000  08012e98  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000142a8  2**0
                  CONTENTS
 10 .bss          000008e4  200002a8  200002a8  000142a8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b8c  20000b8c  000142a8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000142a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018e1a  00000000  00000000  000142d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003afe  00000000  00000000  0002d0f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015a0  00000000  00000000  00030bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001105  00000000  00000000  00032190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026416  00000000  00000000  00033295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d8ab  00000000  00000000  000596ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d75d7  00000000  00000000  00076f56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014e52d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006e44  00000000  00000000  0014e570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001553b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002a8 	.word	0x200002a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080116ec 	.word	0x080116ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002ac 	.word	0x200002ac
 80001cc:	080116ec 	.word	0x080116ec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca6:	f000 b9d3 	b.w	8001050 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f84d 	bl	8000d58 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f840 	bl	8000d58 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f82f 	bl	8000d58 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f821 	bl	8000d58 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b988 	b.w	8001050 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	468e      	mov	lr, r1
 8000d60:	4604      	mov	r4, r0
 8000d62:	4688      	mov	r8, r1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d14a      	bne.n	8000dfe <__udivmoddi4+0xa6>
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	4617      	mov	r7, r2
 8000d6c:	d962      	bls.n	8000e34 <__udivmoddi4+0xdc>
 8000d6e:	fab2 f682 	clz	r6, r2
 8000d72:	b14e      	cbz	r6, 8000d88 <__udivmoddi4+0x30>
 8000d74:	f1c6 0320 	rsb	r3, r6, #32
 8000d78:	fa01 f806 	lsl.w	r8, r1, r6
 8000d7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d80:	40b7      	lsls	r7, r6
 8000d82:	ea43 0808 	orr.w	r8, r3, r8
 8000d86:	40b4      	lsls	r4, r6
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	fa1f fc87 	uxth.w	ip, r7
 8000d90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d94:	0c23      	lsrs	r3, r4, #16
 8000d96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0x62>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dac:	f080 80ea 	bcs.w	8000f84 <__udivmoddi4+0x22c>
 8000db0:	429a      	cmp	r2, r3
 8000db2:	f240 80e7 	bls.w	8000f84 <__udivmoddi4+0x22c>
 8000db6:	3902      	subs	r1, #2
 8000db8:	443b      	add	r3, r7
 8000dba:	1a9a      	subs	r2, r3, r2
 8000dbc:	b2a3      	uxth	r3, r4
 8000dbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dce:	459c      	cmp	ip, r3
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x8e>
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd8:	f080 80d6 	bcs.w	8000f88 <__udivmoddi4+0x230>
 8000ddc:	459c      	cmp	ip, r3
 8000dde:	f240 80d3 	bls.w	8000f88 <__udivmoddi4+0x230>
 8000de2:	443b      	add	r3, r7
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dea:	eba3 030c 	sub.w	r3, r3, ip
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa2>
 8000df2:	40f3      	lsrs	r3, r6
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xb6>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb0>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x14c>
 8000e16:	4573      	cmp	r3, lr
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xc8>
 8000e1a:	4282      	cmp	r2, r0
 8000e1c:	f200 8105 	bhi.w	800102a <__udivmoddi4+0x2d2>
 8000e20:	1a84      	subs	r4, r0, r2
 8000e22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	4690      	mov	r8, r2
 8000e2a:	2d00      	cmp	r5, #0
 8000e2c:	d0e5      	beq.n	8000dfa <__udivmoddi4+0xa2>
 8000e2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e32:	e7e2      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f000 8090 	beq.w	8000f5a <__udivmoddi4+0x202>
 8000e3a:	fab2 f682 	clz	r6, r2
 8000e3e:	2e00      	cmp	r6, #0
 8000e40:	f040 80a4 	bne.w	8000f8c <__udivmoddi4+0x234>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	0c03      	lsrs	r3, r0, #16
 8000e48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4c:	b280      	uxth	r0, r0
 8000e4e:	b2bc      	uxth	r4, r7
 8000e50:	2101      	movs	r1, #1
 8000e52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x11e>
 8000e66:	18fb      	adds	r3, r7, r3
 8000e68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e6c:	d202      	bcs.n	8000e74 <__udivmoddi4+0x11c>
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	f200 80e0 	bhi.w	8001034 <__udivmoddi4+0x2dc>
 8000e74:	46c4      	mov	ip, r8
 8000e76:	1a9b      	subs	r3, r3, r2
 8000e78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e84:	fb02 f404 	mul.w	r4, r2, r4
 8000e88:	429c      	cmp	r4, r3
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x144>
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x142>
 8000e94:	429c      	cmp	r4, r3
 8000e96:	f200 80ca 	bhi.w	800102e <__udivmoddi4+0x2d6>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	1b1b      	subs	r3, r3, r4
 8000e9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x98>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb4:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ebc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec6:	fa1f fc87 	uxth.w	ip, r7
 8000eca:	fbbe f0f9 	udiv	r0, lr, r9
 8000ece:	0c1c      	lsrs	r4, r3, #16
 8000ed0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000edc:	45a6      	cmp	lr, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d909      	bls.n	8000ef8 <__udivmoddi4+0x1a0>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eea:	f080 809c 	bcs.w	8001026 <__udivmoddi4+0x2ce>
 8000eee:	45a6      	cmp	lr, r4
 8000ef0:	f240 8099 	bls.w	8001026 <__udivmoddi4+0x2ce>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	443c      	add	r4, r7
 8000ef8:	eba4 040e 	sub.w	r4, r4, lr
 8000efc:	fa1f fe83 	uxth.w	lr, r3
 8000f00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f04:	fb09 4413 	mls	r4, r9, r3, r4
 8000f08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f10:	45a4      	cmp	ip, r4
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1ce>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f1a:	f080 8082 	bcs.w	8001022 <__udivmoddi4+0x2ca>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d97f      	bls.n	8001022 <__udivmoddi4+0x2ca>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f2a:	eba4 040c 	sub.w	r4, r4, ip
 8000f2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f32:	4564      	cmp	r4, ip
 8000f34:	4673      	mov	r3, lr
 8000f36:	46e1      	mov	r9, ip
 8000f38:	d362      	bcc.n	8001000 <__udivmoddi4+0x2a8>
 8000f3a:	d05f      	beq.n	8000ffc <__udivmoddi4+0x2a4>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x1fe>
 8000f3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f42:	eb64 0409 	sbc.w	r4, r4, r9
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4e:	431e      	orrs	r6, r3
 8000f50:	40cc      	lsrs	r4, r1
 8000f52:	e9c5 6400 	strd	r6, r4, [r5]
 8000f56:	2100      	movs	r1, #0
 8000f58:	e74f      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000f5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5e:	0c01      	lsrs	r1, r0, #16
 8000f60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f64:	b280      	uxth	r0, r0
 8000f66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	463c      	mov	r4, r7
 8000f70:	46b8      	mov	r8, r7
 8000f72:	46be      	mov	lr, r7
 8000f74:	2620      	movs	r6, #32
 8000f76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f7a:	eba2 0208 	sub.w	r2, r2, r8
 8000f7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f82:	e766      	b.n	8000e52 <__udivmoddi4+0xfa>
 8000f84:	4601      	mov	r1, r0
 8000f86:	e718      	b.n	8000dba <__udivmoddi4+0x62>
 8000f88:	4610      	mov	r0, r2
 8000f8a:	e72c      	b.n	8000de6 <__udivmoddi4+0x8e>
 8000f8c:	f1c6 0220 	rsb	r2, r6, #32
 8000f90:	fa2e f302 	lsr.w	r3, lr, r2
 8000f94:	40b7      	lsls	r7, r6
 8000f96:	40b1      	lsls	r1, r6
 8000f98:	fa20 f202 	lsr.w	r2, r0, r2
 8000f9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa6:	b2bc      	uxth	r4, r7
 8000fa8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fac:	0c11      	lsrs	r1, r2, #16
 8000fae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb2:	fb08 f904 	mul.w	r9, r8, r4
 8000fb6:	40b0      	lsls	r0, r6
 8000fb8:	4589      	cmp	r9, r1
 8000fba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fbe:	b280      	uxth	r0, r0
 8000fc0:	d93e      	bls.n	8001040 <__udivmoddi4+0x2e8>
 8000fc2:	1879      	adds	r1, r7, r1
 8000fc4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fc8:	d201      	bcs.n	8000fce <__udivmoddi4+0x276>
 8000fca:	4589      	cmp	r9, r1
 8000fcc:	d81f      	bhi.n	800100e <__udivmoddi4+0x2b6>
 8000fce:	eba1 0109 	sub.w	r1, r1, r9
 8000fd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd6:	fb09 f804 	mul.w	r8, r9, r4
 8000fda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe4:	4542      	cmp	r2, r8
 8000fe6:	d229      	bcs.n	800103c <__udivmoddi4+0x2e4>
 8000fe8:	18ba      	adds	r2, r7, r2
 8000fea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fee:	d2c4      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d2c2      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff8:	443a      	add	r2, r7
 8000ffa:	e7be      	b.n	8000f7a <__udivmoddi4+0x222>
 8000ffc:	45f0      	cmp	r8, lr
 8000ffe:	d29d      	bcs.n	8000f3c <__udivmoddi4+0x1e4>
 8001000:	ebbe 0302 	subs.w	r3, lr, r2
 8001004:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001008:	3801      	subs	r0, #1
 800100a:	46e1      	mov	r9, ip
 800100c:	e796      	b.n	8000f3c <__udivmoddi4+0x1e4>
 800100e:	eba7 0909 	sub.w	r9, r7, r9
 8001012:	4449      	add	r1, r9
 8001014:	f1a8 0c02 	sub.w	ip, r8, #2
 8001018:	fbb1 f9fe 	udiv	r9, r1, lr
 800101c:	fb09 f804 	mul.w	r8, r9, r4
 8001020:	e7db      	b.n	8000fda <__udivmoddi4+0x282>
 8001022:	4673      	mov	r3, lr
 8001024:	e77f      	b.n	8000f26 <__udivmoddi4+0x1ce>
 8001026:	4650      	mov	r0, sl
 8001028:	e766      	b.n	8000ef8 <__udivmoddi4+0x1a0>
 800102a:	4608      	mov	r0, r1
 800102c:	e6fd      	b.n	8000e2a <__udivmoddi4+0xd2>
 800102e:	443b      	add	r3, r7
 8001030:	3a02      	subs	r2, #2
 8001032:	e733      	b.n	8000e9c <__udivmoddi4+0x144>
 8001034:	f1ac 0c02 	sub.w	ip, ip, #2
 8001038:	443b      	add	r3, r7
 800103a:	e71c      	b.n	8000e76 <__udivmoddi4+0x11e>
 800103c:	4649      	mov	r1, r9
 800103e:	e79c      	b.n	8000f7a <__udivmoddi4+0x222>
 8001040:	eba1 0109 	sub.w	r1, r1, r9
 8001044:	46c4      	mov	ip, r8
 8001046:	fbb1 f9fe 	udiv	r9, r1, lr
 800104a:	fb09 f804 	mul.w	r8, r9, r4
 800104e:	e7c4      	b.n	8000fda <__udivmoddi4+0x282>

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af04      	add	r7, sp, #16
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 800105e:	4b32      	ldr	r3, [pc, #200]	@ (8001128 <set_int_enable+0xd4>)
 8001060:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001064:	2b00      	cmp	r3, #0
 8001066:	d025      	beq.n	80010b4 <set_int_enable+0x60>
        if (enable)
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d002      	beq.n	8001074 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800106e:	2302      	movs	r3, #2
 8001070:	73fb      	strb	r3, [r7, #15]
 8001072:	e001      	b.n	8001078 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8001074:	2300      	movs	r3, #0
 8001076:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001078:	4b2b      	ldr	r3, [pc, #172]	@ (8001128 <set_int_enable+0xd4>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	b299      	uxth	r1, r3
 8001082:	4b29      	ldr	r3, [pc, #164]	@ (8001128 <set_int_enable+0xd4>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	7bdb      	ldrb	r3, [r3, #15]
 8001088:	461a      	mov	r2, r3
 800108a:	2305      	movs	r3, #5
 800108c:	9302      	str	r3, [sp, #8]
 800108e:	2301      	movs	r3, #1
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	f107 030f 	add.w	r3, r7, #15
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	2301      	movs	r3, #1
 800109a:	4824      	ldr	r0, [pc, #144]	@ (800112c <set_int_enable+0xd8>)
 800109c:	f009 fb22 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d002      	beq.n	80010ac <set_int_enable+0x58>
            return -1;
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
 80010aa:	e039      	b.n	8001120 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 80010ac:	7bfa      	ldrb	r2, [r7, #15]
 80010ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001128 <set_int_enable+0xd4>)
 80010b0:	745a      	strb	r2, [r3, #17]
 80010b2:	e034      	b.n	800111e <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 80010b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001128 <set_int_enable+0xd4>)
 80010b6:	7a9b      	ldrb	r3, [r3, #10]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d102      	bne.n	80010c2 <set_int_enable+0x6e>
            return -1;
 80010bc:	f04f 33ff 	mov.w	r3, #4294967295
 80010c0:	e02e      	b.n	8001120 <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d005      	beq.n	80010d4 <set_int_enable+0x80>
 80010c8:	4b17      	ldr	r3, [pc, #92]	@ (8001128 <set_int_enable+0xd4>)
 80010ca:	7c5b      	ldrb	r3, [r3, #17]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <set_int_enable+0x80>
            return 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	e025      	b.n	8001120 <set_int_enable+0xcc>
        if (enable)
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d002      	beq.n	80010e0 <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 80010da:	2301      	movs	r3, #1
 80010dc:	73fb      	strb	r3, [r7, #15]
 80010de:	e001      	b.n	80010e4 <set_int_enable+0x90>
        else
            tmp = 0x00;
 80010e0:	2300      	movs	r3, #0
 80010e2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80010e4:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <set_int_enable+0xd4>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	b299      	uxth	r1, r3
 80010ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <set_int_enable+0xd4>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	7bdb      	ldrb	r3, [r3, #15]
 80010f4:	461a      	mov	r2, r3
 80010f6:	2305      	movs	r3, #5
 80010f8:	9302      	str	r3, [sp, #8]
 80010fa:	2301      	movs	r3, #1
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	f107 030f 	add.w	r3, r7, #15
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	4809      	ldr	r0, [pc, #36]	@ (800112c <set_int_enable+0xd8>)
 8001108:	f009 faec 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d002      	beq.n	8001118 <set_int_enable+0xc4>
            return -1;
 8001112:	f04f 33ff 	mov.w	r3, #4294967295
 8001116:	e003      	b.n	8001120 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 8001118:	7bfa      	ldrb	r2, [r7, #15]
 800111a:	4b03      	ldr	r3, [pc, #12]	@ (8001128 <set_int_enable+0xd4>)
 800111c:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800111e:	2300      	movs	r3, #0
}
 8001120:	4618      	mov	r0, r3
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000000 	.word	0x20000000
 800112c:	20000328 	.word	0x20000328

08001130 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af04      	add	r7, sp, #16
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = 0x80;//BIT_RESET;
 8001136:	2380      	movs	r3, #128	@ 0x80
 8001138:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 800113a:	4b95      	ldr	r3, [pc, #596]	@ (8001390 <mpu_init+0x260>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	b299      	uxth	r1, r3
 8001144:	4b92      	ldr	r3, [pc, #584]	@ (8001390 <mpu_init+0x260>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	7c9b      	ldrb	r3, [r3, #18]
 800114a:	461a      	mov	r2, r3
 800114c:	2305      	movs	r3, #5
 800114e:	9302      	str	r3, [sp, #8]
 8001150:	2301      	movs	r3, #1
 8001152:	9301      	str	r3, [sp, #4]
 8001154:	463b      	mov	r3, r7
 8001156:	9300      	str	r3, [sp, #0]
 8001158:	2301      	movs	r3, #1
 800115a:	488e      	ldr	r0, [pc, #568]	@ (8001394 <mpu_init+0x264>)
 800115c:	f009 fac2 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d002      	beq.n	800116c <mpu_init+0x3c>
        return -1;
 8001166:	f04f 33ff 	mov.w	r3, #4294967295
 800116a:	e10c      	b.n	8001386 <mpu_init+0x256>
    delay_ms(100);
 800116c:	2064      	movs	r0, #100	@ 0x64
 800116e:	f008 fcc9 	bl	8009b04 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001172:	2300      	movs	r3, #0
 8001174:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 8001176:	4b86      	ldr	r3, [pc, #536]	@ (8001390 <mpu_init+0x260>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	b299      	uxth	r1, r3
 8001180:	4b83      	ldr	r3, [pc, #524]	@ (8001390 <mpu_init+0x260>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	7c9b      	ldrb	r3, [r3, #18]
 8001186:	461a      	mov	r2, r3
 8001188:	2305      	movs	r3, #5
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2301      	movs	r3, #1
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	463b      	mov	r3, r7
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	487f      	ldr	r0, [pc, #508]	@ (8001394 <mpu_init+0x264>)
 8001198:	f009 faa4 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d002      	beq.n	80011a8 <mpu_init+0x78>
        return -1;
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	e0ee      	b.n	8001386 <mpu_init+0x256>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 80011a8:	4b79      	ldr	r3, [pc, #484]	@ (8001390 <mpu_init+0x260>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	b299      	uxth	r1, r3
 80011b2:	4b77      	ldr	r3, [pc, #476]	@ (8001390 <mpu_init+0x260>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	7d9b      	ldrb	r3, [r3, #22]
 80011b8:	461a      	mov	r2, r3
 80011ba:	2305      	movs	r3, #5
 80011bc:	9302      	str	r3, [sp, #8]
 80011be:	2306      	movs	r3, #6
 80011c0:	9301      	str	r3, [sp, #4]
 80011c2:	463b      	mov	r3, r7
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	2301      	movs	r3, #1
 80011c8:	4872      	ldr	r0, [pc, #456]	@ (8001394 <mpu_init+0x264>)
 80011ca:	f009 fb85 	bl	800a8d8 <HAL_I2C_Mem_Read>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <mpu_init+0xaa>
        return -1;
 80011d4:	f04f 33ff 	mov.w	r3, #4294967295
 80011d8:	e0d5      	b.n	8001386 <mpu_init+0x256>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80011da:	797b      	ldrb	r3, [r7, #5]
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	b25b      	sxtb	r3, r3
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	b25a      	sxtb	r2, r3
 80011e8:	78fb      	ldrb	r3, [r7, #3]
 80011ea:	b25b      	sxtb	r3, r3
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	b25b      	sxtb	r3, r3
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	b25b      	sxtb	r3, r3
 80011f6:	4313      	orrs	r3, r2
 80011f8:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80011fa:	787b      	ldrb	r3, [r7, #1]
 80011fc:	b25b      	sxtb	r3, r3
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001204:	4313      	orrs	r3, r2
 8001206:	b25b      	sxtb	r3, r3
 8001208:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d015      	beq.n	800123c <mpu_init+0x10c>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d103      	bne.n	800121e <mpu_init+0xee>
            st.chip_cfg.accel_half = 1;
 8001216:	4b5e      	ldr	r3, [pc, #376]	@ (8001390 <mpu_init+0x260>)
 8001218:	2201      	movs	r2, #1
 800121a:	74da      	strb	r2, [r3, #19]
 800121c:	e041      	b.n	80012a2 <mpu_init+0x172>
        else if (rev == 2)
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2b02      	cmp	r3, #2
 8001222:	d103      	bne.n	800122c <mpu_init+0xfc>
            st.chip_cfg.accel_half = 0;
 8001224:	4b5a      	ldr	r3, [pc, #360]	@ (8001390 <mpu_init+0x260>)
 8001226:	2200      	movs	r2, #0
 8001228:	74da      	strb	r2, [r3, #19]
 800122a:	e03a      	b.n	80012a2 <mpu_init+0x172>
        else {
            log_e("Unsupported software product rev %d.\n",rev);
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	4619      	mov	r1, r3
 8001230:	4859      	ldr	r0, [pc, #356]	@ (8001398 <mpu_init+0x268>)
 8001232:	f00d fc1f 	bl	800ea74 <iprintf>
            return -1;
 8001236:	f04f 33ff 	mov.w	r3, #4294967295
 800123a:	e0a4      	b.n	8001386 <mpu_init+0x256>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, &(data[0])))
 800123c:	4b54      	ldr	r3, [pc, #336]	@ (8001390 <mpu_init+0x260>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	b299      	uxth	r1, r3
 8001246:	4b52      	ldr	r3, [pc, #328]	@ (8001390 <mpu_init+0x260>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	78db      	ldrb	r3, [r3, #3]
 800124c:	461a      	mov	r2, r3
 800124e:	2305      	movs	r3, #5
 8001250:	9302      	str	r3, [sp, #8]
 8001252:	2301      	movs	r3, #1
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	463b      	mov	r3, r7
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	2301      	movs	r3, #1
 800125c:	484d      	ldr	r0, [pc, #308]	@ (8001394 <mpu_init+0x264>)
 800125e:	f009 fb3b 	bl	800a8d8 <HAL_I2C_Mem_Read>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d002      	beq.n	800126e <mpu_init+0x13e>
            return -1;
 8001268:	f04f 33ff 	mov.w	r3, #4294967295
 800126c:	e08b      	b.n	8001386 <mpu_init+0x256>
        rev = data[0] & 0x0F;
 800126e:	783b      	ldrb	r3, [r7, #0]
 8001270:	f003 030f 	and.w	r3, r3, #15
 8001274:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d105      	bne.n	8001288 <mpu_init+0x158>
            log_e("Product ID read as 0 indicates device is either incompatible or an MPU3050.\r\n");
 800127c:	4847      	ldr	r0, [pc, #284]	@ (800139c <mpu_init+0x26c>)
 800127e:	f00d fc61 	bl	800eb44 <puts>
            return -1;
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
 8001286:	e07e      	b.n	8001386 <mpu_init+0x256>
        } else if (rev == 4) {
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	2b04      	cmp	r3, #4
 800128c:	d106      	bne.n	800129c <mpu_init+0x16c>
            log_i("Half sensitivity part found.\r\n");
 800128e:	4844      	ldr	r0, [pc, #272]	@ (80013a0 <mpu_init+0x270>)
 8001290:	f00d fc58 	bl	800eb44 <puts>
            st.chip_cfg.accel_half = 1;
 8001294:	4b3e      	ldr	r3, [pc, #248]	@ (8001390 <mpu_init+0x260>)
 8001296:	2201      	movs	r2, #1
 8001298:	74da      	strb	r2, [r3, #19]
 800129a:	e002      	b.n	80012a2 <mpu_init+0x172>
        } else
            st.chip_cfg.accel_half = 0;
 800129c:	4b3c      	ldr	r3, [pc, #240]	@ (8001390 <mpu_init+0x260>)
 800129e:	2200      	movs	r2, #0
 80012a0:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 80012a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001390 <mpu_init+0x260>)
 80012a4:	22ff      	movs	r2, #255	@ 0xff
 80012a6:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 80012a8:	4b39      	ldr	r3, [pc, #228]	@ (8001390 <mpu_init+0x260>)
 80012aa:	22ff      	movs	r2, #255	@ 0xff
 80012ac:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 80012ae:	4b38      	ldr	r3, [pc, #224]	@ (8001390 <mpu_init+0x260>)
 80012b0:	22ff      	movs	r2, #255	@ 0xff
 80012b2:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 80012b4:	4b36      	ldr	r3, [pc, #216]	@ (8001390 <mpu_init+0x260>)
 80012b6:	22ff      	movs	r2, #255	@ 0xff
 80012b8:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 80012ba:	4b35      	ldr	r3, [pc, #212]	@ (8001390 <mpu_init+0x260>)
 80012bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012c0:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 80012c2:	4b33      	ldr	r3, [pc, #204]	@ (8001390 <mpu_init+0x260>)
 80012c4:	22ff      	movs	r2, #255	@ 0xff
 80012c6:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 80012c8:	4b31      	ldr	r3, [pc, #196]	@ (8001390 <mpu_init+0x260>)
 80012ca:	22ff      	movs	r2, #255	@ 0xff
 80012cc:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80012ce:	4b30      	ldr	r3, [pc, #192]	@ (8001390 <mpu_init+0x260>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 80012d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001390 <mpu_init+0x260>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 80012dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001390 <mpu_init+0x260>)
 80012de:	2200      	movs	r2, #0
 80012e0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 80012e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001390 <mpu_init+0x260>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80012ea:	4b29      	ldr	r3, [pc, #164]	@ (8001390 <mpu_init+0x260>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80012f0:	220c      	movs	r2, #12
 80012f2:	2100      	movs	r1, #0
 80012f4:	482b      	ldr	r0, [pc, #172]	@ (80013a4 <mpu_init+0x274>)
 80012f6:	f00d fd15 	bl	800ed24 <memset>
    st.chip_cfg.dmp_on = 0;
 80012fa:	4b25      	ldr	r3, [pc, #148]	@ (8001390 <mpu_init+0x260>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 8001302:	4b23      	ldr	r3, [pc, #140]	@ (8001390 <mpu_init+0x260>)
 8001304:	2200      	movs	r2, #0
 8001306:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 800130a:	4b21      	ldr	r3, [pc, #132]	@ (8001390 <mpu_init+0x260>)
 800130c:	2200      	movs	r2, #0
 800130e:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 8001310:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001314:	f000 fa76 	bl	8001804 <mpu_set_gyro_fsr>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d002      	beq.n	8001324 <mpu_init+0x1f4>
        return -1;
 800131e:	f04f 33ff 	mov.w	r3, #4294967295
 8001322:	e030      	b.n	8001386 <mpu_init+0x256>
    if (mpu_set_accel_fsr(2))
 8001324:	2002      	movs	r0, #2
 8001326:	f000 fb07 	bl	8001938 <mpu_set_accel_fsr>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <mpu_init+0x206>
        return -1;
 8001330:	f04f 33ff 	mov.w	r3, #4294967295
 8001334:	e027      	b.n	8001386 <mpu_init+0x256>
    if (mpu_set_lpf(42))
 8001336:	202a      	movs	r0, #42	@ 0x2a
 8001338:	f000 fbae 	bl	8001a98 <mpu_set_lpf>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d002      	beq.n	8001348 <mpu_init+0x218>
        return -1;
 8001342:	f04f 33ff 	mov.w	r3, #4294967295
 8001346:	e01e      	b.n	8001386 <mpu_init+0x256>
    if (mpu_set_sample_rate(50))
 8001348:	2032      	movs	r0, #50	@ 0x32
 800134a:	f000 fc19 	bl	8001b80 <mpu_set_sample_rate>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d002      	beq.n	800135a <mpu_init+0x22a>
        return -1;
 8001354:	f04f 33ff 	mov.w	r3, #4294967295
 8001358:	e015      	b.n	8001386 <mpu_init+0x256>
    if (mpu_configure_fifo(0))
 800135a:	2000      	movs	r0, #0
 800135c:	f000 fd0a 	bl	8001d74 <mpu_configure_fifo>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <mpu_init+0x23c>
        return -1;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	e00c      	b.n	8001386 <mpu_init+0x256>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800136c:	2000      	movs	r0, #0
 800136e:	f000 fe89 	bl	8002084 <mpu_set_bypass>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d002      	beq.n	800137e <mpu_init+0x24e>
        return -1;
 8001378:	f04f 33ff 	mov.w	r3, #4294967295
 800137c:	e003      	b.n	8001386 <mpu_init+0x256>
#endif

    mpu_set_sensors(0);
 800137e:	2000      	movs	r0, #0
 8001380:	f000 fd4a 	bl	8001e18 <mpu_set_sensors>
    return 0;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000000 	.word	0x20000000
 8001394:	20000328 	.word	0x20000328
 8001398:	08011708 	.word	0x08011708
 800139c:	08011730 	.word	0x08011730
 80013a0:	08011780 	.word	0x08011780
 80013a4:	20000016 	.word	0x20000016

080013a8 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af04      	add	r7, sp, #16
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	2b28      	cmp	r3, #40	@ 0x28
 80013b6:	d902      	bls.n	80013be <mpu_lp_accel_mode+0x16>
        return -1;
 80013b8:	f04f 33ff 	mov.w	r3, #4294967295
 80013bc:	e07d      	b.n	80014ba <mpu_lp_accel_mode+0x112>

    if (!rate) {
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d125      	bne.n	8001410 <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 80013c4:	2000      	movs	r0, #0
 80013c6:	f000 ff5b 	bl	8002280 <mpu_set_int_latched>
        tmp[0] = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 80013ce:	2307      	movs	r3, #7
 80013d0:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80013d2:	4b3c      	ldr	r3, [pc, #240]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	b299      	uxth	r1, r3
 80013dc:	4b39      	ldr	r3, [pc, #228]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	7c9b      	ldrb	r3, [r3, #18]
 80013e2:	461a      	mov	r2, r3
 80013e4:	2305      	movs	r3, #5
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	2302      	movs	r3, #2
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	2301      	movs	r3, #1
 80013f4:	4834      	ldr	r0, [pc, #208]	@ (80014c8 <mpu_lp_accel_mode+0x120>)
 80013f6:	f009 f975 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d002      	beq.n	8001406 <mpu_lp_accel_mode+0x5e>
            return -1;
 8001400:	f04f 33ff 	mov.w	r3, #4294967295
 8001404:	e059      	b.n	80014ba <mpu_lp_accel_mode+0x112>
        st.chip_cfg.lp_accel_mode = 0;
 8001406:	4b2f      	ldr	r3, [pc, #188]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 8001408:	2200      	movs	r2, #0
 800140a:	751a      	strb	r2, [r3, #20]
        return 0;
 800140c:	2300      	movs	r3, #0
 800140e:	e054      	b.n	80014ba <mpu_lp_accel_mode+0x112>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001410:	2001      	movs	r0, #1
 8001412:	f000 ff35 	bl	8002280 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001416:	2320      	movs	r3, #32
 8001418:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d105      	bne.n	800142c <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 8001420:	2300      	movs	r3, #0
 8001422:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001424:	2005      	movs	r0, #5
 8001426:	f000 fb37 	bl	8001a98 <mpu_set_lpf>
 800142a:	e016      	b.n	800145a <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	2b05      	cmp	r3, #5
 8001430:	d805      	bhi.n	800143e <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 8001432:	2301      	movs	r3, #1
 8001434:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001436:	2005      	movs	r0, #5
 8001438:	f000 fb2e 	bl	8001a98 <mpu_set_lpf>
 800143c:	e00d      	b.n	800145a <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b14      	cmp	r3, #20
 8001442:	d805      	bhi.n	8001450 <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 8001444:	2302      	movs	r3, #2
 8001446:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001448:	200a      	movs	r0, #10
 800144a:	f000 fb25 	bl	8001a98 <mpu_set_lpf>
 800144e:	e004      	b.n	800145a <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001450:	2303      	movs	r3, #3
 8001452:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001454:	2014      	movs	r0, #20
 8001456:	f000 fb1f 	bl	8001a98 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 800145a:	7b7b      	ldrb	r3, [r7, #13]
 800145c:	b25b      	sxtb	r3, r3
 800145e:	019b      	lsls	r3, r3, #6
 8001460:	b25b      	sxtb	r3, r3
 8001462:	f043 0307 	orr.w	r3, r3, #7
 8001466:	b25b      	sxtb	r3, r3
 8001468:	b2db      	uxtb	r3, r3
 800146a:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800146c:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	b299      	uxth	r1, r3
 8001476:	4b13      	ldr	r3, [pc, #76]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7c9b      	ldrb	r3, [r3, #18]
 800147c:	461a      	mov	r2, r3
 800147e:	2305      	movs	r3, #5
 8001480:	9302      	str	r3, [sp, #8]
 8001482:	2302      	movs	r3, #2
 8001484:	9301      	str	r3, [sp, #4]
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	9300      	str	r3, [sp, #0]
 800148c:	2301      	movs	r3, #1
 800148e:	480e      	ldr	r0, [pc, #56]	@ (80014c8 <mpu_lp_accel_mode+0x120>)
 8001490:	f009 f928 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d002      	beq.n	80014a0 <mpu_lp_accel_mode+0xf8>
        return -1;
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	e00c      	b.n	80014ba <mpu_lp_accel_mode+0x112>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 80014a0:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80014a2:	2208      	movs	r2, #8
 80014a4:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 80014a6:	4b07      	ldr	r3, [pc, #28]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 80014ac:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <mpu_lp_accel_mode+0x11c>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 80014b2:	2000      	movs	r0, #0
 80014b4:	f000 fc5e 	bl	8001d74 <mpu_configure_fifo>

    return 0;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000000 	.word	0x20000000
 80014c8:	20000328 	.word	0x20000328

080014cc <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80014d2:	4b9e      	ldr	r3, [pc, #632]	@ (800174c <mpu_reset_fifo+0x280>)
 80014d4:	7a9b      	ldrb	r3, [r3, #10]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d102      	bne.n	80014e0 <mpu_reset_fifo+0x14>
        return -1;
 80014da:	f04f 33ff 	mov.w	r3, #4294967295
 80014de:	e153      	b.n	8001788 <mpu_reset_fifo+0x2bc>

    data = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80014e4:	4b99      	ldr	r3, [pc, #612]	@ (800174c <mpu_reset_fifo+0x280>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	b299      	uxth	r1, r3
 80014ee:	4b97      	ldr	r3, [pc, #604]	@ (800174c <mpu_reset_fifo+0x280>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	7bdb      	ldrb	r3, [r3, #15]
 80014f4:	461a      	mov	r2, r3
 80014f6:	2305      	movs	r3, #5
 80014f8:	9302      	str	r3, [sp, #8]
 80014fa:	2301      	movs	r3, #1
 80014fc:	9301      	str	r3, [sp, #4]
 80014fe:	1dfb      	adds	r3, r7, #7
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	2301      	movs	r3, #1
 8001504:	4892      	ldr	r0, [pc, #584]	@ (8001750 <mpu_reset_fifo+0x284>)
 8001506:	f009 f8ed 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d002      	beq.n	8001516 <mpu_reset_fifo+0x4a>
        return -1;
 8001510:	f04f 33ff 	mov.w	r3, #4294967295
 8001514:	e138      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001516:	4b8d      	ldr	r3, [pc, #564]	@ (800174c <mpu_reset_fifo+0x280>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	b299      	uxth	r1, r3
 8001520:	4b8a      	ldr	r3, [pc, #552]	@ (800174c <mpu_reset_fifo+0x280>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	795b      	ldrb	r3, [r3, #5]
 8001526:	461a      	mov	r2, r3
 8001528:	2305      	movs	r3, #5
 800152a:	9302      	str	r3, [sp, #8]
 800152c:	2301      	movs	r3, #1
 800152e:	9301      	str	r3, [sp, #4]
 8001530:	1dfb      	adds	r3, r7, #7
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	2301      	movs	r3, #1
 8001536:	4886      	ldr	r0, [pc, #536]	@ (8001750 <mpu_reset_fifo+0x284>)
 8001538:	f009 f8d4 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d002      	beq.n	8001548 <mpu_reset_fifo+0x7c>
        return -1;
 8001542:	f04f 33ff 	mov.w	r3, #4294967295
 8001546:	e11f      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001548:	4b80      	ldr	r3, [pc, #512]	@ (800174c <mpu_reset_fifo+0x280>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	b299      	uxth	r1, r3
 8001552:	4b7e      	ldr	r3, [pc, #504]	@ (800174c <mpu_reset_fifo+0x280>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	791b      	ldrb	r3, [r3, #4]
 8001558:	461a      	mov	r2, r3
 800155a:	2305      	movs	r3, #5
 800155c:	9302      	str	r3, [sp, #8]
 800155e:	2301      	movs	r3, #1
 8001560:	9301      	str	r3, [sp, #4]
 8001562:	1dfb      	adds	r3, r7, #7
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	2301      	movs	r3, #1
 8001568:	4879      	ldr	r0, [pc, #484]	@ (8001750 <mpu_reset_fifo+0x284>)
 800156a:	f009 f8bb 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <mpu_reset_fifo+0xae>
        return -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	e106      	b.n	8001788 <mpu_reset_fifo+0x2bc>

    if (st.chip_cfg.dmp_on) {
 800157a:	4b74      	ldr	r3, [pc, #464]	@ (800174c <mpu_reset_fifo+0x280>)
 800157c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001580:	2b00      	cmp	r3, #0
 8001582:	d07e      	beq.n	8001682 <mpu_reset_fifo+0x1b6>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001584:	230c      	movs	r3, #12
 8001586:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001588:	4b70      	ldr	r3, [pc, #448]	@ (800174c <mpu_reset_fifo+0x280>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	b299      	uxth	r1, r3
 8001592:	4b6e      	ldr	r3, [pc, #440]	@ (800174c <mpu_reset_fifo+0x280>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	791b      	ldrb	r3, [r3, #4]
 8001598:	461a      	mov	r2, r3
 800159a:	2305      	movs	r3, #5
 800159c:	9302      	str	r3, [sp, #8]
 800159e:	2301      	movs	r3, #1
 80015a0:	9301      	str	r3, [sp, #4]
 80015a2:	1dfb      	adds	r3, r7, #7
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	2301      	movs	r3, #1
 80015a8:	4869      	ldr	r0, [pc, #420]	@ (8001750 <mpu_reset_fifo+0x284>)
 80015aa:	f009 f89b 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d002      	beq.n	80015ba <mpu_reset_fifo+0xee>
            return -1;
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
 80015b8:	e0e6      	b.n	8001788 <mpu_reset_fifo+0x2bc>
       
        data = BIT_DMP_EN | BIT_FIFO_EN;
 80015ba:	23c0      	movs	r3, #192	@ 0xc0
 80015bc:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80015be:	4b63      	ldr	r3, [pc, #396]	@ (800174c <mpu_reset_fifo+0x280>)
 80015c0:	7a9b      	ldrb	r3, [r3, #10]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d004      	beq.n	80015d4 <mpu_reset_fifo+0x108>
            data |= BIT_AUX_IF_EN;
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	f043 0320 	orr.w	r3, r3, #32
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80015d4:	4b5d      	ldr	r3, [pc, #372]	@ (800174c <mpu_reset_fifo+0x280>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	b299      	uxth	r1, r3
 80015de:	4b5b      	ldr	r3, [pc, #364]	@ (800174c <mpu_reset_fifo+0x280>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	791b      	ldrb	r3, [r3, #4]
 80015e4:	461a      	mov	r2, r3
 80015e6:	2305      	movs	r3, #5
 80015e8:	9302      	str	r3, [sp, #8]
 80015ea:	2301      	movs	r3, #1
 80015ec:	9301      	str	r3, [sp, #4]
 80015ee:	1dfb      	adds	r3, r7, #7
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2301      	movs	r3, #1
 80015f4:	4856      	ldr	r0, [pc, #344]	@ (8001750 <mpu_reset_fifo+0x284>)
 80015f6:	f009 f875 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d002      	beq.n	8001606 <mpu_reset_fifo+0x13a>
            return -1;
 8001600:	f04f 33ff 	mov.w	r3, #4294967295
 8001604:	e0c0      	b.n	8001788 <mpu_reset_fifo+0x2bc>
        if (st.chip_cfg.int_enable)
 8001606:	4b51      	ldr	r3, [pc, #324]	@ (800174c <mpu_reset_fifo+0x280>)
 8001608:	7c5b      	ldrb	r3, [r3, #17]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d002      	beq.n	8001614 <mpu_reset_fifo+0x148>
            data = BIT_DMP_INT_EN;
 800160e:	2302      	movs	r3, #2
 8001610:	71fb      	strb	r3, [r7, #7]
 8001612:	e001      	b.n	8001618 <mpu_reset_fifo+0x14c>
        else
            data = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001618:	4b4c      	ldr	r3, [pc, #304]	@ (800174c <mpu_reset_fifo+0x280>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	b299      	uxth	r1, r3
 8001622:	4b4a      	ldr	r3, [pc, #296]	@ (800174c <mpu_reset_fifo+0x280>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	7bdb      	ldrb	r3, [r3, #15]
 8001628:	461a      	mov	r2, r3
 800162a:	2305      	movs	r3, #5
 800162c:	9302      	str	r3, [sp, #8]
 800162e:	2301      	movs	r3, #1
 8001630:	9301      	str	r3, [sp, #4]
 8001632:	1dfb      	adds	r3, r7, #7
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	2301      	movs	r3, #1
 8001638:	4845      	ldr	r0, [pc, #276]	@ (8001750 <mpu_reset_fifo+0x284>)
 800163a:	f009 f853 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <mpu_reset_fifo+0x17e>
            return -1;
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
 8001648:	e09e      	b.n	8001788 <mpu_reset_fifo+0x2bc>
        data = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800164e:	4b3f      	ldr	r3, [pc, #252]	@ (800174c <mpu_reset_fifo+0x280>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	b299      	uxth	r1, r3
 8001658:	4b3c      	ldr	r3, [pc, #240]	@ (800174c <mpu_reset_fifo+0x280>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	795b      	ldrb	r3, [r3, #5]
 800165e:	461a      	mov	r2, r3
 8001660:	2305      	movs	r3, #5
 8001662:	9302      	str	r3, [sp, #8]
 8001664:	2301      	movs	r3, #1
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	1dfb      	adds	r3, r7, #7
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2301      	movs	r3, #1
 800166e:	4838      	ldr	r0, [pc, #224]	@ (8001750 <mpu_reset_fifo+0x284>)
 8001670:	f009 f838 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 8085 	beq.w	8001786 <mpu_reset_fifo+0x2ba>
            return -1;
 800167c:	f04f 33ff 	mov.w	r3, #4294967295
 8001680:	e082      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    } else {
        data = BIT_FIFO_RST;
 8001682:	2304      	movs	r3, #4
 8001684:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001686:	4b31      	ldr	r3, [pc, #196]	@ (800174c <mpu_reset_fifo+0x280>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	b299      	uxth	r1, r3
 8001690:	4b2e      	ldr	r3, [pc, #184]	@ (800174c <mpu_reset_fifo+0x280>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	791b      	ldrb	r3, [r3, #4]
 8001696:	461a      	mov	r2, r3
 8001698:	2305      	movs	r3, #5
 800169a:	9302      	str	r3, [sp, #8]
 800169c:	2301      	movs	r3, #1
 800169e:	9301      	str	r3, [sp, #4]
 80016a0:	1dfb      	adds	r3, r7, #7
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	2301      	movs	r3, #1
 80016a6:	482a      	ldr	r0, [pc, #168]	@ (8001750 <mpu_reset_fifo+0x284>)
 80016a8:	f009 f81c 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <mpu_reset_fifo+0x1ec>
            return -1;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	e067      	b.n	8001788 <mpu_reset_fifo+0x2bc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 80016b8:	4b24      	ldr	r3, [pc, #144]	@ (800174c <mpu_reset_fifo+0x280>)
 80016ba:	7c9b      	ldrb	r3, [r3, #18]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d105      	bne.n	80016cc <mpu_reset_fifo+0x200>
 80016c0:	4b22      	ldr	r3, [pc, #136]	@ (800174c <mpu_reset_fifo+0x280>)
 80016c2:	7a9b      	ldrb	r3, [r3, #10]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d102      	bne.n	80016d2 <mpu_reset_fifo+0x206>
            data = BIT_FIFO_EN;
 80016cc:	2340      	movs	r3, #64	@ 0x40
 80016ce:	71fb      	strb	r3, [r7, #7]
 80016d0:	e001      	b.n	80016d6 <mpu_reset_fifo+0x20a>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 80016d2:	2360      	movs	r3, #96	@ 0x60
 80016d4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80016d6:	4b1d      	ldr	r3, [pc, #116]	@ (800174c <mpu_reset_fifo+0x280>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	b299      	uxth	r1, r3
 80016e0:	4b1a      	ldr	r3, [pc, #104]	@ (800174c <mpu_reset_fifo+0x280>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	791b      	ldrb	r3, [r3, #4]
 80016e6:	461a      	mov	r2, r3
 80016e8:	2305      	movs	r3, #5
 80016ea:	9302      	str	r3, [sp, #8]
 80016ec:	2301      	movs	r3, #1
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	1dfb      	adds	r3, r7, #7
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	2301      	movs	r3, #1
 80016f6:	4816      	ldr	r0, [pc, #88]	@ (8001750 <mpu_reset_fifo+0x284>)
 80016f8:	f008 fff4 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <mpu_reset_fifo+0x23c>
            return -1;
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
 8001706:	e03f      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    
        if (st.chip_cfg.int_enable)
 8001708:	4b10      	ldr	r3, [pc, #64]	@ (800174c <mpu_reset_fifo+0x280>)
 800170a:	7c5b      	ldrb	r3, [r3, #17]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d002      	beq.n	8001716 <mpu_reset_fifo+0x24a>
            data = BIT_DATA_RDY_EN;
 8001710:	2301      	movs	r3, #1
 8001712:	71fb      	strb	r3, [r7, #7]
 8001714:	e001      	b.n	800171a <mpu_reset_fifo+0x24e>
        else
            data = 0;
 8001716:	2300      	movs	r3, #0
 8001718:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 800171a:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <mpu_reset_fifo+0x280>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	b299      	uxth	r1, r3
 8001724:	4b09      	ldr	r3, [pc, #36]	@ (800174c <mpu_reset_fifo+0x280>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	7bdb      	ldrb	r3, [r3, #15]
 800172a:	461a      	mov	r2, r3
 800172c:	2305      	movs	r3, #5
 800172e:	9302      	str	r3, [sp, #8]
 8001730:	2301      	movs	r3, #1
 8001732:	9301      	str	r3, [sp, #4]
 8001734:	1dfb      	adds	r3, r7, #7
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2301      	movs	r3, #1
 800173a:	4805      	ldr	r0, [pc, #20]	@ (8001750 <mpu_reset_fifo+0x284>)
 800173c:	f008 ffd2 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d006      	beq.n	8001754 <mpu_reset_fifo+0x288>
            return -1;
 8001746:	f04f 33ff 	mov.w	r3, #4294967295
 800174a:	e01d      	b.n	8001788 <mpu_reset_fifo+0x2bc>
 800174c:	20000000 	.word	0x20000000
 8001750:	20000328 	.word	0x20000328
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001754:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <mpu_reset_fifo+0x2c4>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	b299      	uxth	r1, r3
 800175e:	4b0c      	ldr	r3, [pc, #48]	@ (8001790 <mpu_reset_fifo+0x2c4>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	795b      	ldrb	r3, [r3, #5]
 8001764:	461a      	mov	r2, r3
 8001766:	2305      	movs	r3, #5
 8001768:	9302      	str	r3, [sp, #8]
 800176a:	2301      	movs	r3, #1
 800176c:	9301      	str	r3, [sp, #4]
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <mpu_reset_fifo+0x2c8>)
 8001770:	9300      	str	r3, [sp, #0]
 8001772:	2301      	movs	r3, #1
 8001774:	4808      	ldr	r0, [pc, #32]	@ (8001798 <mpu_reset_fifo+0x2cc>)
 8001776:	f008 ffb5 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d002      	beq.n	8001786 <mpu_reset_fifo+0x2ba>
            return -1;
 8001780:	f04f 33ff 	mov.w	r3, #4294967295
 8001784:	e000      	b.n	8001788 <mpu_reset_fifo+0x2bc>
    }
    return 0;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000000 	.word	0x20000000
 8001794:	20000010 	.word	0x20000010
 8001798:	20000328 	.word	0x20000328

0800179c <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 80017a4:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <mpu_get_gyro_fsr+0x64>)
 80017a6:	7a1b      	ldrb	r3, [r3, #8]
 80017a8:	2b03      	cmp	r3, #3
 80017aa:	d81e      	bhi.n	80017ea <mpu_get_gyro_fsr+0x4e>
 80017ac:	a201      	add	r2, pc, #4	@ (adr r2, 80017b4 <mpu_get_gyro_fsr+0x18>)
 80017ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b2:	bf00      	nop
 80017b4:	080017c5 	.word	0x080017c5
 80017b8:	080017cd 	.word	0x080017cd
 80017bc:	080017d7 	.word	0x080017d7
 80017c0:	080017e1 	.word	0x080017e1
    case INV_FSR_250DPS:
        fsr[0] = 250;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	22fa      	movs	r2, #250	@ 0xfa
 80017c8:	801a      	strh	r2, [r3, #0]
        break;
 80017ca:	e012      	b.n	80017f2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80017d2:	801a      	strh	r2, [r3, #0]
        break;
 80017d4:	e00d      	b.n	80017f2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017dc:	801a      	strh	r2, [r3, #0]
        break;
 80017de:	e008      	b.n	80017f2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80017e6:	801a      	strh	r2, [r3, #0]
        break;
 80017e8:	e003      	b.n	80017f2 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2200      	movs	r2, #0
 80017ee:	801a      	strh	r2, [r3, #0]
        break;
 80017f0:	bf00      	nop
    }
    return 0;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	20000000 	.word	0x20000000

08001804 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b088      	sub	sp, #32
 8001808:	af04      	add	r7, sp, #16
 800180a:	4603      	mov	r3, r0
 800180c:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800180e:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 8001810:	7a9b      	ldrb	r3, [r3, #10]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d102      	bne.n	800181c <mpu_set_gyro_fsr+0x18>
        return -1;
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	e04a      	b.n	80018b2 <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 800181c:	88fb      	ldrh	r3, [r7, #6]
 800181e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001822:	d017      	beq.n	8001854 <mpu_set_gyro_fsr+0x50>
 8001824:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001828:	dc17      	bgt.n	800185a <mpu_set_gyro_fsr+0x56>
 800182a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800182e:	d00e      	beq.n	800184e <mpu_set_gyro_fsr+0x4a>
 8001830:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001834:	dc11      	bgt.n	800185a <mpu_set_gyro_fsr+0x56>
 8001836:	2bfa      	cmp	r3, #250	@ 0xfa
 8001838:	d003      	beq.n	8001842 <mpu_set_gyro_fsr+0x3e>
 800183a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800183e:	d003      	beq.n	8001848 <mpu_set_gyro_fsr+0x44>
 8001840:	e00b      	b.n	800185a <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001842:	2300      	movs	r3, #0
 8001844:	73fb      	strb	r3, [r7, #15]
        break;
 8001846:	e00b      	b.n	8001860 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001848:	2308      	movs	r3, #8
 800184a:	73fb      	strb	r3, [r7, #15]
        break;
 800184c:	e008      	b.n	8001860 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 800184e:	2310      	movs	r3, #16
 8001850:	73fb      	strb	r3, [r7, #15]
        break;
 8001852:	e005      	b.n	8001860 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001854:	2318      	movs	r3, #24
 8001856:	73fb      	strb	r3, [r7, #15]
        break;
 8001858:	e002      	b.n	8001860 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 800185a:	f04f 33ff 	mov.w	r3, #4294967295
 800185e:	e028      	b.n	80018b2 <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001860:	4b16      	ldr	r3, [pc, #88]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 8001862:	7a1a      	ldrb	r2, [r3, #8]
 8001864:	7bfb      	ldrb	r3, [r7, #15]
 8001866:	08db      	lsrs	r3, r3, #3
 8001868:	b2db      	uxtb	r3, r3
 800186a:	429a      	cmp	r2, r3
 800186c:	d101      	bne.n	8001872 <mpu_set_gyro_fsr+0x6e>
        return 0;
 800186e:	2300      	movs	r3, #0
 8001870:	e01f      	b.n	80018b2 <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001872:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	b299      	uxth	r1, r3
 800187c:	4b0f      	ldr	r3, [pc, #60]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	799b      	ldrb	r3, [r3, #6]
 8001882:	461a      	mov	r2, r3
 8001884:	2305      	movs	r3, #5
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	2301      	movs	r3, #1
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	f107 030f 	add.w	r3, r7, #15
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2301      	movs	r3, #1
 8001894:	480a      	ldr	r0, [pc, #40]	@ (80018c0 <mpu_set_gyro_fsr+0xbc>)
 8001896:	f008 ff25 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d002      	beq.n	80018a6 <mpu_set_gyro_fsr+0xa2>
        return -1;
 80018a0:	f04f 33ff 	mov.w	r3, #4294967295
 80018a4:	e005      	b.n	80018b2 <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	08db      	lsrs	r3, r3, #3
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	4b03      	ldr	r3, [pc, #12]	@ (80018bc <mpu_set_gyro_fsr+0xb8>)
 80018ae:	721a      	strb	r2, [r3, #8]
    return 0;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000000 	.word	0x20000000
 80018c0:	20000328 	.word	0x20000328

080018c4 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80018cc:	4b19      	ldr	r3, [pc, #100]	@ (8001934 <mpu_get_accel_fsr+0x70>)
 80018ce:	7a5b      	ldrb	r3, [r3, #9]
 80018d0:	2b03      	cmp	r3, #3
 80018d2:	d81b      	bhi.n	800190c <mpu_get_accel_fsr+0x48>
 80018d4:	a201      	add	r2, pc, #4	@ (adr r2, 80018dc <mpu_get_accel_fsr+0x18>)
 80018d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018da:	bf00      	nop
 80018dc:	080018ed 	.word	0x080018ed
 80018e0:	080018f5 	.word	0x080018f5
 80018e4:	080018fd 	.word	0x080018fd
 80018e8:	08001905 	.word	0x08001905
    case INV_FSR_2G:
        fsr[0] = 2;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2202      	movs	r2, #2
 80018f0:	701a      	strb	r2, [r3, #0]
        break;
 80018f2:	e00e      	b.n	8001912 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2204      	movs	r2, #4
 80018f8:	701a      	strb	r2, [r3, #0]
        break;
 80018fa:	e00a      	b.n	8001912 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2208      	movs	r2, #8
 8001900:	701a      	strb	r2, [r3, #0]
        break;
 8001902:	e006      	b.n	8001912 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2210      	movs	r2, #16
 8001908:	701a      	strb	r2, [r3, #0]
        break;
 800190a:	e002      	b.n	8001912 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 800190c:	f04f 33ff 	mov.w	r3, #4294967295
 8001910:	e00a      	b.n	8001928 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8001912:	4b08      	ldr	r3, [pc, #32]	@ (8001934 <mpu_get_accel_fsr+0x70>)
 8001914:	7cdb      	ldrb	r3, [r3, #19]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	b2da      	uxtb	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	701a      	strb	r2, [r3, #0]
    return 0;
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	20000000 	.word	0x20000000

08001938 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af04      	add	r7, sp, #16
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001942:	4b34      	ldr	r3, [pc, #208]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 8001944:	7a9b      	ldrb	r3, [r3, #10]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d102      	bne.n	8001950 <mpu_set_accel_fsr+0x18>
        return -1;
 800194a:	f04f 33ff 	mov.w	r3, #4294967295
 800194e:	e05d      	b.n	8001a0c <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	3b02      	subs	r3, #2
 8001954:	2b0e      	cmp	r3, #14
 8001956:	d82d      	bhi.n	80019b4 <mpu_set_accel_fsr+0x7c>
 8001958:	a201      	add	r2, pc, #4	@ (adr r2, 8001960 <mpu_set_accel_fsr+0x28>)
 800195a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195e:	bf00      	nop
 8001960:	0800199d 	.word	0x0800199d
 8001964:	080019b5 	.word	0x080019b5
 8001968:	080019a3 	.word	0x080019a3
 800196c:	080019b5 	.word	0x080019b5
 8001970:	080019b5 	.word	0x080019b5
 8001974:	080019b5 	.word	0x080019b5
 8001978:	080019a9 	.word	0x080019a9
 800197c:	080019b5 	.word	0x080019b5
 8001980:	080019b5 	.word	0x080019b5
 8001984:	080019b5 	.word	0x080019b5
 8001988:	080019b5 	.word	0x080019b5
 800198c:	080019b5 	.word	0x080019b5
 8001990:	080019b5 	.word	0x080019b5
 8001994:	080019b5 	.word	0x080019b5
 8001998:	080019af 	.word	0x080019af
    case 2:
        data = INV_FSR_2G << 3;
 800199c:	2300      	movs	r3, #0
 800199e:	73fb      	strb	r3, [r7, #15]
        break;
 80019a0:	e00b      	b.n	80019ba <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 80019a2:	2308      	movs	r3, #8
 80019a4:	73fb      	strb	r3, [r7, #15]
        break;
 80019a6:	e008      	b.n	80019ba <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 80019a8:	2310      	movs	r3, #16
 80019aa:	73fb      	strb	r3, [r7, #15]
        break;
 80019ac:	e005      	b.n	80019ba <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 80019ae:	2318      	movs	r3, #24
 80019b0:	73fb      	strb	r3, [r7, #15]
        break;
 80019b2:	e002      	b.n	80019ba <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 80019b4:	f04f 33ff 	mov.w	r3, #4294967295
 80019b8:	e028      	b.n	8001a0c <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 80019ba:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 80019bc:	7a5a      	ldrb	r2, [r3, #9]
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	08db      	lsrs	r3, r3, #3
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d101      	bne.n	80019cc <mpu_set_accel_fsr+0x94>
        return 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	e01f      	b.n	8001a0c <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 80019cc:	4b11      	ldr	r3, [pc, #68]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	b299      	uxth	r1, r3
 80019d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	79db      	ldrb	r3, [r3, #7]
 80019dc:	461a      	mov	r2, r3
 80019de:	2305      	movs	r3, #5
 80019e0:	9302      	str	r3, [sp, #8]
 80019e2:	2301      	movs	r3, #1
 80019e4:	9301      	str	r3, [sp, #4]
 80019e6:	f107 030f 	add.w	r3, r7, #15
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	2301      	movs	r3, #1
 80019ee:	480a      	ldr	r0, [pc, #40]	@ (8001a18 <mpu_set_accel_fsr+0xe0>)
 80019f0:	f008 fe78 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d002      	beq.n	8001a00 <mpu_set_accel_fsr+0xc8>
        return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	e005      	b.n	8001a0c <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	08db      	lsrs	r3, r3, #3
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	4b03      	ldr	r3, [pc, #12]	@ (8001a14 <mpu_set_accel_fsr+0xdc>)
 8001a08:	725a      	strb	r2, [r3, #9]
    return 0;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	20000000 	.word	0x20000000
 8001a18:	20000328 	.word	0x20000328

08001a1c <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8001a24:	4b1b      	ldr	r3, [pc, #108]	@ (8001a94 <mpu_get_lpf+0x78>)
 8001a26:	7adb      	ldrb	r3, [r3, #11]
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	2b05      	cmp	r3, #5
 8001a2c:	d826      	bhi.n	8001a7c <mpu_get_lpf+0x60>
 8001a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a34 <mpu_get_lpf+0x18>)
 8001a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a34:	08001a4d 	.word	0x08001a4d
 8001a38:	08001a55 	.word	0x08001a55
 8001a3c:	08001a5d 	.word	0x08001a5d
 8001a40:	08001a65 	.word	0x08001a65
 8001a44:	08001a6d 	.word	0x08001a6d
 8001a48:	08001a75 	.word	0x08001a75
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	22bc      	movs	r2, #188	@ 0xbc
 8001a50:	801a      	strh	r2, [r3, #0]
        break;
 8001a52:	e017      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2262      	movs	r2, #98	@ 0x62
 8001a58:	801a      	strh	r2, [r3, #0]
        break;
 8001a5a:	e013      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	222a      	movs	r2, #42	@ 0x2a
 8001a60:	801a      	strh	r2, [r3, #0]
        break;
 8001a62:	e00f      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2214      	movs	r2, #20
 8001a68:	801a      	strh	r2, [r3, #0]
        break;
 8001a6a:	e00b      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	220a      	movs	r2, #10
 8001a70:	801a      	strh	r2, [r3, #0]
        break;
 8001a72:	e007      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2205      	movs	r2, #5
 8001a78:	801a      	strh	r2, [r3, #0]
        break;
 8001a7a:	e003      	b.n	8001a84 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	801a      	strh	r2, [r3, #0]
        break;
 8001a82:	bf00      	nop
    }
    return 0;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	20000000 	.word	0x20000000

08001a98 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b088      	sub	sp, #32
 8001a9c:	af04      	add	r7, sp, #16
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001aa2:	4b28      	ldr	r3, [pc, #160]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001aa4:	7a9b      	ldrb	r3, [r3, #10]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d102      	bne.n	8001ab0 <mpu_set_lpf+0x18>
        return -1;
 8001aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8001aae:	e044      	b.n	8001b3a <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 8001ab0:	88fb      	ldrh	r3, [r7, #6]
 8001ab2:	2bbb      	cmp	r3, #187	@ 0xbb
 8001ab4:	d902      	bls.n	8001abc <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	73fb      	strb	r3, [r7, #15]
 8001aba:	e019      	b.n	8001af0 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8001abc:	88fb      	ldrh	r3, [r7, #6]
 8001abe:	2b61      	cmp	r3, #97	@ 0x61
 8001ac0:	d902      	bls.n	8001ac8 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	73fb      	strb	r3, [r7, #15]
 8001ac6:	e013      	b.n	8001af0 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8001ac8:	88fb      	ldrh	r3, [r7, #6]
 8001aca:	2b29      	cmp	r3, #41	@ 0x29
 8001acc:	d902      	bls.n	8001ad4 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	73fb      	strb	r3, [r7, #15]
 8001ad2:	e00d      	b.n	8001af0 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8001ad4:	88fb      	ldrh	r3, [r7, #6]
 8001ad6:	2b13      	cmp	r3, #19
 8001ad8:	d902      	bls.n	8001ae0 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8001ada:	2304      	movs	r3, #4
 8001adc:	73fb      	strb	r3, [r7, #15]
 8001ade:	e007      	b.n	8001af0 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	2b09      	cmp	r3, #9
 8001ae4:	d902      	bls.n	8001aec <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8001ae6:	2305      	movs	r3, #5
 8001ae8:	73fb      	strb	r3, [r7, #15]
 8001aea:	e001      	b.n	8001af0 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8001aec:	2306      	movs	r3, #6
 8001aee:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8001af0:	4b14      	ldr	r3, [pc, #80]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001af2:	7ada      	ldrb	r2, [r3, #11]
 8001af4:	7bfb      	ldrb	r3, [r7, #15]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d101      	bne.n	8001afe <mpu_set_lpf+0x66>
        return 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	e01d      	b.n	8001b3a <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8001afe:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	b299      	uxth	r1, r3
 8001b08:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	789b      	ldrb	r3, [r3, #2]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	2305      	movs	r3, #5
 8001b12:	9302      	str	r3, [sp, #8]
 8001b14:	2301      	movs	r3, #1
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	f107 030f 	add.w	r3, r7, #15
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	2301      	movs	r3, #1
 8001b20:	4809      	ldr	r0, [pc, #36]	@ (8001b48 <mpu_set_lpf+0xb0>)
 8001b22:	f008 fddf 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d002      	beq.n	8001b32 <mpu_set_lpf+0x9a>
        return -1;
 8001b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b30:	e003      	b.n	8001b3a <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 8001b32:	7bfa      	ldrb	r2, [r7, #15]
 8001b34:	4b03      	ldr	r3, [pc, #12]	@ (8001b44 <mpu_set_lpf+0xac>)
 8001b36:	72da      	strb	r2, [r3, #11]
    return 0;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000000 	.word	0x20000000
 8001b48:	20000328 	.word	0x20000328

08001b4c <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8001b54:	4b09      	ldr	r3, [pc, #36]	@ (8001b7c <mpu_get_sample_rate+0x30>)
 8001b56:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d002      	beq.n	8001b64 <mpu_get_sample_rate+0x18>
        return -1;
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b62:	e004      	b.n	8001b6e <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8001b64:	4b05      	ldr	r3, [pc, #20]	@ (8001b7c <mpu_get_sample_rate+0x30>)
 8001b66:	89da      	ldrh	r2, [r3, #14]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	801a      	strh	r2, [r3, #0]
    return 0;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000000 	.word	0x20000000

08001b80 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af04      	add	r7, sp, #16
 8001b86:	4603      	mov	r3, r0
 8001b88:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001b8a:	4b34      	ldr	r3, [pc, #208]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001b8c:	7a9b      	ldrb	r3, [r3, #10]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d102      	bne.n	8001b98 <mpu_set_sample_rate+0x18>
        return -1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
 8001b96:	e05c      	b.n	8001c52 <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 8001b98:	4b30      	ldr	r3, [pc, #192]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001b9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d002      	beq.n	8001ba8 <mpu_set_sample_rate+0x28>
        return -1;
 8001ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba6:	e054      	b.n	8001c52 <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8001ba8:	4b2c      	ldr	r3, [pc, #176]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001baa:	7d1b      	ldrb	r3, [r3, #20]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d00f      	beq.n	8001bd0 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8001bb0:	88fb      	ldrh	r3, [r7, #6]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d009      	beq.n	8001bca <mpu_set_sample_rate+0x4a>
 8001bb6:	88fb      	ldrh	r3, [r7, #6]
 8001bb8:	2b28      	cmp	r3, #40	@ 0x28
 8001bba:	d806      	bhi.n	8001bca <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8001bbc:	88fb      	ldrh	r3, [r7, #6]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff fbf1 	bl	80013a8 <mpu_lp_accel_mode>
                return 0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	e043      	b.n	8001c52 <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff fbec 	bl	80013a8 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	d802      	bhi.n	8001bdc <mpu_set_sample_rate+0x5c>
            rate = 4;
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	80fb      	strh	r3, [r7, #6]
 8001bda:	e006      	b.n	8001bea <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8001bdc:	88fb      	ldrh	r3, [r7, #6]
 8001bde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001be2:	d902      	bls.n	8001bea <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8001be4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001be8:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bf0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8001bfc:	4b17      	ldr	r3, [pc, #92]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	b299      	uxth	r1, r3
 8001c06:	4b15      	ldr	r3, [pc, #84]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	785b      	ldrb	r3, [r3, #1]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	2305      	movs	r3, #5
 8001c10:	9302      	str	r3, [sp, #8]
 8001c12:	2301      	movs	r3, #1
 8001c14:	9301      	str	r3, [sp, #4]
 8001c16:	f107 030f 	add.w	r3, r7, #15
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	4810      	ldr	r0, [pc, #64]	@ (8001c60 <mpu_set_sample_rate+0xe0>)
 8001c20:	f008 fd60 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d002      	beq.n	8001c30 <mpu_set_sample_rate+0xb0>
            return -1;
 8001c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2e:	e010      	b.n	8001c52 <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	3301      	adds	r3, #1
 8001c34:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c38:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	4b07      	ldr	r3, [pc, #28]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001c40:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8001c42:	4b06      	ldr	r3, [pc, #24]	@ (8001c5c <mpu_set_sample_rate+0xdc>)
 8001c44:	89db      	ldrh	r3, [r3, #14]
 8001c46:	085b      	lsrs	r3, r3, #1
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff ff24 	bl	8001a98 <mpu_set_lpf>
        return 0;
 8001c50:	2300      	movs	r3, #0
    }
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	20000328 	.word	0x20000328

08001c64 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001c6c:	4b14      	ldr	r3, [pc, #80]	@ (8001cc0 <mpu_get_gyro_sens+0x5c>)
 8001c6e:	7a1b      	ldrb	r3, [r3, #8]
 8001c70:	2b03      	cmp	r3, #3
 8001c72:	d81b      	bhi.n	8001cac <mpu_get_gyro_sens+0x48>
 8001c74:	a201      	add	r2, pc, #4	@ (adr r2, 8001c7c <mpu_get_gyro_sens+0x18>)
 8001c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c7a:	bf00      	nop
 8001c7c:	08001c8d 	.word	0x08001c8d
 8001c80:	08001c95 	.word	0x08001c95
 8001c84:	08001c9d 	.word	0x08001c9d
 8001c88:	08001ca5 	.word	0x08001ca5
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8001cc4 <mpu_get_gyro_sens+0x60>)
 8001c90:	601a      	str	r2, [r3, #0]
        break;
 8001c92:	e00e      	b.n	8001cb2 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a0c      	ldr	r2, [pc, #48]	@ (8001cc8 <mpu_get_gyro_sens+0x64>)
 8001c98:	601a      	str	r2, [r3, #0]
        break;
 8001c9a:	e00a      	b.n	8001cb2 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	@ (8001ccc <mpu_get_gyro_sens+0x68>)
 8001ca0:	601a      	str	r2, [r3, #0]
        break;
 8001ca2:	e006      	b.n	8001cb2 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd0 <mpu_get_gyro_sens+0x6c>)
 8001ca8:	601a      	str	r2, [r3, #0]
        break;
 8001caa:	e002      	b.n	8001cb2 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8001cac:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb0:	e000      	b.n	8001cb4 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	43030000 	.word	0x43030000
 8001cc8:	42830000 	.word	0x42830000
 8001ccc:	42033333 	.word	0x42033333
 8001cd0:	41833333 	.word	0x41833333

08001cd4 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d4c <mpu_get_accel_sens+0x78>)
 8001cde:	7a5b      	ldrb	r3, [r3, #9]
 8001ce0:	2b03      	cmp	r3, #3
 8001ce2:	d81f      	bhi.n	8001d24 <mpu_get_accel_sens+0x50>
 8001ce4:	a201      	add	r2, pc, #4	@ (adr r2, 8001cec <mpu_get_accel_sens+0x18>)
 8001ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cea:	bf00      	nop
 8001cec:	08001cfd 	.word	0x08001cfd
 8001cf0:	08001d07 	.word	0x08001d07
 8001cf4:	08001d11 	.word	0x08001d11
 8001cf8:	08001d1b 	.word	0x08001d1b
    case INV_FSR_2G:
        sens[0] = 16384;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d02:	801a      	strh	r2, [r3, #0]
        break;
 8001d04:	e011      	b.n	8001d2a <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8001d0c:	801a      	strh	r2, [r3, #0]
        break;
 8001d0e:	e00c      	b.n	8001d2a <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d16:	801a      	strh	r2, [r3, #0]
        break;
 8001d18:	e007      	b.n	8001d2a <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001d20:	801a      	strh	r2, [r3, #0]
        break;
 8001d22:	e002      	b.n	8001d2a <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8001d24:	f04f 33ff 	mov.w	r3, #4294967295
 8001d28:	e00a      	b.n	8001d40 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8001d2a:	4b08      	ldr	r3, [pc, #32]	@ (8001d4c <mpu_get_accel_sens+0x78>)
 8001d2c:	7cdb      	ldrb	r3, [r3, #19]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d005      	beq.n	8001d3e <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	881b      	ldrh	r3, [r3, #0]
 8001d36:	085b      	lsrs	r3, r3, #1
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	801a      	strh	r2, [r3, #0]
    return 0;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	20000000 	.word	0x20000000

08001d50 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8001d58:	4b05      	ldr	r3, [pc, #20]	@ (8001d70 <mpu_get_fifo_config+0x20>)
 8001d5a:	7c1a      	ldrb	r2, [r3, #16]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	701a      	strb	r2, [r3, #0]
    return 0;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	20000000 	.word	0x20000000

08001d74 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	f023 0301 	bic.w	r3, r3, #1
 8001d88:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8001d8a:	4b22      	ldr	r3, [pc, #136]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001d8c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <mpu_configure_fifo+0x24>
        return 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	e038      	b.n	8001e0a <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8001d98:	4b1e      	ldr	r3, [pc, #120]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001d9a:	7a9b      	ldrb	r3, [r3, #10]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <mpu_configure_fifo+0x32>
            return -1;
 8001da0:	f04f 33ff 	mov.w	r3, #4294967295
 8001da4:	e031      	b.n	8001e0a <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8001da6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001da8:	7c1b      	ldrb	r3, [r3, #16]
 8001daa:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8001dac:	4b19      	ldr	r3, [pc, #100]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001dae:	7a9a      	ldrb	r2, [r3, #10]
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	4013      	ands	r3, r2
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001db8:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8001dba:	4b16      	ldr	r3, [pc, #88]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001dbc:	7c1b      	ldrb	r3, [r3, #16]
 8001dbe:	79fa      	ldrb	r2, [r7, #7]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d003      	beq.n	8001dcc <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8001dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	e001      	b.n	8001dd0 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d103      	bne.n	8001dde <mpu_configure_fifo+0x6a>
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001dd8:	7d1b      	ldrb	r3, [r3, #20]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d003      	beq.n	8001de6 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8001dde:	2001      	movs	r0, #1
 8001de0:	f7ff f938 	bl	8001054 <set_int_enable>
 8001de4:	e002      	b.n	8001dec <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8001de6:	2000      	movs	r0, #0
 8001de8:	f7ff f934 	bl	8001054 <set_int_enable>
        if (sensors) {
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00a      	beq.n	8001e08 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8001df2:	f7ff fb6b 	bl	80014cc <mpu_reset_fifo>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d005      	beq.n	8001e08 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8001dfc:	4a05      	ldr	r2, [pc, #20]	@ (8001e14 <mpu_configure_fifo+0xa0>)
 8001dfe:	7afb      	ldrb	r3, [r7, #11]
 8001e00:	7413      	strb	r3, [r2, #16]
                return -1;
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
 8001e06:	e000      	b.n	8001e0a <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8001e08:	68fb      	ldr	r3, [r7, #12]
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000000 	.word	0x20000000

08001e18 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b088      	sub	sp, #32
 8001e1c:	af04      	add	r7, sp, #16
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d002      	beq.n	8001e32 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	73fb      	strb	r3, [r7, #15]
 8001e30:	e007      	b.n	8001e42 <mpu_set_sensors+0x2a>
    else if (sensors)
 8001e32:	79fb      	ldrb	r3, [r7, #7]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d002      	beq.n	8001e3e <mpu_set_sensors+0x26>
        data = 0;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	73fb      	strb	r3, [r7, #15]
 8001e3c:	e001      	b.n	8001e42 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8001e3e:	2340      	movs	r3, #64	@ 0x40
 8001e40:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8001e42:	4b40      	ldr	r3, [pc, #256]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	b299      	uxth	r1, r3
 8001e4c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	7c9b      	ldrb	r3, [r3, #18]
 8001e52:	461a      	mov	r2, r3
 8001e54:	2305      	movs	r3, #5
 8001e56:	9302      	str	r3, [sp, #8]
 8001e58:	2301      	movs	r3, #1
 8001e5a:	9301      	str	r3, [sp, #4]
 8001e5c:	f107 030f 	add.w	r3, r7, #15
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	2301      	movs	r3, #1
 8001e64:	4838      	ldr	r0, [pc, #224]	@ (8001f48 <mpu_set_sensors+0x130>)
 8001e66:	f008 fc3d 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d005      	beq.n	8001e7c <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 8001e70:	4b34      	ldr	r3, [pc, #208]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	729a      	strb	r2, [r3, #10]
        return -1;
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7a:	e05f      	b.n	8001f3c <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8001e7c:	7bfb      	ldrb	r3, [r7, #15]
 8001e7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	4b2f      	ldr	r3, [pc, #188]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001e86:	731a      	strb	r2, [r3, #12]

    data = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d104      	bne.n	8001ea0 <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 8001e96:	7bfb      	ldrb	r3, [r7, #15]
 8001e98:	f043 0304 	orr.w	r3, r3, #4
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	f003 0320 	and.w	r3, r3, #32
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d104      	bne.n	8001eb4 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
 8001eac:	f043 0302 	orr.w	r3, r3, #2
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	f003 0310 	and.w	r3, r3, #16
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d104      	bne.n	8001ec8 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d104      	bne.n	8001edc <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
 8001ed4:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8001edc:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	b299      	uxth	r1, r3
 8001ee6:	4b17      	ldr	r3, [pc, #92]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	7cdb      	ldrb	r3, [r3, #19]
 8001eec:	461a      	mov	r2, r3
 8001eee:	2305      	movs	r3, #5
 8001ef0:	9302      	str	r3, [sp, #8]
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	9301      	str	r3, [sp, #4]
 8001ef6:	f107 030f 	add.w	r3, r7, #15
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	2301      	movs	r3, #1
 8001efe:	4812      	ldr	r0, [pc, #72]	@ (8001f48 <mpu_set_sensors+0x130>)
 8001f00:	f008 fbf0 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d005      	beq.n	8001f16 <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	729a      	strb	r2, [r3, #10]
        return -1;
 8001f10:	f04f 33ff 	mov.w	r3, #4294967295
 8001f14:	e012      	b.n	8001f3c <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d005      	beq.n	8001f28 <mpu_set_sensors+0x110>
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	2b08      	cmp	r3, #8
 8001f20:	d002      	beq.n	8001f28 <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8001f22:	2000      	movs	r0, #0
 8001f24:	f000 f9ac 	bl	8002280 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8001f28:	4a06      	ldr	r2, [pc, #24]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8001f2e:	4b05      	ldr	r3, [pc, #20]	@ (8001f44 <mpu_set_sensors+0x12c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8001f34:	2032      	movs	r0, #50	@ 0x32
 8001f36:	f007 fde5 	bl	8009b04 <HAL_Delay>
    return 0;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000000 	.word	0x20000000
 8001f48:	20000328 	.word	0x20000328

08001f4c <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	@ 0x28
 8001f50:	af04      	add	r7, sp, #16
 8001f52:	4603      	mov	r3, r0
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
 8001f58:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8001f5a:	4b48      	ldr	r3, [pc, #288]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001f5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d102      	bne.n	8001f6a <mpu_read_fifo_stream+0x1e>
        return -1;
 8001f64:	f04f 33ff 	mov.w	r3, #4294967295
 8001f68:	e083      	b.n	8002072 <mpu_read_fifo_stream+0x126>
    if (!st.chip_cfg.sensors)
 8001f6a:	4b44      	ldr	r3, [pc, #272]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001f6c:	7a9b      	ldrb	r3, [r3, #10]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d102      	bne.n	8001f78 <mpu_read_fifo_stream+0x2c>
        return -1;
 8001f72:	f04f 33ff 	mov.w	r3, #4294967295
 8001f76:	e07c      	b.n	8002072 <mpu_read_fifo_stream+0x126>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8001f78:	4b40      	ldr	r3, [pc, #256]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	b299      	uxth	r1, r3
 8001f82:	4b3e      	ldr	r3, [pc, #248]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	7a9b      	ldrb	r3, [r3, #10]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	2305      	movs	r3, #5
 8001f8c:	9302      	str	r3, [sp, #8]
 8001f8e:	2302      	movs	r3, #2
 8001f90:	9301      	str	r3, [sp, #4]
 8001f92:	f107 0314 	add.w	r3, r7, #20
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	2301      	movs	r3, #1
 8001f9a:	4839      	ldr	r0, [pc, #228]	@ (8002080 <mpu_read_fifo_stream+0x134>)
 8001f9c:	f008 fc9c 	bl	800a8d8 <HAL_I2C_Mem_Read>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d002      	beq.n	8001fac <mpu_read_fifo_stream+0x60>
        return -1;
 8001fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8001faa:	e062      	b.n	8002072 <mpu_read_fifo_stream+0x126>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8001fac:	7d3b      	ldrb	r3, [r7, #20]
 8001fae:	b21b      	sxth	r3, r3
 8001fb0:	021b      	lsls	r3, r3, #8
 8001fb2:	b21a      	sxth	r2, r3
 8001fb4:	7d7b      	ldrb	r3, [r7, #21]
 8001fb6:	b21b      	sxth	r3, r3
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	b21b      	sxth	r3, r3
 8001fbc:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8001fbe:	8afa      	ldrh	r2, [r7, #22]
 8001fc0:	89fb      	ldrh	r3, [r7, #14]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d205      	bcs.n	8001fd2 <mpu_read_fifo_stream+0x86>
        more[0] = 0;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
        return -1;
 8001fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd0:	e04f      	b.n	8002072 <mpu_read_fifo_stream+0x126>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8001fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	885b      	ldrh	r3, [r3, #2]
 8001fd8:	085b      	lsrs	r3, r3, #1
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	8afa      	ldrh	r2, [r7, #22]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d923      	bls.n	800202a <mpu_read_fifo_stream+0xde>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8001fe2:	4b26      	ldr	r3, [pc, #152]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	b299      	uxth	r1, r3
 8001fec:	4b23      	ldr	r3, [pc, #140]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	7c5b      	ldrb	r3, [r3, #17]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	2305      	movs	r3, #5
 8001ff6:	9302      	str	r3, [sp, #8]
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	9301      	str	r3, [sp, #4]
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	9300      	str	r3, [sp, #0]
 8002002:	2301      	movs	r3, #1
 8002004:	481e      	ldr	r0, [pc, #120]	@ (8002080 <mpu_read_fifo_stream+0x134>)
 8002006:	f008 fc67 	bl	800a8d8 <HAL_I2C_Mem_Read>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d002      	beq.n	8002016 <mpu_read_fifo_stream+0xca>
            return -1;
 8002010:	f04f 33ff 	mov.w	r3, #4294967295
 8002014:	e02d      	b.n	8002072 <mpu_read_fifo_stream+0x126>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8002016:	7d3b      	ldrb	r3, [r7, #20]
 8002018:	f003 0310 	and.w	r3, r3, #16
 800201c:	2b00      	cmp	r3, #0
 800201e:	d004      	beq.n	800202a <mpu_read_fifo_stream+0xde>
            mpu_reset_fifo();
 8002020:	f7ff fa54 	bl	80014cc <mpu_reset_fifo>
            return -2;
 8002024:	f06f 0301 	mvn.w	r3, #1
 8002028:	e023      	b.n	8002072 <mpu_read_fifo_stream+0x126>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 800202a:	4b14      	ldr	r3, [pc, #80]	@ (800207c <mpu_read_fifo_stream+0x130>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	b299      	uxth	r1, r3
 8002034:	4b11      	ldr	r3, [pc, #68]	@ (800207c <mpu_read_fifo_stream+0x130>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	7adb      	ldrb	r3, [r3, #11]
 800203a:	461a      	mov	r2, r3
 800203c:	2305      	movs	r3, #5
 800203e:	9302      	str	r3, [sp, #8]
 8002040:	89fb      	ldrh	r3, [r7, #14]
 8002042:	9301      	str	r3, [sp, #4]
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2301      	movs	r3, #1
 800204a:	480d      	ldr	r0, [pc, #52]	@ (8002080 <mpu_read_fifo_stream+0x134>)
 800204c:	f008 fc44 	bl	800a8d8 <HAL_I2C_Mem_Read>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d002      	beq.n	800205c <mpu_read_fifo_stream+0x110>
        return -1;
 8002056:	f04f 33ff 	mov.w	r3, #4294967295
 800205a:	e00a      	b.n	8002072 <mpu_read_fifo_stream+0x126>
    more[0] = fifo_count / length - 1;
 800205c:	8afa      	ldrh	r2, [r7, #22]
 800205e:	89fb      	ldrh	r3, [r7, #14]
 8002060:	fbb2 f3f3 	udiv	r3, r2, r3
 8002064:	b29b      	uxth	r3, r3
 8002066:	b2db      	uxtb	r3, r3
 8002068:	3b01      	subs	r3, #1
 800206a:	b2da      	uxtb	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	701a      	strb	r2, [r3, #0]
    return 0;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000000 	.word	0x20000000
 8002080:	20000328 	.word	0x20000328

08002084 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b088      	sub	sp, #32
 8002088:	af04      	add	r7, sp, #16
 800208a:	4603      	mov	r3, r0
 800208c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800208e:	4b7a      	ldr	r3, [pc, #488]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002090:	7c9b      	ldrb	r3, [r3, #18]
 8002092:	79fa      	ldrb	r2, [r7, #7]
 8002094:	429a      	cmp	r2, r3
 8002096:	d101      	bne.n	800209c <mpu_set_bypass+0x18>
        return 0;
 8002098:	2300      	movs	r3, #0
 800209a:	e0e8      	b.n	800226e <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d06b      	beq.n	800217a <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80020a2:	4b75      	ldr	r3, [pc, #468]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	b299      	uxth	r1, r3
 80020ac:	4b72      	ldr	r3, [pc, #456]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	791b      	ldrb	r3, [r3, #4]
 80020b2:	461a      	mov	r2, r3
 80020b4:	2305      	movs	r3, #5
 80020b6:	9302      	str	r3, [sp, #8]
 80020b8:	2301      	movs	r3, #1
 80020ba:	9301      	str	r3, [sp, #4]
 80020bc:	f107 030f 	add.w	r3, r7, #15
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	2301      	movs	r3, #1
 80020c4:	486d      	ldr	r0, [pc, #436]	@ (800227c <mpu_set_bypass+0x1f8>)
 80020c6:	f008 fc07 	bl	800a8d8 <HAL_I2C_Mem_Read>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d002      	beq.n	80020d6 <mpu_set_bypass+0x52>
            return -1;
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295
 80020d4:	e0cb      	b.n	800226e <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
 80020d8:	f023 0320 	bic.w	r3, r3, #32
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80020e0:	4b65      	ldr	r3, [pc, #404]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	b299      	uxth	r1, r3
 80020ea:	4b63      	ldr	r3, [pc, #396]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	791b      	ldrb	r3, [r3, #4]
 80020f0:	461a      	mov	r2, r3
 80020f2:	2305      	movs	r3, #5
 80020f4:	9302      	str	r3, [sp, #8]
 80020f6:	2301      	movs	r3, #1
 80020f8:	9301      	str	r3, [sp, #4]
 80020fa:	f107 030f 	add.w	r3, r7, #15
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	2301      	movs	r3, #1
 8002102:	485e      	ldr	r0, [pc, #376]	@ (800227c <mpu_set_bypass+0x1f8>)
 8002104:	f008 faee 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d002      	beq.n	8002114 <mpu_set_bypass+0x90>
            return -1;
 800210e:	f04f 33ff 	mov.w	r3, #4294967295
 8002112:	e0ac      	b.n	800226e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 8002114:	2003      	movs	r0, #3
 8002116:	f007 fcf5 	bl	8009b04 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 800211a:	2302      	movs	r3, #2
 800211c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 800211e:	4b56      	ldr	r3, [pc, #344]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002120:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002124:	2b00      	cmp	r3, #0
 8002126:	d004      	beq.n	8002132 <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 8002128:	7bfb      	ldrb	r3, [r7, #15]
 800212a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800212e:	b2db      	uxtb	r3, r3
 8002130:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002132:	4b51      	ldr	r3, [pc, #324]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002134:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002138:	2b00      	cmp	r3, #0
 800213a:	d004      	beq.n	8002146 <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800213c:	7bfb      	ldrb	r3, [r7, #15]
 800213e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002142:	b2db      	uxtb	r3, r3
 8002144:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002146:	4b4c      	ldr	r3, [pc, #304]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	b299      	uxth	r1, r3
 8002150:	4b49      	ldr	r3, [pc, #292]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	7d1b      	ldrb	r3, [r3, #20]
 8002156:	461a      	mov	r2, r3
 8002158:	2305      	movs	r3, #5
 800215a:	9302      	str	r3, [sp, #8]
 800215c:	2301      	movs	r3, #1
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	f107 030f 	add.w	r3, r7, #15
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	2301      	movs	r3, #1
 8002168:	4844      	ldr	r0, [pc, #272]	@ (800227c <mpu_set_bypass+0x1f8>)
 800216a:	f008 fabb 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d078      	beq.n	8002266 <mpu_set_bypass+0x1e2>
            return -1;
 8002174:	f04f 33ff 	mov.w	r3, #4294967295
 8002178:	e079      	b.n	800226e <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800217a:	4b3f      	ldr	r3, [pc, #252]	@ (8002278 <mpu_set_bypass+0x1f4>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	b299      	uxth	r1, r3
 8002184:	4b3c      	ldr	r3, [pc, #240]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	791b      	ldrb	r3, [r3, #4]
 800218a:	461a      	mov	r2, r3
 800218c:	2305      	movs	r3, #5
 800218e:	9302      	str	r3, [sp, #8]
 8002190:	2301      	movs	r3, #1
 8002192:	9301      	str	r3, [sp, #4]
 8002194:	f107 030f 	add.w	r3, r7, #15
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	2301      	movs	r3, #1
 800219c:	4837      	ldr	r0, [pc, #220]	@ (800227c <mpu_set_bypass+0x1f8>)
 800219e:	f008 fb9b 	bl	800a8d8 <HAL_I2C_Mem_Read>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d002      	beq.n	80021ae <mpu_set_bypass+0x12a>
            return -1;
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ac:	e05f      	b.n	800226e <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80021ae:	4b32      	ldr	r3, [pc, #200]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80021b0:	7a9b      	ldrb	r3, [r3, #10]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d005      	beq.n	80021c6 <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
 80021bc:	f043 0320 	orr.w	r3, r3, #32
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	73fb      	strb	r3, [r7, #15]
 80021c4:	e004      	b.n	80021d0 <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
 80021c8:	f023 0320 	bic.w	r3, r3, #32
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80021d0:	4b29      	ldr	r3, [pc, #164]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	b299      	uxth	r1, r3
 80021da:	4b27      	ldr	r3, [pc, #156]	@ (8002278 <mpu_set_bypass+0x1f4>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	791b      	ldrb	r3, [r3, #4]
 80021e0:	461a      	mov	r2, r3
 80021e2:	2305      	movs	r3, #5
 80021e4:	9302      	str	r3, [sp, #8]
 80021e6:	2301      	movs	r3, #1
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	f107 030f 	add.w	r3, r7, #15
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	2301      	movs	r3, #1
 80021f2:	4822      	ldr	r0, [pc, #136]	@ (800227c <mpu_set_bypass+0x1f8>)
 80021f4:	f008 fa76 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d002      	beq.n	8002204 <mpu_set_bypass+0x180>
            return -1;
 80021fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002202:	e034      	b.n	800226e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 8002204:	2003      	movs	r0, #3
 8002206:	f007 fc7d 	bl	8009b04 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 800220a:	4b1b      	ldr	r3, [pc, #108]	@ (8002278 <mpu_set_bypass+0x1f4>)
 800220c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 8002214:	2380      	movs	r3, #128	@ 0x80
 8002216:	73fb      	strb	r3, [r7, #15]
 8002218:	e001      	b.n	800221e <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 800221a:	2300      	movs	r3, #0
 800221c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800221e:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002220:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002224:	2b00      	cmp	r3, #0
 8002226:	d004      	beq.n	8002232 <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800222e:	b2db      	uxtb	r3, r3
 8002230:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002232:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	b299      	uxth	r1, r3
 800223c:	4b0e      	ldr	r3, [pc, #56]	@ (8002278 <mpu_set_bypass+0x1f4>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	7d1b      	ldrb	r3, [r3, #20]
 8002242:	461a      	mov	r2, r3
 8002244:	2305      	movs	r3, #5
 8002246:	9302      	str	r3, [sp, #8]
 8002248:	2301      	movs	r3, #1
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	f107 030f 	add.w	r3, r7, #15
 8002250:	9300      	str	r3, [sp, #0]
 8002252:	2301      	movs	r3, #1
 8002254:	4809      	ldr	r0, [pc, #36]	@ (800227c <mpu_set_bypass+0x1f8>)
 8002256:	f008 fa45 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <mpu_set_bypass+0x1e2>
            return -1;
 8002260:	f04f 33ff 	mov.w	r3, #4294967295
 8002264:	e003      	b.n	800226e <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8002266:	4a04      	ldr	r2, [pc, #16]	@ (8002278 <mpu_set_bypass+0x1f4>)
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	7493      	strb	r3, [r2, #18]
    return 0;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000000 	.word	0x20000000
 800227c:	20000328 	.word	0x20000328

08002280 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af04      	add	r7, sp, #16
 8002286:	4603      	mov	r3, r0
 8002288:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 800228a:	4b23      	ldr	r3, [pc, #140]	@ (8002318 <mpu_set_int_latched+0x98>)
 800228c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002290:	79fa      	ldrb	r2, [r7, #7]
 8002292:	429a      	cmp	r2, r3
 8002294:	d101      	bne.n	800229a <mpu_set_int_latched+0x1a>
        return 0;
 8002296:	2300      	movs	r3, #0
 8002298:	e039      	b.n	800230e <mpu_set_int_latched+0x8e>

    if (enable)
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d002      	beq.n	80022a6 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80022a0:	2330      	movs	r3, #48	@ 0x30
 80022a2:	73fb      	strb	r3, [r7, #15]
 80022a4:	e001      	b.n	80022aa <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 80022a6:	2300      	movs	r3, #0
 80022a8:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 80022aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <mpu_set_int_latched+0x98>)
 80022ac:	7c9b      	ldrb	r3, [r3, #18]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d004      	beq.n	80022bc <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 80022b2:	7bfb      	ldrb	r3, [r7, #15]
 80022b4:	f043 0302 	orr.w	r3, r3, #2
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 80022bc:	4b16      	ldr	r3, [pc, #88]	@ (8002318 <mpu_set_int_latched+0x98>)
 80022be:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d004      	beq.n	80022d0 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 80022c6:	7bfb      	ldrb	r3, [r7, #15]
 80022c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80022d0:	4b11      	ldr	r3, [pc, #68]	@ (8002318 <mpu_set_int_latched+0x98>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	b299      	uxth	r1, r3
 80022da:	4b0f      	ldr	r3, [pc, #60]	@ (8002318 <mpu_set_int_latched+0x98>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	7d1b      	ldrb	r3, [r3, #20]
 80022e0:	461a      	mov	r2, r3
 80022e2:	2305      	movs	r3, #5
 80022e4:	9302      	str	r3, [sp, #8]
 80022e6:	2301      	movs	r3, #1
 80022e8:	9301      	str	r3, [sp, #4]
 80022ea:	f107 030f 	add.w	r3, r7, #15
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	2301      	movs	r3, #1
 80022f2:	480a      	ldr	r0, [pc, #40]	@ (800231c <mpu_set_int_latched+0x9c>)
 80022f4:	f008 f9f6 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d002      	beq.n	8002304 <mpu_set_int_latched+0x84>
        return -1;
 80022fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002302:	e004      	b.n	800230e <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 8002304:	4a04      	ldr	r2, [pc, #16]	@ (8002318 <mpu_set_int_latched+0x98>)
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000000 	.word	0x20000000
 800231c:	20000328 	.word	0x20000328

08002320 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b08a      	sub	sp, #40	@ 0x28
 8002324:	af04      	add	r7, sp, #16
 8002326:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8002328:	4b45      	ldr	r3, [pc, #276]	@ (8002440 <get_accel_prod_shift+0x120>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	b299      	uxth	r1, r3
 8002332:	2305      	movs	r3, #5
 8002334:	9302      	str	r3, [sp, #8]
 8002336:	2304      	movs	r3, #4
 8002338:	9301      	str	r3, [sp, #4]
 800233a:	f107 0310 	add.w	r3, r7, #16
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	2301      	movs	r3, #1
 8002342:	220d      	movs	r2, #13
 8002344:	483f      	ldr	r0, [pc, #252]	@ (8002444 <get_accel_prod_shift+0x124>)
 8002346:	f008 fac7 	bl	800a8d8 <HAL_I2C_Mem_Read>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <get_accel_prod_shift+0x34>
        return 0x07;
 8002350:	2307      	movs	r3, #7
 8002352:	e071      	b.n	8002438 <get_accel_prod_shift+0x118>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8002354:	7c3b      	ldrb	r3, [r7, #16]
 8002356:	10db      	asrs	r3, r3, #3
 8002358:	b25b      	sxtb	r3, r3
 800235a:	f003 031c 	and.w	r3, r3, #28
 800235e:	b25a      	sxtb	r2, r3
 8002360:	7cfb      	ldrb	r3, [r7, #19]
 8002362:	111b      	asrs	r3, r3, #4
 8002364:	b25b      	sxtb	r3, r3
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	b25b      	sxtb	r3, r3
 800236c:	4313      	orrs	r3, r2
 800236e:	b25b      	sxtb	r3, r3
 8002370:	b2db      	uxtb	r3, r3
 8002372:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002374:	7c7b      	ldrb	r3, [r7, #17]
 8002376:	10db      	asrs	r3, r3, #3
 8002378:	b25b      	sxtb	r3, r3
 800237a:	f003 031c 	and.w	r3, r3, #28
 800237e:	b25a      	sxtb	r2, r3
 8002380:	7cfb      	ldrb	r3, [r7, #19]
 8002382:	109b      	asrs	r3, r3, #2
 8002384:	b25b      	sxtb	r3, r3
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	b25b      	sxtb	r3, r3
 800238c:	4313      	orrs	r3, r2
 800238e:	b25b      	sxtb	r3, r3
 8002390:	b2db      	uxtb	r3, r3
 8002392:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002394:	7cbb      	ldrb	r3, [r7, #18]
 8002396:	10db      	asrs	r3, r3, #3
 8002398:	b25b      	sxtb	r3, r3
 800239a:	f003 031c 	and.w	r3, r3, #28
 800239e:	b25a      	sxtb	r2, r3
 80023a0:	7cfb      	ldrb	r3, [r7, #19]
 80023a2:	b25b      	sxtb	r3, r3
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	b25b      	sxtb	r3, r3
 80023aa:	4313      	orrs	r3, r2
 80023ac:	b25b      	sxtb	r3, r3
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80023b2:	2300      	movs	r3, #0
 80023b4:	75fb      	strb	r3, [r7, #23]
 80023b6:	e03b      	b.n	8002430 <get_accel_prod_shift+0x110>
        if (!shift_code[ii]) {
 80023b8:	7dfb      	ldrb	r3, [r7, #23]
 80023ba:	3318      	adds	r3, #24
 80023bc:	443b      	add	r3, r7
 80023be:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d107      	bne.n	80023d6 <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 80023c6:	7dfb      	ldrb	r3, [r7, #23]
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	4413      	add	r3, r2
 80023ce:	f04f 0200 	mov.w	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
            continue;
 80023d4:	e029      	b.n	800242a <get_accel_prod_shift+0x10a>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 80023d6:	7dfb      	ldrb	r3, [r7, #23]
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	4413      	add	r3, r2
 80023de:	4a1a      	ldr	r2, [pc, #104]	@ (8002448 <get_accel_prod_shift+0x128>)
 80023e0:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 80023e2:	e00f      	b.n	8002404 <get_accel_prod_shift+0xe4>
            st_shift[ii] *= 1.034f;
 80023e4:	7dfb      	ldrb	r3, [r7, #23]
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	4413      	add	r3, r2
 80023ec:	edd3 7a00 	vldr	s15, [r3]
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	4413      	add	r3, r2
 80023f8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800244c <get_accel_prod_shift+0x12c>
 80023fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002400:	edc3 7a00 	vstr	s15, [r3]
        while (--shift_code[ii])
 8002404:	7dfb      	ldrb	r3, [r7, #23]
 8002406:	f103 0218 	add.w	r2, r3, #24
 800240a:	443a      	add	r2, r7
 800240c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002410:	3a01      	subs	r2, #1
 8002412:	b2d1      	uxtb	r1, r2
 8002414:	f103 0218 	add.w	r2, r3, #24
 8002418:	443a      	add	r2, r7
 800241a:	f802 1c0c 	strb.w	r1, [r2, #-12]
 800241e:	3318      	adds	r3, #24
 8002420:	443b      	add	r3, r7
 8002422:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1dc      	bne.n	80023e4 <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 800242a:	7dfb      	ldrb	r3, [r7, #23]
 800242c:	3301      	adds	r3, #1
 800242e:	75fb      	strb	r3, [r7, #23]
 8002430:	7dfb      	ldrb	r3, [r7, #23]
 8002432:	2b02      	cmp	r3, #2
 8002434:	d9c0      	bls.n	80023b8 <get_accel_prod_shift+0x98>
    }
    return 0;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20000000 	.word	0x20000000
 8002444:	20000328 	.word	0x20000328
 8002448:	3eae147b 	.word	0x3eae147b
 800244c:	3f845a1d 	.word	0x3f845a1d

08002450 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08a      	sub	sp, #40	@ 0x28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 800245e:	f107 030c 	add.w	r3, r7, #12
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff ff5c 	bl	8002320 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8002468:	2300      	movs	r3, #0
 800246a:	627b      	str	r3, [r7, #36]	@ 0x24
 800246c:	e063      	b.n	8002536 <accel_self_test+0xe6>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	6839      	ldr	r1, [r7, #0]
 800247e:	440b      	add	r3, r1
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	bfb8      	it	lt
 8002488:	425b      	neglt	r3, r3
 800248a:	ee07 3a90 	vmov	s15, r3
 800248e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002492:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8002548 <accel_self_test+0xf8>
 8002496:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800249a:	edc7 7a07 	vstr	s15, [r7, #28]
        if (st_shift[jj]) {
 800249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	3328      	adds	r3, #40	@ 0x28
 80024a4:	443b      	add	r3, r7
 80024a6:	3b1c      	subs	r3, #28
 80024a8:	edd3 7a00 	vldr	s15, [r3]
 80024ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b4:	d023      	beq.n	80024fe <accel_self_test+0xae>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80024b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	3328      	adds	r3, #40	@ 0x28
 80024bc:	443b      	add	r3, r7
 80024be:	3b1c      	subs	r3, #28
 80024c0:	ed93 7a00 	vldr	s14, [r3]
 80024c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80024c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80024d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024d4:	edc7 7a06 	vstr	s15, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 80024d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80024dc:	eef0 7ae7 	vabs.f32	s15, s15
 80024e0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800254c <accel_self_test+0xfc>
 80024e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	dd20      	ble.n	8002530 <accel_self_test+0xe0>
                result |= 1 << jj;
 80024ee:	2201      	movs	r2, #1
 80024f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	6a3a      	ldr	r2, [r7, #32]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	623b      	str	r3, [r7, #32]
 80024fc:	e018      	b.n	8002530 <accel_self_test+0xe0>
        } else if ((st_shift_cust < test.min_g) ||
 80024fe:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002550 <accel_self_test+0x100>
 8002502:	edd7 7a07 	vldr	s15, [r7, #28]
 8002506:	eef4 7ac7 	vcmpe.f32	s15, s14
 800250a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250e:	d408      	bmi.n	8002522 <accel_self_test+0xd2>
            (st_shift_cust > test.max_g))
 8002510:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002554 <accel_self_test+0x104>
        } else if ((st_shift_cust < test.min_g) ||
 8002514:	edd7 7a07 	vldr	s15, [r7, #28]
 8002518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800251c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002520:	dd06      	ble.n	8002530 <accel_self_test+0xe0>
            result |= 1 << jj;
 8002522:	2201      	movs	r2, #1
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	6a3a      	ldr	r2, [r7, #32]
 800252c:	4313      	orrs	r3, r2
 800252e:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8002530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002532:	3301      	adds	r3, #1
 8002534:	627b      	str	r3, [r7, #36]	@ 0x24
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	2b02      	cmp	r3, #2
 800253a:	dd98      	ble.n	800246e <accel_self_test+0x1e>
    }

    return result;
 800253c:	6a3b      	ldr	r3, [r7, #32]
}
 800253e:	4618      	mov	r0, r3
 8002540:	3728      	adds	r7, #40	@ 0x28
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	47800000 	.word	0x47800000
 800254c:	3e0f5c29 	.word	0x3e0f5c29
 8002550:	3e99999a 	.word	0x3e99999a
 8002554:	3f733333 	.word	0x3f733333

08002558 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08c      	sub	sp, #48	@ 0x30
 800255c:	af04      	add	r7, sp, #16
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002566:	4b59      	ldr	r3, [pc, #356]	@ (80026cc <gyro_self_test+0x174>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	b299      	uxth	r1, r3
 8002570:	2305      	movs	r3, #5
 8002572:	9302      	str	r3, [sp, #8]
 8002574:	2303      	movs	r3, #3
 8002576:	9301      	str	r3, [sp, #4]
 8002578:	f107 0308 	add.w	r3, r7, #8
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	2301      	movs	r3, #1
 8002580:	220d      	movs	r2, #13
 8002582:	4853      	ldr	r0, [pc, #332]	@ (80026d0 <gyro_self_test+0x178>)
 8002584:	f008 f9a8 	bl	800a8d8 <HAL_I2C_Mem_Read>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <gyro_self_test+0x3a>
        return 0x07;
 800258e:	2307      	movs	r3, #7
 8002590:	e097      	b.n	80026c2 <gyro_self_test+0x16a>

    tmp[0] &= 0x1F;
 8002592:	7a3b      	ldrb	r3, [r7, #8]
 8002594:	f003 031f 	and.w	r3, r3, #31
 8002598:	b2db      	uxtb	r3, r3
 800259a:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 800259c:	7a7b      	ldrb	r3, [r7, #9]
 800259e:	f003 031f 	and.w	r3, r3, #31
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80025a6:	7abb      	ldrb	r3, [r7, #10]
 80025a8:	f003 031f 	and.w	r3, r3, #31
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80025b0:	2300      	movs	r3, #0
 80025b2:	61fb      	str	r3, [r7, #28]
 80025b4:	e080      	b.n	80026b8 <gyro_self_test+0x160>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	4413      	add	r3, r2
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	6839      	ldr	r1, [r7, #0]
 80025c6:	440b      	add	r3, r1
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	bfb8      	it	lt
 80025d0:	425b      	neglt	r3, r3
 80025d2:	ee07 3a90 	vmov	s15, r3
 80025d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025da:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 80026d4 <gyro_self_test+0x17c>
 80025de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025e2:	edc7 7a04 	vstr	s15, [r7, #16]
        if (tmp[jj]) {
 80025e6:	f107 0208 	add.w	r2, r7, #8
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	4413      	add	r3, r2
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d045      	beq.n	8002680 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 80025f4:	eddf 7a38 	vldr	s15, [pc, #224]	@ 80026d8 <gyro_self_test+0x180>
 80025f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025fc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80026dc <gyro_self_test+0x184>
 8002600:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002604:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 8002608:	e007      	b.n	800261a <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 800260a:	edd7 7a05 	vldr	s15, [r7, #20]
 800260e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80026e0 <gyro_self_test+0x188>
 8002612:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002616:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 800261a:	f107 0208 	add.w	r2, r7, #8
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	4413      	add	r3, r2
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	3b01      	subs	r3, #1
 8002626:	b2d9      	uxtb	r1, r3
 8002628:	f107 0208 	add.w	r2, r7, #8
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	4413      	add	r3, r2
 8002630:	460a      	mov	r2, r1
 8002632:	701a      	strb	r2, [r3, #0]
 8002634:	f107 0208 	add.w	r2, r7, #8
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	4413      	add	r3, r2
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1e3      	bne.n	800260a <gyro_self_test+0xb2>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002642:	edd7 6a04 	vldr	s13, [r7, #16]
 8002646:	ed97 7a05 	vldr	s14, [r7, #20]
 800264a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800264e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002652:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002656:	edc7 7a03 	vstr	s15, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 800265a:	edd7 7a03 	vldr	s15, [r7, #12]
 800265e:	eef0 7ae7 	vabs.f32	s15, s15
 8002662:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80026e4 <gyro_self_test+0x18c>
 8002666:	eef4 7ac7 	vcmpe.f32	s15, s14
 800266a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266e:	dd20      	ble.n	80026b2 <gyro_self_test+0x15a>
                result |= 1 << jj;
 8002670:	2201      	movs	r2, #1
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	4313      	orrs	r3, r2
 800267c:	61bb      	str	r3, [r7, #24]
 800267e:	e018      	b.n	80026b2 <gyro_self_test+0x15a>
        } else if ((st_shift_cust < test.min_dps) ||
 8002680:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002684:	edd7 7a04 	vldr	s15, [r7, #16]
 8002688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800268c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002690:	d408      	bmi.n	80026a4 <gyro_self_test+0x14c>
            (st_shift_cust > test.max_dps))
 8002692:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80026e8 <gyro_self_test+0x190>
        } else if ((st_shift_cust < test.min_dps) ||
 8002696:	edd7 7a04 	vldr	s15, [r7, #16]
 800269a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800269e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a2:	dd06      	ble.n	80026b2 <gyro_self_test+0x15a>
            result |= 1 << jj;
 80026a4:	2201      	movs	r2, #1
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3301      	adds	r3, #1
 80026b6:	61fb      	str	r3, [r7, #28]
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	f77f af7b 	ble.w	80025b6 <gyro_self_test+0x5e>
    }
    return result;
 80026c0:	69bb      	ldr	r3, [r7, #24]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3720      	adds	r7, #32
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20000000 	.word	0x20000000
 80026d0:	20000328 	.word	0x20000328
 80026d4:	47800000 	.word	0x47800000
 80026d8:	00000083 	.word	0x00000083
 80026dc:	454cb000 	.word	0x454cb000
 80026e0:	3f85e354 	.word	0x3f85e354
 80026e4:	3e0f5c29 	.word	0x3e0f5c29
 80026e8:	42d20000 	.word	0x42d20000

080026ec <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 80026ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026f0:	b0bc      	sub	sp, #240	@ 0xf0
 80026f2:	af04      	add	r7, sp, #16
 80026f4:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 80026f8:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80026fc:	4613      	mov	r3, r2
 80026fe:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002702:	2301      	movs	r3, #1
 8002704:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800270e:	4b9c      	ldr	r3, [pc, #624]	@ (8002980 <get_st_biases+0x294>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	b299      	uxth	r1, r3
 8002718:	4b99      	ldr	r3, [pc, #612]	@ (8002980 <get_st_biases+0x294>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	7c9b      	ldrb	r3, [r3, #18]
 800271e:	461a      	mov	r2, r3
 8002720:	2305      	movs	r3, #5
 8002722:	9302      	str	r3, [sp, #8]
 8002724:	2302      	movs	r3, #2
 8002726:	9301      	str	r3, [sp, #4]
 8002728:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	2301      	movs	r3, #1
 8002730:	4894      	ldr	r0, [pc, #592]	@ (8002984 <get_st_biases+0x298>)
 8002732:	f007 ffd7 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d002      	beq.n	8002742 <get_st_biases+0x56>
        return -1;
 800273c:	f04f 33ff 	mov.w	r3, #4294967295
 8002740:	e3dc      	b.n	8002efc <get_st_biases+0x810>
    delay_ms(200);
 8002742:	20c8      	movs	r0, #200	@ 0xc8
 8002744:	f007 f9de 	bl	8009b04 <HAL_Delay>
    data[0] = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 800274e:	4b8c      	ldr	r3, [pc, #560]	@ (8002980 <get_st_biases+0x294>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	b299      	uxth	r1, r3
 8002758:	4b89      	ldr	r3, [pc, #548]	@ (8002980 <get_st_biases+0x294>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	7bdb      	ldrb	r3, [r3, #15]
 800275e:	461a      	mov	r2, r3
 8002760:	2305      	movs	r3, #5
 8002762:	9302      	str	r3, [sp, #8]
 8002764:	2301      	movs	r3, #1
 8002766:	9301      	str	r3, [sp, #4]
 8002768:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	2301      	movs	r3, #1
 8002770:	4884      	ldr	r0, [pc, #528]	@ (8002984 <get_st_biases+0x298>)
 8002772:	f007 ffb7 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d002      	beq.n	8002782 <get_st_biases+0x96>
        return -1;
 800277c:	f04f 33ff 	mov.w	r3, #4294967295
 8002780:	e3bc      	b.n	8002efc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002782:	4b7f      	ldr	r3, [pc, #508]	@ (8002980 <get_st_biases+0x294>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	b299      	uxth	r1, r3
 800278c:	4b7c      	ldr	r3, [pc, #496]	@ (8002980 <get_st_biases+0x294>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	795b      	ldrb	r3, [r3, #5]
 8002792:	461a      	mov	r2, r3
 8002794:	2305      	movs	r3, #5
 8002796:	9302      	str	r3, [sp, #8]
 8002798:	2301      	movs	r3, #1
 800279a:	9301      	str	r3, [sp, #4]
 800279c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	2301      	movs	r3, #1
 80027a4:	4877      	ldr	r0, [pc, #476]	@ (8002984 <get_st_biases+0x298>)
 80027a6:	f007 ff9d 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d002      	beq.n	80027b6 <get_st_biases+0xca>
        return -1;
 80027b0:	f04f 33ff 	mov.w	r3, #4294967295
 80027b4:	e3a2      	b.n	8002efc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80027b6:	4b72      	ldr	r3, [pc, #456]	@ (8002980 <get_st_biases+0x294>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	b299      	uxth	r1, r3
 80027c0:	4b6f      	ldr	r3, [pc, #444]	@ (8002980 <get_st_biases+0x294>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	7c9b      	ldrb	r3, [r3, #18]
 80027c6:	461a      	mov	r2, r3
 80027c8:	2305      	movs	r3, #5
 80027ca:	9302      	str	r3, [sp, #8]
 80027cc:	2301      	movs	r3, #1
 80027ce:	9301      	str	r3, [sp, #4]
 80027d0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	2301      	movs	r3, #1
 80027d8:	486a      	ldr	r0, [pc, #424]	@ (8002984 <get_st_biases+0x298>)
 80027da:	f007 ff83 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d002      	beq.n	80027ea <get_st_biases+0xfe>
        return -1;
 80027e4:	f04f 33ff 	mov.w	r3, #4294967295
 80027e8:	e388      	b.n	8002efc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80027ea:	4b65      	ldr	r3, [pc, #404]	@ (8002980 <get_st_biases+0x294>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	b299      	uxth	r1, r3
 80027f4:	4b62      	ldr	r3, [pc, #392]	@ (8002980 <get_st_biases+0x294>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	7ddb      	ldrb	r3, [r3, #23]
 80027fa:	461a      	mov	r2, r3
 80027fc:	2305      	movs	r3, #5
 80027fe:	9302      	str	r3, [sp, #8]
 8002800:	2301      	movs	r3, #1
 8002802:	9301      	str	r3, [sp, #4]
 8002804:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002808:	9300      	str	r3, [sp, #0]
 800280a:	2301      	movs	r3, #1
 800280c:	485d      	ldr	r0, [pc, #372]	@ (8002984 <get_st_biases+0x298>)
 800280e:	f007 ff69 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <get_st_biases+0x132>
        return -1;
 8002818:	f04f 33ff 	mov.w	r3, #4294967295
 800281c:	e36e      	b.n	8002efc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800281e:	4b58      	ldr	r3, [pc, #352]	@ (8002980 <get_st_biases+0x294>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	b299      	uxth	r1, r3
 8002828:	4b55      	ldr	r3, [pc, #340]	@ (8002980 <get_st_biases+0x294>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	791b      	ldrb	r3, [r3, #4]
 800282e:	461a      	mov	r2, r3
 8002830:	2305      	movs	r3, #5
 8002832:	9302      	str	r3, [sp, #8]
 8002834:	2301      	movs	r3, #1
 8002836:	9301      	str	r3, [sp, #4]
 8002838:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	2301      	movs	r3, #1
 8002840:	4850      	ldr	r0, [pc, #320]	@ (8002984 <get_st_biases+0x298>)
 8002842:	f007 ff4f 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d002      	beq.n	8002852 <get_st_biases+0x166>
        return -1;
 800284c:	f04f 33ff 	mov.w	r3, #4294967295
 8002850:	e354      	b.n	8002efc <get_st_biases+0x810>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002852:	230c      	movs	r3, #12
 8002854:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002858:	4b49      	ldr	r3, [pc, #292]	@ (8002980 <get_st_biases+0x294>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	b299      	uxth	r1, r3
 8002862:	4b47      	ldr	r3, [pc, #284]	@ (8002980 <get_st_biases+0x294>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	791b      	ldrb	r3, [r3, #4]
 8002868:	461a      	mov	r2, r3
 800286a:	2305      	movs	r3, #5
 800286c:	9302      	str	r3, [sp, #8]
 800286e:	2301      	movs	r3, #1
 8002870:	9301      	str	r3, [sp, #4]
 8002872:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	2301      	movs	r3, #1
 800287a:	4842      	ldr	r0, [pc, #264]	@ (8002984 <get_st_biases+0x298>)
 800287c:	f007 ff32 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d002      	beq.n	800288c <get_st_biases+0x1a0>
        return -1;
 8002886:	f04f 33ff 	mov.w	r3, #4294967295
 800288a:	e337      	b.n	8002efc <get_st_biases+0x810>
    delay_ms(15);
 800288c:	200f      	movs	r0, #15
 800288e:	f007 f939 	bl	8009b04 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002892:	4b3b      	ldr	r3, [pc, #236]	@ (8002980 <get_st_biases+0x294>)
 8002894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002896:	7a5b      	ldrb	r3, [r3, #9]
 8002898:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 800289c:	4b38      	ldr	r3, [pc, #224]	@ (8002980 <get_st_biases+0x294>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	b299      	uxth	r1, r3
 80028a6:	4b36      	ldr	r3, [pc, #216]	@ (8002980 <get_st_biases+0x294>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	789b      	ldrb	r3, [r3, #2]
 80028ac:	461a      	mov	r2, r3
 80028ae:	2305      	movs	r3, #5
 80028b0:	9302      	str	r3, [sp, #8]
 80028b2:	2301      	movs	r3, #1
 80028b4:	9301      	str	r3, [sp, #4]
 80028b6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	2301      	movs	r3, #1
 80028be:	4831      	ldr	r0, [pc, #196]	@ (8002984 <get_st_biases+0x298>)
 80028c0:	f007 ff10 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d002      	beq.n	80028d0 <get_st_biases+0x1e4>
        return -1;
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295
 80028ce:	e315      	b.n	8002efc <get_st_biases+0x810>
    data[0] = st.test->reg_rate_div;
 80028d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002980 <get_st_biases+0x294>)
 80028d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d4:	7a1b      	ldrb	r3, [r3, #8]
 80028d6:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 80028da:	4b29      	ldr	r3, [pc, #164]	@ (8002980 <get_st_biases+0x294>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	b299      	uxth	r1, r3
 80028e4:	4b26      	ldr	r3, [pc, #152]	@ (8002980 <get_st_biases+0x294>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	785b      	ldrb	r3, [r3, #1]
 80028ea:	461a      	mov	r2, r3
 80028ec:	2305      	movs	r3, #5
 80028ee:	9302      	str	r3, [sp, #8]
 80028f0:	2301      	movs	r3, #1
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	2301      	movs	r3, #1
 80028fc:	4821      	ldr	r0, [pc, #132]	@ (8002984 <get_st_biases+0x298>)
 80028fe:	f007 fef1 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d002      	beq.n	800290e <get_st_biases+0x222>
        return -1;
 8002908:	f04f 33ff 	mov.w	r3, #4294967295
 800290c:	e2f6      	b.n	8002efc <get_st_biases+0x810>
    if (hw_test)
 800290e:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002912:	2b00      	cmp	r3, #0
 8002914:	d008      	beq.n	8002928 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8002916:	4b1a      	ldr	r3, [pc, #104]	@ (8002980 <get_st_biases+0x294>)
 8002918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291a:	7a9b      	ldrb	r3, [r3, #10]
 800291c:	f063 031f 	orn	r3, r3, #31
 8002920:	b2db      	uxtb	r3, r3
 8002922:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002926:	e004      	b.n	8002932 <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 8002928:	4b15      	ldr	r3, [pc, #84]	@ (8002980 <get_st_biases+0x294>)
 800292a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292c:	7a9b      	ldrb	r3, [r3, #10]
 800292e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8002932:	4b13      	ldr	r3, [pc, #76]	@ (8002980 <get_st_biases+0x294>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	b299      	uxth	r1, r3
 800293c:	4b10      	ldr	r3, [pc, #64]	@ (8002980 <get_st_biases+0x294>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	799b      	ldrb	r3, [r3, #6]
 8002942:	461a      	mov	r2, r3
 8002944:	2305      	movs	r3, #5
 8002946:	9302      	str	r3, [sp, #8]
 8002948:	2301      	movs	r3, #1
 800294a:	9301      	str	r3, [sp, #4]
 800294c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	2301      	movs	r3, #1
 8002954:	480b      	ldr	r0, [pc, #44]	@ (8002984 <get_st_biases+0x298>)
 8002956:	f007 fec5 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d002      	beq.n	8002966 <get_st_biases+0x27a>
        return -1;
 8002960:	f04f 33ff 	mov.w	r3, #4294967295
 8002964:	e2ca      	b.n	8002efc <get_st_biases+0x810>

    if (hw_test)
 8002966:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00c      	beq.n	8002988 <get_st_biases+0x29c>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 800296e:	4b04      	ldr	r3, [pc, #16]	@ (8002980 <get_st_biases+0x294>)
 8002970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002972:	7adb      	ldrb	r3, [r3, #11]
 8002974:	f063 031f 	orn	r3, r3, #31
 8002978:	b2db      	uxtb	r3, r3
 800297a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 800297e:	e006      	b.n	800298e <get_st_biases+0x2a2>
 8002980:	20000000 	.word	0x20000000
 8002984:	20000328 	.word	0x20000328
    else
        data[0] = test.reg_accel_fsr;
 8002988:	2318      	movs	r3, #24
 800298a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 800298e:	4b73      	ldr	r3, [pc, #460]	@ (8002b5c <get_st_biases+0x470>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	b299      	uxth	r1, r3
 8002998:	4b70      	ldr	r3, [pc, #448]	@ (8002b5c <get_st_biases+0x470>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	79db      	ldrb	r3, [r3, #7]
 800299e:	461a      	mov	r2, r3
 80029a0:	2305      	movs	r3, #5
 80029a2:	9302      	str	r3, [sp, #8]
 80029a4:	2301      	movs	r3, #1
 80029a6:	9301      	str	r3, [sp, #4]
 80029a8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	2301      	movs	r3, #1
 80029b0:	486b      	ldr	r0, [pc, #428]	@ (8002b60 <get_st_biases+0x474>)
 80029b2:	f007 fe97 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d002      	beq.n	80029c2 <get_st_biases+0x2d6>
        return -1;
 80029bc:	f04f 33ff 	mov.w	r3, #4294967295
 80029c0:	e29c      	b.n	8002efc <get_st_biases+0x810>
    if (hw_test)
 80029c2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d002      	beq.n	80029d0 <get_st_biases+0x2e4>
        delay_ms(200);
 80029ca:	20c8      	movs	r0, #200	@ 0xc8
 80029cc:	f007 f89a 	bl	8009b04 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 80029d0:	2340      	movs	r3, #64	@ 0x40
 80029d2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80029d6:	4b61      	ldr	r3, [pc, #388]	@ (8002b5c <get_st_biases+0x470>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	b299      	uxth	r1, r3
 80029e0:	4b5e      	ldr	r3, [pc, #376]	@ (8002b5c <get_st_biases+0x470>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	791b      	ldrb	r3, [r3, #4]
 80029e6:	461a      	mov	r2, r3
 80029e8:	2305      	movs	r3, #5
 80029ea:	9302      	str	r3, [sp, #8]
 80029ec:	2301      	movs	r3, #1
 80029ee:	9301      	str	r3, [sp, #4]
 80029f0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	2301      	movs	r3, #1
 80029f8:	4859      	ldr	r0, [pc, #356]	@ (8002b60 <get_st_biases+0x474>)
 80029fa:	f007 fe73 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d002      	beq.n	8002a0a <get_st_biases+0x31e>
        return -1;
 8002a04:	f04f 33ff 	mov.w	r3, #4294967295
 8002a08:	e278      	b.n	8002efc <get_st_biases+0x810>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8002a0a:	2378      	movs	r3, #120	@ 0x78
 8002a0c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002a10:	4b52      	ldr	r3, [pc, #328]	@ (8002b5c <get_st_biases+0x470>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	b299      	uxth	r1, r3
 8002a1a:	4b50      	ldr	r3, [pc, #320]	@ (8002b5c <get_st_biases+0x470>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	795b      	ldrb	r3, [r3, #5]
 8002a20:	461a      	mov	r2, r3
 8002a22:	2305      	movs	r3, #5
 8002a24:	9302      	str	r3, [sp, #8]
 8002a26:	2301      	movs	r3, #1
 8002a28:	9301      	str	r3, [sp, #4]
 8002a2a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	2301      	movs	r3, #1
 8002a32:	484b      	ldr	r0, [pc, #300]	@ (8002b60 <get_st_biases+0x474>)
 8002a34:	f007 fe56 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d002      	beq.n	8002a44 <get_st_biases+0x358>
        return -1;
 8002a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a42:	e25b      	b.n	8002efc <get_st_biases+0x810>
    delay_ms(test.wait_ms);
 8002a44:	2332      	movs	r3, #50	@ 0x32
 8002a46:	4618      	mov	r0, r3
 8002a48:	f007 f85c 	bl	8009b04 <HAL_Delay>
    data[0] = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002a52:	4b42      	ldr	r3, [pc, #264]	@ (8002b5c <get_st_biases+0x470>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	b299      	uxth	r1, r3
 8002a5c:	4b3f      	ldr	r3, [pc, #252]	@ (8002b5c <get_st_biases+0x470>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	795b      	ldrb	r3, [r3, #5]
 8002a62:	461a      	mov	r2, r3
 8002a64:	2305      	movs	r3, #5
 8002a66:	9302      	str	r3, [sp, #8]
 8002a68:	2301      	movs	r3, #1
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	2301      	movs	r3, #1
 8002a74:	483a      	ldr	r0, [pc, #232]	@ (8002b60 <get_st_biases+0x474>)
 8002a76:	f007 fe35 	bl	800a6e4 <HAL_I2C_Mem_Write>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d002      	beq.n	8002a86 <get_st_biases+0x39a>
        return -1;
 8002a80:	f04f 33ff 	mov.w	r3, #4294967295
 8002a84:	e23a      	b.n	8002efc <get_st_biases+0x810>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8002a86:	4b35      	ldr	r3, [pc, #212]	@ (8002b5c <get_st_biases+0x470>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	b299      	uxth	r1, r3
 8002a90:	4b32      	ldr	r3, [pc, #200]	@ (8002b5c <get_st_biases+0x470>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	7a9b      	ldrb	r3, [r3, #10]
 8002a96:	461a      	mov	r2, r3
 8002a98:	2305      	movs	r3, #5
 8002a9a:	9302      	str	r3, [sp, #8]
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	482d      	ldr	r0, [pc, #180]	@ (8002b60 <get_st_biases+0x474>)
 8002aaa:	f007 ff15 	bl	800a8d8 <HAL_I2C_Mem_Read>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d002      	beq.n	8002aba <get_st_biases+0x3ce>
        return -1;
 8002ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab8:	e220      	b.n	8002efc <get_st_biases+0x810>

    fifo_count = (data[0] << 8) | data[1];
 8002aba:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002abe:	b21b      	sxth	r3, r3
 8002ac0:	021b      	lsls	r3, r3, #8
 8002ac2:	b21a      	sxth	r2, r3
 8002ac4:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002ac8:	b21b      	sxth	r3, r3
 8002aca:	4313      	orrs	r3, r2
 8002acc:	b21b      	sxth	r3, r3
 8002ace:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8002ad2:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8002ad6:	4b23      	ldr	r3, [pc, #140]	@ (8002b64 <get_st_biases+0x478>)
 8002ad8:	fba3 2302 	umull	r2, r3, r3, r2
 8002adc:	08db      	lsrs	r3, r3, #3
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8002ae4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ae8:	f103 0108 	add.w	r1, r3, #8
 8002aec:	2300      	movs	r3, #0
 8002aee:	600b      	str	r3, [r1, #0]
 8002af0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002af4:	1d1a      	adds	r2, r3, #4
 8002af6:	680b      	ldr	r3, [r1, #0]
 8002af8:	6013      	str	r3, [r2, #0]
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b00:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8002b02:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b06:	f103 0108 	add.w	r1, r3, #8
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	600b      	str	r3, [r1, #0]
 8002b0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b12:	1d1a      	adds	r2, r3, #4
 8002b14:	680b      	ldr	r3, [r1, #0]
 8002b16:	6013      	str	r3, [r2, #0]
 8002b18:	6812      	ldr	r2, [r2, #0]
 8002b1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b1e:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8002b20:	2300      	movs	r3, #0
 8002b22:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002b26:	e0b0      	b.n	8002c8a <get_st_biases+0x59e>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8002b28:	4b0c      	ldr	r3, [pc, #48]	@ (8002b5c <get_st_biases+0x470>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	b299      	uxth	r1, r3
 8002b32:	4b0a      	ldr	r3, [pc, #40]	@ (8002b5c <get_st_biases+0x470>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	7adb      	ldrb	r3, [r3, #11]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	2305      	movs	r3, #5
 8002b3c:	9302      	str	r3, [sp, #8]
 8002b3e:	230c      	movs	r3, #12
 8002b40:	9301      	str	r3, [sp, #4]
 8002b42:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	2301      	movs	r3, #1
 8002b4a:	4805      	ldr	r0, [pc, #20]	@ (8002b60 <get_st_biases+0x474>)
 8002b4c:	f007 fec4 	bl	800a8d8 <HAL_I2C_Mem_Read>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d008      	beq.n	8002b68 <get_st_biases+0x47c>
            return -1;
 8002b56:	f04f 33ff 	mov.w	r3, #4294967295
 8002b5a:	e1cf      	b.n	8002efc <get_st_biases+0x810>
 8002b5c:	20000000 	.word	0x20000000
 8002b60:	20000328 	.word	0x20000328
 8002b64:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8002b68:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002b6c:	b21b      	sxth	r3, r3
 8002b6e:	021b      	lsls	r3, r3, #8
 8002b70:	b21a      	sxth	r2, r3
 8002b72:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002b76:	b21b      	sxth	r3, r3
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	b21b      	sxth	r3, r3
 8002b7c:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8002b80:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8002b84:	b21b      	sxth	r3, r3
 8002b86:	021b      	lsls	r3, r3, #8
 8002b88:	b21a      	sxth	r2, r3
 8002b8a:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8002b8e:	b21b      	sxth	r3, r3
 8002b90:	4313      	orrs	r3, r2
 8002b92:	b21b      	sxth	r3, r3
 8002b94:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8002b98:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8002b9c:	b21b      	sxth	r3, r3
 8002b9e:	021b      	lsls	r3, r3, #8
 8002ba0:	b21a      	sxth	r2, r3
 8002ba2:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8002ba6:	b21b      	sxth	r3, r3
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	b21b      	sxth	r3, r3
 8002bac:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8002bb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002bba:	441a      	add	r2, r3
 8002bbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bc0:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8002bc2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bc6:	3304      	adds	r3, #4
 8002bc8:	6819      	ldr	r1, [r3, #0]
 8002bca:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bd4:	1d1a      	adds	r2, r3, #4
 8002bd6:	180b      	adds	r3, r1, r0
 8002bd8:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8002bda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bde:	3308      	adds	r3, #8
 8002be0:	6819      	ldr	r1, [r3, #0]
 8002be2:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8002be6:	4618      	mov	r0, r3
 8002be8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bec:	f103 0208 	add.w	r2, r3, #8
 8002bf0:	180b      	adds	r3, r1, r0
 8002bf2:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8002bf4:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8002bf8:	b21b      	sxth	r3, r3
 8002bfa:	021b      	lsls	r3, r3, #8
 8002bfc:	b21a      	sxth	r2, r3
 8002bfe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002c02:	b21b      	sxth	r3, r3
 8002c04:	4313      	orrs	r3, r2
 8002c06:	b21b      	sxth	r3, r3
 8002c08:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8002c0c:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8002c10:	b21b      	sxth	r3, r3
 8002c12:	021b      	lsls	r3, r3, #8
 8002c14:	b21a      	sxth	r2, r3
 8002c16:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8002c1a:	b21b      	sxth	r3, r3
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	b21b      	sxth	r3, r3
 8002c20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8002c24:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8002c28:	b21b      	sxth	r3, r3
 8002c2a:	021b      	lsls	r3, r3, #8
 8002c2c:	b21a      	sxth	r2, r3
 8002c2e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8002c32:	b21b      	sxth	r3, r3
 8002c34:	4313      	orrs	r3, r2
 8002c36:	b21b      	sxth	r3, r3
 8002c38:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8002c3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8002c46:	441a      	add	r2, r3
 8002c48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c4c:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8002c4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c52:	3304      	adds	r3, #4
 8002c54:	6819      	ldr	r1, [r3, #0]
 8002c56:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c60:	1d1a      	adds	r2, r3, #4
 8002c62:	180b      	adds	r3, r1, r0
 8002c64:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8002c66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c6a:	3308      	adds	r3, #8
 8002c6c:	6819      	ldr	r1, [r3, #0]
 8002c6e:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8002c72:	4618      	mov	r0, r3
 8002c74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c78:	f103 0208 	add.w	r2, r3, #8
 8002c7c:	180b      	adds	r3, r1, r0
 8002c7e:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8002c80:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8002c84:	3301      	adds	r3, #1
 8002c86:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002c8a:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8002c8e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002c92:	429a      	cmp	r2, r3
 8002c94:	f4ff af48 	bcc.w	8002b28 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8002c98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	17da      	asrs	r2, r3, #31
 8002ca0:	461c      	mov	r4, r3
 8002ca2:	4615      	mov	r5, r2
 8002ca4:	1423      	asrs	r3, r4, #16
 8002ca6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002caa:	0423      	lsls	r3, r4, #16
 8002cac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002cb0:	2283      	movs	r2, #131	@ 0x83
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8002cb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002cbc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002cc0:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002cc4:	f7fd ffe0 	bl	8000c88 <__aeabi_ldivmod>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	4610      	mov	r0, r2
 8002cce:	4619      	mov	r1, r3
 8002cd0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002cda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002cde:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002ce2:	f7fd ffd1 	bl	8000c88 <__aeabi_ldivmod>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cee:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8002cf0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	17da      	asrs	r2, r3, #31
 8002cfa:	4698      	mov	r8, r3
 8002cfc:	4691      	mov	r9, r2
 8002cfe:	ea4f 4328 	mov.w	r3, r8, asr #16
 8002d02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002d06:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8002d0a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d0e:	2283      	movs	r2, #131	@ 0x83
 8002d10:	2300      	movs	r3, #0
 8002d12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002d16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002d1a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002d1e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8002d22:	f7fd ffb1 	bl	8000c88 <__aeabi_ldivmod>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002d32:	2200      	movs	r2, #0
 8002d34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002d38:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002d3c:	f7fd ffa4 	bl	8000c88 <__aeabi_ldivmod>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4610      	mov	r0, r2
 8002d46:	4619      	mov	r1, r3
 8002d48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d4c:	1d1a      	adds	r2, r3, #4
 8002d4e:	4603      	mov	r3, r0
 8002d50:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8002d52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d56:	3308      	adds	r3, #8
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	17da      	asrs	r2, r3, #31
 8002d5c:	469a      	mov	sl, r3
 8002d5e:	4693      	mov	fp, r2
 8002d60:	ea4f 432a 	mov.w	r3, sl, asr #16
 8002d64:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d66:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8002d6a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d6c:	2283      	movs	r2, #131	@ 0x83
 8002d6e:	2300      	movs	r3, #0
 8002d70:	66ba      	str	r2, [r7, #104]	@ 0x68
 8002d72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d74:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002d78:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002d7c:	f7fd ff84 	bl	8000c88 <__aeabi_ldivmod>
 8002d80:	4602      	mov	r2, r0
 8002d82:	460b      	mov	r3, r1
 8002d84:	4610      	mov	r0, r2
 8002d86:	4619      	mov	r1, r3
 8002d88:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d90:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d92:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002d96:	f7fd ff77 	bl	8000c88 <__aeabi_ldivmod>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	4610      	mov	r0, r2
 8002da0:	4619      	mov	r1, r3
 8002da2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002da6:	f103 0208 	add.w	r2, r3, #8
 8002daa:	4603      	mov	r3, r0
 8002dac:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8002dae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	17da      	asrs	r2, r3, #31
 8002db6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002db8:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002dba:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	141b      	asrs	r3, r3, #16
 8002dc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	041b      	lsls	r3, r3, #16
 8002dc8:	653b      	str	r3, [r7, #80]	@ 0x50
 8002dca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002dce:	2300      	movs	r3, #0
 8002dd0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8002dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002dd8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8002ddc:	f7fd ff54 	bl	8000c88 <__aeabi_ldivmod>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4610      	mov	r0, r2
 8002de6:	4619      	mov	r1, r3
 8002de8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002dec:	2200      	movs	r2, #0
 8002dee:	643b      	str	r3, [r7, #64]	@ 0x40
 8002df0:	647a      	str	r2, [r7, #68]	@ 0x44
 8002df2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002df6:	f7fd ff47 	bl	8000c88 <__aeabi_ldivmod>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e02:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8002e04:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e08:	3304      	adds	r3, #4
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	17da      	asrs	r2, r3, #31
 8002e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e10:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e12:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002e16:	460b      	mov	r3, r1
 8002e18:	141b      	asrs	r3, r3, #16
 8002e1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	041b      	lsls	r3, r3, #16
 8002e20:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e26:	2300      	movs	r3, #0
 8002e28:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e30:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002e34:	f7fd ff28 	bl	8000c88 <__aeabi_ldivmod>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	4610      	mov	r0, r2
 8002e3e:	4619      	mov	r1, r3
 8002e40:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002e44:	2200      	movs	r2, #0
 8002e46:	623b      	str	r3, [r7, #32]
 8002e48:	627a      	str	r2, [r7, #36]	@ 0x24
 8002e4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e4e:	f7fd ff1b 	bl	8000c88 <__aeabi_ldivmod>
 8002e52:	4602      	mov	r2, r0
 8002e54:	460b      	mov	r3, r1
 8002e56:	4610      	mov	r0, r2
 8002e58:	4619      	mov	r1, r3
 8002e5a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e5e:	3304      	adds	r3, #4
 8002e60:	4602      	mov	r2, r0
 8002e62:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8002e64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e68:	3308      	adds	r3, #8
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	17da      	asrs	r2, r3, #31
 8002e6e:	61bb      	str	r3, [r7, #24]
 8002e70:	61fa      	str	r2, [r7, #28]
 8002e72:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002e76:	460b      	mov	r3, r1
 8002e78:	141b      	asrs	r3, r3, #16
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	041b      	lsls	r3, r3, #16
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e86:	2300      	movs	r3, #0
 8002e88:	60ba      	str	r2, [r7, #8]
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e90:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e94:	f7fd fef8 	bl	8000c88 <__aeabi_ldivmod>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4610      	mov	r0, r2
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	603b      	str	r3, [r7, #0]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002eae:	f7fd feeb 	bl	8000c88 <__aeabi_ldivmod>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ebe:	3308      	adds	r3, #8
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8002ec4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ec8:	3308      	adds	r3, #8
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	dd0a      	ble.n	8002ee6 <get_st_biases+0x7fa>
        accel[2] -= 65536L;
 8002ed0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ed4:	3308      	adds	r3, #8
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002edc:	3308      	adds	r3, #8
 8002ede:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	e009      	b.n	8002efa <get_st_biases+0x80e>
    else
        accel[2] += 65536L;
 8002ee6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eea:	3308      	adds	r3, #8
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ef2:	3308      	adds	r3, #8
 8002ef4:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8002ef8:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	37e0      	adds	r7, #224	@ 0xe0
 8002f00:	46bd      	mov	sp, r7
 8002f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f06:	bf00      	nop

08002f08 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b08e      	sub	sp, #56	@ 0x38
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8002f12:	2302      	movs	r3, #2
 8002f14:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8002f18:	4b64      	ldr	r3, [pc, #400]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8002f1a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d006      	beq.n	8002f30 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8002f22:	2000      	movs	r0, #0
 8002f24:	f000 fa18 	bl	8003358 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002f2e:	e002      	b.n	8002f36 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8002f36:	f107 030c 	add.w	r3, r7, #12
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fe fc2e 	bl	800179c <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8002f40:	f107 030f 	add.w	r3, r7, #15
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7fe fcbd 	bl	80018c4 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8002f4a:	f107 0308 	add.w	r3, r7, #8
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fe fd64 	bl	8001a1c <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8002f54:	f107 030a 	add.w	r3, r7, #10
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fe fdf7 	bl	8001b4c <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8002f5e:	4b53      	ldr	r3, [pc, #332]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8002f60:	7a9b      	ldrb	r3, [r3, #10]
 8002f62:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8002f66:	f107 030e 	add.w	r3, r7, #14
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fe fef0 	bl	8001d50 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8002f70:	2300      	movs	r3, #0
 8002f72:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f74:	e00a      	b.n	8002f8c <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8002f76:	2200      	movs	r2, #0
 8002f78:	6839      	ldr	r1, [r7, #0]
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7ff fbb6 	bl	80026ec <get_st_biases>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d008      	beq.n	8002f98 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8002f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f88:	3301      	adds	r3, #1
 8002f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f92:	429a      	cmp	r2, r3
 8002f94:	dbef      	blt.n	8002f76 <mpu_run_self_test+0x6e>
 8002f96:	e000      	b.n	8002f9a <mpu_run_self_test+0x92>
            break;
 8002f98:	bf00      	nop
    if (ii == tries) {
 8002f9a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d102      	bne.n	8002faa <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8002fa8:	e045      	b.n	8003036 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8002faa:	2300      	movs	r3, #0
 8002fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fae:	e00d      	b.n	8002fcc <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8002fb0:	f107 0110 	add.w	r1, r7, #16
 8002fb4:	f107 031c 	add.w	r3, r7, #28
 8002fb8:	2201      	movs	r2, #1
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff fb96 	bl	80026ec <get_st_biases>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d008      	beq.n	8002fd8 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8002fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fc8:	3301      	adds	r3, #1
 8002fca:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fcc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002fd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	dbec      	blt.n	8002fb0 <mpu_run_self_test+0xa8>
 8002fd6:	e000      	b.n	8002fda <mpu_run_self_test+0xd2>
            break;
 8002fd8:	bf00      	nop
    if (ii == tries) {
 8002fda:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002fde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d102      	bne.n	8002fea <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8002fe8:	e025      	b.n	8003036 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8002fea:	f107 0310 	add.w	r3, r7, #16
 8002fee:	4619      	mov	r1, r3
 8002ff0:	6838      	ldr	r0, [r7, #0]
 8002ff2:	f7ff fa2d 	bl	8002450 <accel_self_test>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8002ffc:	f107 031c 	add.w	r3, r7, #28
 8003000:	4619      	mov	r1, r3
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7ff faa8 	bl	8002558 <gyro_self_test>
 8003008:	4603      	mov	r3, r0
 800300a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8003012:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003016:	2b00      	cmp	r3, #0
 8003018:	d103      	bne.n	8003022 <mpu_run_self_test+0x11a>
        result |= 0x01;
 800301a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8003022:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003026:	2b00      	cmp	r3, #0
 8003028:	d104      	bne.n	8003034 <mpu_run_self_test+0x12c>
        result |= 0x02;
 800302a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800302c:	f043 0302 	orr.w	r3, r3, #2
 8003030:	633b      	str	r3, [r7, #48]	@ 0x30
 8003032:	e000      	b.n	8003036 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8003034:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8003036:	4b1d      	ldr	r3, [pc, #116]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8003038:	22ff      	movs	r2, #255	@ 0xff
 800303a:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800303c:	4b1b      	ldr	r3, [pc, #108]	@ (80030ac <mpu_run_self_test+0x1a4>)
 800303e:	22ff      	movs	r2, #255	@ 0xff
 8003040:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003042:	4b1a      	ldr	r3, [pc, #104]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8003044:	22ff      	movs	r2, #255	@ 0xff
 8003046:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003048:	4b18      	ldr	r3, [pc, #96]	@ (80030ac <mpu_run_self_test+0x1a4>)
 800304a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800304e:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003050:	4b16      	ldr	r3, [pc, #88]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8003052:	22ff      	movs	r2, #255	@ 0xff
 8003054:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003056:	4b15      	ldr	r3, [pc, #84]	@ (80030ac <mpu_run_self_test+0x1a4>)
 8003058:	22ff      	movs	r2, #255	@ 0xff
 800305a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800305c:	4b13      	ldr	r3, [pc, #76]	@ (80030ac <mpu_run_self_test+0x1a4>)
 800305e:	2201      	movs	r2, #1
 8003060:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8003062:	89bb      	ldrh	r3, [r7, #12]
 8003064:	4618      	mov	r0, r3
 8003066:	f7fe fbcd 	bl	8001804 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800306a:	7bfb      	ldrb	r3, [r7, #15]
 800306c:	4618      	mov	r0, r3
 800306e:	f7fe fc63 	bl	8001938 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8003072:	893b      	ldrh	r3, [r7, #8]
 8003074:	4618      	mov	r0, r3
 8003076:	f7fe fd0f 	bl	8001a98 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800307a:	897b      	ldrh	r3, [r7, #10]
 800307c:	4618      	mov	r0, r3
 800307e:	f7fe fd7f 	bl	8001b80 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8003082:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003086:	4618      	mov	r0, r3
 8003088:	f7fe fec6 	bl	8001e18 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 800308c:	7bbb      	ldrb	r3, [r7, #14]
 800308e:	4618      	mov	r0, r3
 8003090:	f7fe fe70 	bl	8001d74 <mpu_configure_fifo>

    if (dmp_was_on)
 8003094:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003098:	2b00      	cmp	r3, #0
 800309a:	d002      	beq.n	80030a2 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 800309c:	2001      	movs	r0, #1
 800309e:	f000 f95b 	bl	8003358 <mpu_set_dmp_state>

    return result;
 80030a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3738      	adds	r7, #56	@ 0x38
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	20000000 	.word	0x20000000

080030b0 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b088      	sub	sp, #32
 80030b4:	af04      	add	r7, sp, #16
 80030b6:	4603      	mov	r3, r0
 80030b8:	603a      	str	r2, [r7, #0]
 80030ba:	80fb      	strh	r3, [r7, #6]
 80030bc:	460b      	mov	r3, r1
 80030be:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d102      	bne.n	80030cc <mpu_write_mem+0x1c>
        return -1;
 80030c6:	f04f 33ff 	mov.w	r3, #4294967295
 80030ca:	e04e      	b.n	800316a <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 80030cc:	4b29      	ldr	r3, [pc, #164]	@ (8003174 <mpu_write_mem+0xc4>)
 80030ce:	7a9b      	ldrb	r3, [r3, #10]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d102      	bne.n	80030da <mpu_write_mem+0x2a>
        return -1;
 80030d4:	f04f 33ff 	mov.w	r3, #4294967295
 80030d8:	e047      	b.n	800316a <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80030da:	88fb      	ldrh	r3, [r7, #6]
 80030dc:	0a1b      	lsrs	r3, r3, #8
 80030de:	b29b      	uxth	r3, r3
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80030e4:	88fb      	ldrh	r3, [r7, #6]
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80030ea:	7b7b      	ldrb	r3, [r7, #13]
 80030ec:	461a      	mov	r2, r3
 80030ee:	88bb      	ldrh	r3, [r7, #4]
 80030f0:	4413      	add	r3, r2
 80030f2:	4a20      	ldr	r2, [pc, #128]	@ (8003174 <mpu_write_mem+0xc4>)
 80030f4:	6852      	ldr	r2, [r2, #4]
 80030f6:	8952      	ldrh	r2, [r2, #10]
 80030f8:	4293      	cmp	r3, r2
 80030fa:	dd02      	ble.n	8003102 <mpu_write_mem+0x52>
        return -1;
 80030fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003100:	e033      	b.n	800316a <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003102:	4b1c      	ldr	r3, [pc, #112]	@ (8003174 <mpu_write_mem+0xc4>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	b299      	uxth	r1, r3
 800310c:	4b19      	ldr	r3, [pc, #100]	@ (8003174 <mpu_write_mem+0xc4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	7e1b      	ldrb	r3, [r3, #24]
 8003112:	461a      	mov	r2, r3
 8003114:	2305      	movs	r3, #5
 8003116:	9302      	str	r3, [sp, #8]
 8003118:	2302      	movs	r3, #2
 800311a:	9301      	str	r3, [sp, #4]
 800311c:	f107 030c 	add.w	r3, r7, #12
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	2301      	movs	r3, #1
 8003124:	4814      	ldr	r0, [pc, #80]	@ (8003178 <mpu_write_mem+0xc8>)
 8003126:	f007 fadd 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d002      	beq.n	8003136 <mpu_write_mem+0x86>
        return -1;
 8003130:	f04f 33ff 	mov.w	r3, #4294967295
 8003134:	e019      	b.n	800316a <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8003136:	4b0f      	ldr	r3, [pc, #60]	@ (8003174 <mpu_write_mem+0xc4>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	b299      	uxth	r1, r3
 8003140:	4b0c      	ldr	r3, [pc, #48]	@ (8003174 <mpu_write_mem+0xc4>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	7d5b      	ldrb	r3, [r3, #21]
 8003146:	461a      	mov	r2, r3
 8003148:	2305      	movs	r3, #5
 800314a:	9302      	str	r3, [sp, #8]
 800314c:	88bb      	ldrh	r3, [r7, #4]
 800314e:	9301      	str	r3, [sp, #4]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	2301      	movs	r3, #1
 8003156:	4808      	ldr	r0, [pc, #32]	@ (8003178 <mpu_write_mem+0xc8>)
 8003158:	f007 fac4 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d002      	beq.n	8003168 <mpu_write_mem+0xb8>
        return -1;
 8003162:	f04f 33ff 	mov.w	r3, #4294967295
 8003166:	e000      	b.n	800316a <mpu_write_mem+0xba>
    return 0;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000000 	.word	0x20000000
 8003178:	20000328 	.word	0x20000328

0800317c <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b088      	sub	sp, #32
 8003180:	af04      	add	r7, sp, #16
 8003182:	4603      	mov	r3, r0
 8003184:	603a      	str	r2, [r7, #0]
 8003186:	80fb      	strh	r3, [r7, #6]
 8003188:	460b      	mov	r3, r1
 800318a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d102      	bne.n	8003198 <mpu_read_mem+0x1c>
        return -1;
 8003192:	f04f 33ff 	mov.w	r3, #4294967295
 8003196:	e04e      	b.n	8003236 <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 8003198:	4b29      	ldr	r3, [pc, #164]	@ (8003240 <mpu_read_mem+0xc4>)
 800319a:	7a9b      	ldrb	r3, [r3, #10]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d102      	bne.n	80031a6 <mpu_read_mem+0x2a>
        return -1;
 80031a0:	f04f 33ff 	mov.w	r3, #4294967295
 80031a4:	e047      	b.n	8003236 <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	0a1b      	lsrs	r3, r3, #8
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80031b0:	88fb      	ldrh	r3, [r7, #6]
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80031b6:	7b7b      	ldrb	r3, [r7, #13]
 80031b8:	461a      	mov	r2, r3
 80031ba:	88bb      	ldrh	r3, [r7, #4]
 80031bc:	4413      	add	r3, r2
 80031be:	4a20      	ldr	r2, [pc, #128]	@ (8003240 <mpu_read_mem+0xc4>)
 80031c0:	6852      	ldr	r2, [r2, #4]
 80031c2:	8952      	ldrh	r2, [r2, #10]
 80031c4:	4293      	cmp	r3, r2
 80031c6:	dd02      	ble.n	80031ce <mpu_read_mem+0x52>
        return -1;
 80031c8:	f04f 33ff 	mov.w	r3, #4294967295
 80031cc:	e033      	b.n	8003236 <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80031ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003240 <mpu_read_mem+0xc4>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	b299      	uxth	r1, r3
 80031d8:	4b19      	ldr	r3, [pc, #100]	@ (8003240 <mpu_read_mem+0xc4>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	7e1b      	ldrb	r3, [r3, #24]
 80031de:	461a      	mov	r2, r3
 80031e0:	2305      	movs	r3, #5
 80031e2:	9302      	str	r3, [sp, #8]
 80031e4:	2302      	movs	r3, #2
 80031e6:	9301      	str	r3, [sp, #4]
 80031e8:	f107 030c 	add.w	r3, r7, #12
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	2301      	movs	r3, #1
 80031f0:	4814      	ldr	r0, [pc, #80]	@ (8003244 <mpu_read_mem+0xc8>)
 80031f2:	f007 fa77 	bl	800a6e4 <HAL_I2C_Mem_Write>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d002      	beq.n	8003202 <mpu_read_mem+0x86>
        return -1;
 80031fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003200:	e019      	b.n	8003236 <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8003202:	4b0f      	ldr	r3, [pc, #60]	@ (8003240 <mpu_read_mem+0xc4>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	b299      	uxth	r1, r3
 800320c:	4b0c      	ldr	r3, [pc, #48]	@ (8003240 <mpu_read_mem+0xc4>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	7d5b      	ldrb	r3, [r3, #21]
 8003212:	461a      	mov	r2, r3
 8003214:	2305      	movs	r3, #5
 8003216:	9302      	str	r3, [sp, #8]
 8003218:	88bb      	ldrh	r3, [r7, #4]
 800321a:	9301      	str	r3, [sp, #4]
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	2301      	movs	r3, #1
 8003222:	4808      	ldr	r0, [pc, #32]	@ (8003244 <mpu_read_mem+0xc8>)
 8003224:	f007 fb58 	bl	800a8d8 <HAL_I2C_Mem_Read>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d002      	beq.n	8003234 <mpu_read_mem+0xb8>
        return -1;
 800322e:	f04f 33ff 	mov.w	r3, #4294967295
 8003232:	e000      	b.n	8003236 <mpu_read_mem+0xba>
    return 0;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	20000000 	.word	0x20000000
 8003244:	20000328 	.word	0x20000328

08003248 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08e      	sub	sp, #56	@ 0x38
 800324c:	af04      	add	r7, sp, #16
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	4611      	mov	r1, r2
 8003252:	461a      	mov	r2, r3
 8003254:	4603      	mov	r3, r0
 8003256:	81fb      	strh	r3, [r7, #14]
 8003258:	460b      	mov	r3, r1
 800325a:	81bb      	strh	r3, [r7, #12]
 800325c:	4613      	mov	r3, r2
 800325e:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8003260:	4b3b      	ldr	r3, [pc, #236]	@ (8003350 <mpu_load_firmware+0x108>)
 8003262:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003266:	2b00      	cmp	r3, #0
 8003268:	d002      	beq.n	8003270 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800326a:	f04f 33ff 	mov.w	r3, #4294967295
 800326e:	e06b      	b.n	8003348 <mpu_load_firmware+0x100>

    if (!firmware)
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d102      	bne.n	800327c <mpu_load_firmware+0x34>
        return -1;
 8003276:	f04f 33ff 	mov.w	r3, #4294967295
 800327a:	e065      	b.n	8003348 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 800327c:	2300      	movs	r3, #0
 800327e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003280:	e034      	b.n	80032ec <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8003282:	89fa      	ldrh	r2, [r7, #14]
 8003284:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	2b10      	cmp	r3, #16
 800328a:	bfa8      	it	ge
 800328c:	2310      	movge	r3, #16
 800328e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8003290:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	441a      	add	r2, r3
 8003296:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003298:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff ff08 	bl	80030b0 <mpu_write_mem>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d002      	beq.n	80032ac <mpu_load_firmware+0x64>
            return -1;
 80032a6:	f04f 33ff 	mov.w	r3, #4294967295
 80032aa:	e04d      	b.n	8003348 <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 80032ac:	f107 0214 	add.w	r2, r7, #20
 80032b0:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80032b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff ff61 	bl	800317c <mpu_read_mem>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d002      	beq.n	80032c6 <mpu_load_firmware+0x7e>
            return -1;
 80032c0:	f04f 33ff 	mov.w	r3, #4294967295
 80032c4:	e040      	b.n	8003348 <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 80032c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	4413      	add	r3, r2
 80032cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80032ce:	f107 0114 	add.w	r1, r7, #20
 80032d2:	4618      	mov	r0, r3
 80032d4:	f00b fd16 	bl	800ed04 <memcmp>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d002      	beq.n	80032e4 <mpu_load_firmware+0x9c>
            return -2;
 80032de:	f06f 0301 	mvn.w	r3, #1
 80032e2:	e031      	b.n	8003348 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 80032e4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80032e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032e8:	4413      	add	r3, r2
 80032ea:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80032ec:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80032ee:	89fb      	ldrh	r3, [r7, #14]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d3c6      	bcc.n	8003282 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 80032f4:	89bb      	ldrh	r3, [r7, #12]
 80032f6:	0a1b      	lsrs	r3, r3, #8
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 80032fe:	89bb      	ldrh	r3, [r7, #12]
 8003300:	b2db      	uxtb	r3, r3
 8003302:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003304:	4b12      	ldr	r3, [pc, #72]	@ (8003350 <mpu_load_firmware+0x108>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	b299      	uxth	r1, r3
 800330e:	4b10      	ldr	r3, [pc, #64]	@ (8003350 <mpu_load_firmware+0x108>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	7e9b      	ldrb	r3, [r3, #26]
 8003314:	461a      	mov	r2, r3
 8003316:	2305      	movs	r3, #5
 8003318:	9302      	str	r3, [sp, #8]
 800331a:	2302      	movs	r3, #2
 800331c:	9301      	str	r3, [sp, #4]
 800331e:	f107 0310 	add.w	r3, r7, #16
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2301      	movs	r3, #1
 8003326:	480b      	ldr	r0, [pc, #44]	@ (8003354 <mpu_load_firmware+0x10c>)
 8003328:	f007 f9dc 	bl	800a6e4 <HAL_I2C_Mem_Write>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d002      	beq.n	8003338 <mpu_load_firmware+0xf0>
        return -1;
 8003332:	f04f 33ff 	mov.w	r3, #4294967295
 8003336:	e007      	b.n	8003348 <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 8003338:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <mpu_load_firmware+0x108>)
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8003340:	4a03      	ldr	r2, [pc, #12]	@ (8003350 <mpu_load_firmware+0x108>)
 8003342:	88fb      	ldrh	r3, [r7, #6]
 8003344:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3728      	adds	r7, #40	@ 0x28
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	20000000 	.word	0x20000000
 8003354:	20000328 	.word	0x20000328

08003358 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b088      	sub	sp, #32
 800335c:	af04      	add	r7, sp, #16
 800335e:	4603      	mov	r3, r0
 8003360:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8003362:	4b2e      	ldr	r3, [pc, #184]	@ (800341c <mpu_set_dmp_state+0xc4>)
 8003364:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003368:	79fa      	ldrb	r2, [r7, #7]
 800336a:	429a      	cmp	r2, r3
 800336c:	d101      	bne.n	8003372 <mpu_set_dmp_state+0x1a>
        return 0;
 800336e:	2300      	movs	r3, #0
 8003370:	e050      	b.n	8003414 <mpu_set_dmp_state+0xbc>

    if (enable) {
 8003372:	79fb      	ldrb	r3, [r7, #7]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d02f      	beq.n	80033d8 <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 8003378:	4b28      	ldr	r3, [pc, #160]	@ (800341c <mpu_set_dmp_state+0xc4>)
 800337a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800337e:	2b00      	cmp	r3, #0
 8003380:	d102      	bne.n	8003388 <mpu_set_dmp_state+0x30>
            return -1;
 8003382:	f04f 33ff 	mov.w	r3, #4294967295
 8003386:	e045      	b.n	8003414 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8003388:	2000      	movs	r0, #0
 800338a:	f7fd fe63 	bl	8001054 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800338e:	2000      	movs	r0, #0
 8003390:	f7fe fe78 	bl	8002084 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8003394:	4b21      	ldr	r3, [pc, #132]	@ (800341c <mpu_set_dmp_state+0xc4>)
 8003396:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003398:	4618      	mov	r0, r3
 800339a:	f7fe fbf1 	bl	8001b80 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800339e:	2300      	movs	r3, #0
 80033a0:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80033a2:	4b1e      	ldr	r3, [pc, #120]	@ (800341c <mpu_set_dmp_state+0xc4>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	b299      	uxth	r1, r3
 80033ac:	2305      	movs	r3, #5
 80033ae:	9302      	str	r3, [sp, #8]
 80033b0:	2301      	movs	r3, #1
 80033b2:	9301      	str	r3, [sp, #4]
 80033b4:	f107 030f 	add.w	r3, r7, #15
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	2301      	movs	r3, #1
 80033bc:	2223      	movs	r2, #35	@ 0x23
 80033be:	4818      	ldr	r0, [pc, #96]	@ (8003420 <mpu_set_dmp_state+0xc8>)
 80033c0:	f007 f990 	bl	800a6e4 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 80033c4:	4b15      	ldr	r3, [pc, #84]	@ (800341c <mpu_set_dmp_state+0xc4>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 80033cc:	2001      	movs	r0, #1
 80033ce:	f7fd fe41 	bl	8001054 <set_int_enable>
        mpu_reset_fifo();
 80033d2:	f7fe f87b 	bl	80014cc <mpu_reset_fifo>
 80033d6:	e01c      	b.n	8003412 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 80033d8:	2000      	movs	r0, #0
 80033da:	f7fd fe3b 	bl	8001054 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 80033de:	4b0f      	ldr	r3, [pc, #60]	@ (800341c <mpu_set_dmp_state+0xc4>)
 80033e0:	7c1b      	ldrb	r3, [r3, #16]
 80033e2:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80033e4:	4b0d      	ldr	r3, [pc, #52]	@ (800341c <mpu_set_dmp_state+0xc4>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	b299      	uxth	r1, r3
 80033ee:	2305      	movs	r3, #5
 80033f0:	9302      	str	r3, [sp, #8]
 80033f2:	2301      	movs	r3, #1
 80033f4:	9301      	str	r3, [sp, #4]
 80033f6:	f107 030f 	add.w	r3, r7, #15
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	2301      	movs	r3, #1
 80033fe:	2223      	movs	r2, #35	@ 0x23
 8003400:	4807      	ldr	r0, [pc, #28]	@ (8003420 <mpu_set_dmp_state+0xc8>)
 8003402:	f007 f96f 	bl	800a6e4 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 8003406:	4b05      	ldr	r3, [pc, #20]	@ (800341c <mpu_set_dmp_state+0xc4>)
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 800340e:	f7fe f85d 	bl	80014cc <mpu_reset_fifo>
    }
    return 0;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	20000000 	.word	0x20000000
 8003420:	20000328 	.word	0x20000328

08003424 <myget_ms>:

    st.chip_cfg.int_motion_only = 0;
    return 0;
}
void myget_ms(unsigned long *time)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]

}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 800343c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003440:	23c8      	movs	r3, #200	@ 0xc8
 8003442:	4904      	ldr	r1, [pc, #16]	@ (8003454 <dmp_load_motion_driver_firmware+0x1c>)
 8003444:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8003448:	f7ff fefe 	bl	8003248 <mpu_load_firmware>
 800344c:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800344e:	4618      	mov	r0, r3
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	0801188c 	.word	0x0801188c

08003458 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b088      	sub	sp, #32
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8003462:	4a6e      	ldr	r2, [pc, #440]	@ (800361c <dmp_set_orientation+0x1c4>)
 8003464:	f107 0314 	add.w	r3, r7, #20
 8003468:	6812      	ldr	r2, [r2, #0]
 800346a:	4611      	mov	r1, r2
 800346c:	8019      	strh	r1, [r3, #0]
 800346e:	3302      	adds	r3, #2
 8003470:	0c12      	lsrs	r2, r2, #16
 8003472:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003474:	4a6a      	ldr	r2, [pc, #424]	@ (8003620 <dmp_set_orientation+0x1c8>)
 8003476:	f107 0310 	add.w	r3, r7, #16
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	4611      	mov	r1, r2
 800347e:	8019      	strh	r1, [r3, #0]
 8003480:	3302      	adds	r3, #2
 8003482:	0c12      	lsrs	r2, r2, #16
 8003484:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003486:	4a67      	ldr	r2, [pc, #412]	@ (8003624 <dmp_set_orientation+0x1cc>)
 8003488:	f107 030c 	add.w	r3, r7, #12
 800348c:	6812      	ldr	r2, [r2, #0]
 800348e:	4611      	mov	r1, r2
 8003490:	8019      	strh	r1, [r3, #0]
 8003492:	3302      	adds	r3, #2
 8003494:	0c12      	lsrs	r2, r2, #16
 8003496:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003498:	4a63      	ldr	r2, [pc, #396]	@ (8003628 <dmp_set_orientation+0x1d0>)
 800349a:	f107 0308 	add.w	r3, r7, #8
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	4611      	mov	r1, r2
 80034a2:	8019      	strh	r1, [r3, #0]
 80034a4:	3302      	adds	r3, #2
 80034a6:	0c12      	lsrs	r2, r2, #16
 80034a8:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 80034aa:	88fb      	ldrh	r3, [r7, #6]
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	3320      	adds	r3, #32
 80034b2:	443b      	add	r3, r7
 80034b4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034b8:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 80034ba:	88fb      	ldrh	r3, [r7, #6]
 80034bc:	08db      	lsrs	r3, r3, #3
 80034be:	b29b      	uxth	r3, r3
 80034c0:	f003 0303 	and.w	r3, r3, #3
 80034c4:	3320      	adds	r3, #32
 80034c6:	443b      	add	r3, r7
 80034c8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034cc:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 80034ce:	88fb      	ldrh	r3, [r7, #6]
 80034d0:	099b      	lsrs	r3, r3, #6
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	f003 0303 	and.w	r3, r3, #3
 80034d8:	3320      	adds	r3, #32
 80034da:	443b      	add	r3, r7
 80034dc:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034e0:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80034e2:	88fb      	ldrh	r3, [r7, #6]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	3320      	adds	r3, #32
 80034ea:	443b      	add	r3, r7
 80034ec:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80034f0:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	08db      	lsrs	r3, r3, #3
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	f003 0303 	and.w	r3, r3, #3
 80034fc:	3320      	adds	r3, #32
 80034fe:	443b      	add	r3, r7
 8003500:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003504:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8003506:	88fb      	ldrh	r3, [r7, #6]
 8003508:	099b      	lsrs	r3, r3, #6
 800350a:	b29b      	uxth	r3, r3
 800350c:	f003 0303 	and.w	r3, r3, #3
 8003510:	3320      	adds	r3, #32
 8003512:	443b      	add	r3, r7
 8003514:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003518:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 800351a:	f107 031c 	add.w	r3, r7, #28
 800351e:	461a      	mov	r2, r3
 8003520:	2103      	movs	r1, #3
 8003522:	f240 4026 	movw	r0, #1062	@ 0x426
 8003526:	f7ff fdc3 	bl	80030b0 <mpu_write_mem>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <dmp_set_orientation+0xde>
        return -1;
 8003530:	f04f 33ff 	mov.w	r3, #4294967295
 8003534:	e06e      	b.n	8003614 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8003536:	f107 0318 	add.w	r3, r7, #24
 800353a:	461a      	mov	r2, r3
 800353c:	2103      	movs	r1, #3
 800353e:	f240 402a 	movw	r0, #1066	@ 0x42a
 8003542:	f7ff fdb5 	bl	80030b0 <mpu_write_mem>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <dmp_set_orientation+0xfa>
        return -1;
 800354c:	f04f 33ff 	mov.w	r3, #4294967295
 8003550:	e060      	b.n	8003614 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8003552:	f107 031c 	add.w	r3, r7, #28
 8003556:	f107 020c 	add.w	r2, r7, #12
 800355a:	6812      	ldr	r2, [r2, #0]
 800355c:	4611      	mov	r1, r2
 800355e:	8019      	strh	r1, [r3, #0]
 8003560:	3302      	adds	r3, #2
 8003562:	0c12      	lsrs	r2, r2, #16
 8003564:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003566:	f107 0318 	add.w	r3, r7, #24
 800356a:	f107 0208 	add.w	r2, r7, #8
 800356e:	6812      	ldr	r2, [r2, #0]
 8003570:	4611      	mov	r1, r2
 8003572:	8019      	strh	r1, [r3, #0]
 8003574:	3302      	adds	r3, #2
 8003576:	0c12      	lsrs	r2, r2, #16
 8003578:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 800357a:	88fb      	ldrh	r3, [r7, #6]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b00      	cmp	r3, #0
 8003582:	d009      	beq.n	8003598 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003584:	7f3b      	ldrb	r3, [r7, #28]
 8003586:	f043 0301 	orr.w	r3, r3, #1
 800358a:	b2db      	uxtb	r3, r3
 800358c:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800358e:	7e3b      	ldrb	r3, [r7, #24]
 8003590:	f043 0301 	orr.w	r3, r3, #1
 8003594:	b2db      	uxtb	r3, r3
 8003596:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	f003 0320 	and.w	r3, r3, #32
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d009      	beq.n	80035b6 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 80035a2:	7f7b      	ldrb	r3, [r7, #29]
 80035a4:	f043 0301 	orr.w	r3, r3, #1
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 80035ac:	7e7b      	ldrb	r3, [r7, #25]
 80035ae:	f043 0301 	orr.w	r3, r3, #1
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 80035b6:	88fb      	ldrh	r3, [r7, #6]
 80035b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d009      	beq.n	80035d4 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 80035c0:	7fbb      	ldrb	r3, [r7, #30]
 80035c2:	f043 0301 	orr.w	r3, r3, #1
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 80035ca:	7ebb      	ldrb	r3, [r7, #26]
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 80035d4:	f107 031c 	add.w	r3, r7, #28
 80035d8:	461a      	mov	r2, r3
 80035da:	2103      	movs	r1, #3
 80035dc:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 80035e0:	f7ff fd66 	bl	80030b0 <mpu_write_mem>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d002      	beq.n	80035f0 <dmp_set_orientation+0x198>
        return -1;
 80035ea:	f04f 33ff 	mov.w	r3, #4294967295
 80035ee:	e011      	b.n	8003614 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 80035f0:	f107 0318 	add.w	r3, r7, #24
 80035f4:	461a      	mov	r2, r3
 80035f6:	2103      	movs	r1, #3
 80035f8:	f240 4031 	movw	r0, #1073	@ 0x431
 80035fc:	f7ff fd58 	bl	80030b0 <mpu_write_mem>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d002      	beq.n	800360c <dmp_set_orientation+0x1b4>
        return -1;
 8003606:	f04f 33ff 	mov.w	r3, #4294967295
 800360a:	e003      	b.n	8003614 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 800360c:	4a07      	ldr	r2, [pc, #28]	@ (800362c <dmp_set_orientation+0x1d4>)
 800360e:	88fb      	ldrh	r3, [r7, #6]
 8003610:	8113      	strh	r3, [r2, #8]
    return 0;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3720      	adds	r7, #32
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	080117a0 	.word	0x080117a0
 8003620:	080117a4 	.word	0x080117a4
 8003624:	080117a8 	.word	0x080117a8
 8003628:	080117ac 	.word	0x080117ac
 800362c:	200002c4 	.word	0x200002c4

08003630 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8003630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003634:	b08c      	sub	sp, #48	@ 0x30
 8003636:	af00      	add	r7, sp, #0
 8003638:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 800363a:	4b80      	ldr	r3, [pc, #512]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 800363c:	891b      	ldrh	r3, [r3, #8]
 800363e:	f003 0303 	and.w	r3, r3, #3
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	69fa      	ldr	r2, [r7, #28]
 8003646:	4413      	add	r3, r2
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 800364c:	4b7b      	ldr	r3, [pc, #492]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 800364e:	891b      	ldrh	r3, [r3, #8]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8003658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365a:	425b      	negs	r3, r3
 800365c:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800365e:	4b77      	ldr	r3, [pc, #476]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 8003660:	891b      	ldrh	r3, [r3, #8]
 8003662:	08db      	lsrs	r3, r3, #3
 8003664:	b29b      	uxth	r3, r3
 8003666:	f003 0303 	and.w	r3, r3, #3
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	69fa      	ldr	r2, [r7, #28]
 800366e:	4413      	add	r3, r2
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8003674:	4b71      	ldr	r3, [pc, #452]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 8003676:	891b      	ldrh	r3, [r3, #8]
 8003678:	f003 0320 	and.w	r3, r3, #32
 800367c:	2b00      	cmp	r3, #0
 800367e:	d002      	beq.n	8003686 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8003680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003682:	425b      	negs	r3, r3
 8003684:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003686:	4b6d      	ldr	r3, [pc, #436]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 8003688:	891b      	ldrh	r3, [r3, #8]
 800368a:	099b      	lsrs	r3, r3, #6
 800368c:	b29b      	uxth	r3, r3
 800368e:	f003 0303 	and.w	r3, r3, #3
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	69fa      	ldr	r2, [r7, #28]
 8003696:	4413      	add	r3, r2
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 800369c:	4b67      	ldr	r3, [pc, #412]	@ (800383c <dmp_set_gyro_bias+0x20c>)
 800369e:	891b      	ldrh	r3, [r3, #8]
 80036a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d002      	beq.n	80036ae <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 80036a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036aa:	425b      	negs	r3, r3
 80036ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	17da      	asrs	r2, r3, #31
 80036b2:	613b      	str	r3, [r7, #16]
 80036b4:	617a      	str	r2, [r7, #20]
 80036b6:	4b62      	ldr	r3, [pc, #392]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 80036b8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036bc:	460a      	mov	r2, r1
 80036be:	fb03 f202 	mul.w	r2, r3, r2
 80036c2:	2300      	movs	r3, #0
 80036c4:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80036c8:	4601      	mov	r1, r0
 80036ca:	fb01 f303 	mul.w	r3, r1, r3
 80036ce:	4413      	add	r3, r2
 80036d0:	4a5b      	ldr	r2, [pc, #364]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 80036d2:	6939      	ldr	r1, [r7, #16]
 80036d4:	fba1 ab02 	umull	sl, fp, r1, r2
 80036d8:	445b      	add	r3, fp
 80036da:	469b      	mov	fp, r3
 80036dc:	f04f 0200 	mov.w	r2, #0
 80036e0:	f04f 0300 	mov.w	r3, #0
 80036e4:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80036e8:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80036ec:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80036f0:	4613      	mov	r3, r2
 80036f2:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 80036f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f6:	17da      	asrs	r2, r3, #31
 80036f8:	60bb      	str	r3, [r7, #8]
 80036fa:	60fa      	str	r2, [r7, #12]
 80036fc:	4b50      	ldr	r3, [pc, #320]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 80036fe:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003702:	465a      	mov	r2, fp
 8003704:	fb03 f202 	mul.w	r2, r3, r2
 8003708:	2300      	movs	r3, #0
 800370a:	4651      	mov	r1, sl
 800370c:	fb01 f303 	mul.w	r3, r1, r3
 8003710:	4413      	add	r3, r2
 8003712:	4a4b      	ldr	r2, [pc, #300]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 8003714:	4651      	mov	r1, sl
 8003716:	fba1 8902 	umull	r8, r9, r1, r2
 800371a:	444b      	add	r3, r9
 800371c:	4699      	mov	r9, r3
 800371e:	f04f 0200 	mov.w	r2, #0
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	ea4f 7298 	mov.w	r2, r8, lsr #30
 800372a:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800372e:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003732:	4613      	mov	r3, r2
 8003734:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8003736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003738:	17da      	asrs	r2, r3, #31
 800373a:	603b      	str	r3, [r7, #0]
 800373c:	607a      	str	r2, [r7, #4]
 800373e:	4b40      	ldr	r3, [pc, #256]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 8003740:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003744:	464a      	mov	r2, r9
 8003746:	fb03 f202 	mul.w	r2, r3, r2
 800374a:	2300      	movs	r3, #0
 800374c:	4641      	mov	r1, r8
 800374e:	fb01 f303 	mul.w	r3, r1, r3
 8003752:	4413      	add	r3, r2
 8003754:	4a3a      	ldr	r2, [pc, #232]	@ (8003840 <dmp_set_gyro_bias+0x210>)
 8003756:	4641      	mov	r1, r8
 8003758:	fba1 4502 	umull	r4, r5, r1, r2
 800375c:	442b      	add	r3, r5
 800375e:	461d      	mov	r5, r3
 8003760:	f04f 0200 	mov.w	r2, #0
 8003764:	f04f 0300 	mov.w	r3, #0
 8003768:	0fa2      	lsrs	r2, r4, #30
 800376a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800376e:	17ab      	asrs	r3, r5, #30
 8003770:	4613      	mov	r3, r2
 8003772:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003776:	161b      	asrs	r3, r3, #24
 8003778:	b2db      	uxtb	r3, r3
 800377a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 800377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003780:	141b      	asrs	r3, r3, #16
 8003782:	b2db      	uxtb	r3, r3
 8003784:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378a:	121b      	asrs	r3, r3, #8
 800378c:	b2db      	uxtb	r3, r3
 800378e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003794:	b2db      	uxtb	r3, r3
 8003796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 800379a:	f107 0320 	add.w	r3, r7, #32
 800379e:	461a      	mov	r2, r3
 80037a0:	2104      	movs	r1, #4
 80037a2:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 80037a6:	f7ff fc83 	bl	80030b0 <mpu_write_mem>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <dmp_set_gyro_bias+0x186>
        return -1;
 80037b0:	f04f 33ff 	mov.w	r3, #4294967295
 80037b4:	e03c      	b.n	8003830 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 80037b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b8:	161b      	asrs	r3, r3, #24
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 80037c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c2:	141b      	asrs	r3, r3, #16
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 80037ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037cc:	121b      	asrs	r3, r3, #8
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 80037d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 80037dc:	f107 0320 	add.w	r3, r7, #32
 80037e0:	461a      	mov	r2, r3
 80037e2:	2104      	movs	r1, #4
 80037e4:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 80037e8:	f7ff fc62 	bl	80030b0 <mpu_write_mem>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d002      	beq.n	80037f8 <dmp_set_gyro_bias+0x1c8>
        return -1;
 80037f2:	f04f 33ff 	mov.w	r3, #4294967295
 80037f6:	e01b      	b.n	8003830 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 80037f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037fa:	161b      	asrs	r3, r3, #24
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8003802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003804:	141b      	asrs	r3, r3, #16
 8003806:	b2db      	uxtb	r3, r3
 8003808:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 800380c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380e:	121b      	asrs	r3, r3, #8
 8003810:	b2db      	uxtb	r3, r3
 8003812:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8003816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003818:	b2db      	uxtb	r3, r3
 800381a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 800381e:	f107 0320 	add.w	r3, r7, #32
 8003822:	461a      	mov	r2, r3
 8003824:	2104      	movs	r1, #4
 8003826:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 800382a:	f7ff fc41 	bl	80030b0 <mpu_write_mem>
 800382e:	4603      	mov	r3, r0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3730      	adds	r7, #48	@ 0x30
 8003834:	46bd      	mov	sp, r7
 8003836:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800383a:	bf00      	nop
 800383c:	200002c4 	.word	0x200002c4
 8003840:	02cae309 	.word	0x02cae309

08003844 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8003844:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003848:	b094      	sub	sp, #80	@ 0x50
 800384a:	af00      	add	r7, sp, #0
 800384c:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800384e:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003852:	4618      	mov	r0, r3
 8003854:	f7fe fa3e 	bl	8001cd4 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8003858:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800385a:	b29b      	uxth	r3, r3
 800385c:	2200      	movs	r2, #0
 800385e:	61bb      	str	r3, [r7, #24]
 8003860:	61fa      	str	r2, [r7, #28]
 8003862:	f04f 0200 	mov.w	r2, #0
 8003866:	f04f 0300 	mov.w	r3, #0
 800386a:	69f9      	ldr	r1, [r7, #28]
 800386c:	03cb      	lsls	r3, r1, #15
 800386e:	69b9      	ldr	r1, [r7, #24]
 8003870:	ea43 4351 	orr.w	r3, r3, r1, lsr #17
 8003874:	69b9      	ldr	r1, [r7, #24]
 8003876:	03ca      	lsls	r2, r1, #15
 8003878:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 800387c:	4b71      	ldr	r3, [pc, #452]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 800387e:	891b      	ldrh	r3, [r3, #8]
 8003880:	f003 0303 	and.w	r3, r3, #3
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003888:	4413      	add	r3, r2
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 800388e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 8003890:	891b      	ldrh	r3, [r3, #8]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b00      	cmp	r3, #0
 8003898:	d002      	beq.n	80038a0 <dmp_set_accel_bias+0x5c>
        accel_bias_body[0] *= -1;
 800389a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800389c:	425b      	negs	r3, r3
 800389e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80038a0:	4b68      	ldr	r3, [pc, #416]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 80038a2:	891b      	ldrh	r3, [r3, #8]
 80038a4:	08db      	lsrs	r3, r3, #3
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	f003 0303 	and.w	r3, r3, #3
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038b0:	4413      	add	r3, r2
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 80038b6:	4b63      	ldr	r3, [pc, #396]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 80038b8:	891b      	ldrh	r3, [r3, #8]
 80038ba:	f003 0320 	and.w	r3, r3, #32
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <dmp_set_accel_bias+0x84>
        accel_bias_body[1] *= -1;
 80038c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038c4:	425b      	negs	r3, r3
 80038c6:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 80038c8:	4b5e      	ldr	r3, [pc, #376]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 80038ca:	891b      	ldrh	r3, [r3, #8]
 80038cc:	099b      	lsrs	r3, r3, #6
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038d8:	4413      	add	r3, r2
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 80038de:	4b59      	ldr	r3, [pc, #356]	@ (8003a44 <dmp_set_accel_bias+0x200>)
 80038e0:	891b      	ldrh	r3, [r3, #8]
 80038e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <dmp_set_accel_bias+0xac>
        accel_bias_body[2] *= -1;
 80038ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038ec:	425b      	negs	r3, r3
 80038ee:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 80038f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038f2:	17da      	asrs	r2, r3, #31
 80038f4:	613b      	str	r3, [r7, #16]
 80038f6:	617a      	str	r2, [r7, #20]
 80038f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038fa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80038fe:	460a      	mov	r2, r1
 8003900:	fb02 f203 	mul.w	r2, r2, r3
 8003904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003906:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800390a:	4601      	mov	r1, r0
 800390c:	fb01 f303 	mul.w	r3, r1, r3
 8003910:	4413      	add	r3, r2
 8003912:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003914:	6939      	ldr	r1, [r7, #16]
 8003916:	fba2 ab01 	umull	sl, fp, r2, r1
 800391a:	445b      	add	r3, fp
 800391c:	469b      	mov	fp, r3
 800391e:	f04f 0200 	mov.w	r2, #0
 8003922:	f04f 0300 	mov.w	r3, #0
 8003926:	ea4f 729a 	mov.w	r2, sl, lsr #30
 800392a:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 800392e:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003932:	4613      	mov	r3, r2
 8003934:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8003936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003938:	17da      	asrs	r2, r3, #31
 800393a:	60bb      	str	r3, [r7, #8]
 800393c:	60fa      	str	r2, [r7, #12]
 800393e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003940:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003944:	465a      	mov	r2, fp
 8003946:	fb02 f203 	mul.w	r2, r2, r3
 800394a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800394c:	4651      	mov	r1, sl
 800394e:	fb01 f303 	mul.w	r3, r1, r3
 8003952:	4413      	add	r3, r2
 8003954:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003956:	4651      	mov	r1, sl
 8003958:	fba2 8901 	umull	r8, r9, r2, r1
 800395c:	444b      	add	r3, r9
 800395e:	4699      	mov	r9, r3
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	ea4f 7298 	mov.w	r2, r8, lsr #30
 800396c:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003970:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003974:	4613      	mov	r3, r2
 8003976:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8003978:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800397a:	17da      	asrs	r2, r3, #31
 800397c:	603b      	str	r3, [r7, #0]
 800397e:	607a      	str	r2, [r7, #4]
 8003980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003982:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003986:	464a      	mov	r2, r9
 8003988:	fb02 f203 	mul.w	r2, r2, r3
 800398c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800398e:	4641      	mov	r1, r8
 8003990:	fb01 f303 	mul.w	r3, r1, r3
 8003994:	4413      	add	r3, r2
 8003996:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003998:	4641      	mov	r1, r8
 800399a:	fba2 4501 	umull	r4, r5, r2, r1
 800399e:	442b      	add	r3, r5
 80039a0:	461d      	mov	r5, r3
 80039a2:	f04f 0200 	mov.w	r2, #0
 80039a6:	f04f 0300 	mov.w	r3, #0
 80039aa:	0fa2      	lsrs	r2, r4, #30
 80039ac:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80039b0:	17ab      	asrs	r3, r5, #30
 80039b2:	4613      	mov	r3, r2
 80039b4:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 80039b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039b8:	161b      	asrs	r3, r3, #24
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 80039c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039c2:	141b      	asrs	r3, r3, #16
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 80039ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039cc:	121b      	asrs	r3, r3, #8
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 80039d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 80039dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039de:	161b      	asrs	r3, r3, #24
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 80039e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039e8:	141b      	asrs	r3, r3, #16
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 80039f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f2:	121b      	asrs	r3, r3, #8
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 80039fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8003a02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a04:	161b      	asrs	r3, r3, #24
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8003a0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a0e:	141b      	asrs	r3, r3, #16
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8003a16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a18:	121b      	asrs	r3, r3, #8
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8003a20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8003a28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	210c      	movs	r1, #12
 8003a30:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8003a34:	f7ff fb3c 	bl	80030b0 <mpu_write_mem>
 8003a38:	4603      	mov	r3, r0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3750      	adds	r7, #80	@ 0x50
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a44:	200002c4 	.word	0x200002c4

08003a48 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b088      	sub	sp, #32
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	4603      	mov	r3, r0
 8003a50:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8003a52:	4a1f      	ldr	r2, [pc, #124]	@ (8003ad0 <dmp_set_fifo_rate+0x88>)
 8003a54:	f107 0310 	add.w	r3, r7, #16
 8003a58:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8003a5e:	88fb      	ldrh	r3, [r7, #6]
 8003a60:	2bc8      	cmp	r3, #200	@ 0xc8
 8003a62:	d902      	bls.n	8003a6a <dmp_set_fifo_rate+0x22>
        return -1;
 8003a64:	f04f 33ff 	mov.w	r3, #4294967295
 8003a68:	e02e      	b.n	8003ac8 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8003a6a:	88fb      	ldrh	r3, [r7, #6]
 8003a6c:	22c8      	movs	r2, #200	@ 0xc8
 8003a6e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	3b01      	subs	r3, #1
 8003a76:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8003a78:	8bfb      	ldrh	r3, [r7, #30]
 8003a7a:	0a1b      	lsrs	r3, r3, #8
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8003a82:	8bfb      	ldrh	r3, [r7, #30]
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8003a88:	f107 0308 	add.w	r3, r7, #8
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	2102      	movs	r1, #2
 8003a90:	f240 2016 	movw	r0, #534	@ 0x216
 8003a94:	f7ff fb0c 	bl	80030b0 <mpu_write_mem>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d002      	beq.n	8003aa4 <dmp_set_fifo_rate+0x5c>
        return -1;
 8003a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa2:	e011      	b.n	8003ac8 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8003aa4:	f107 0310 	add.w	r3, r7, #16
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	210c      	movs	r1, #12
 8003aac:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8003ab0:	f7ff fafe 	bl	80030b0 <mpu_write_mem>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d002      	beq.n	8003ac0 <dmp_set_fifo_rate+0x78>
        return -1;
 8003aba:	f04f 33ff 	mov.w	r3, #4294967295
 8003abe:	e003      	b.n	8003ac8 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8003ac0:	4a04      	ldr	r2, [pc, #16]	@ (8003ad4 <dmp_set_fifo_rate+0x8c>)
 8003ac2:	88fb      	ldrh	r3, [r7, #6]
 8003ac4:	8193      	strh	r3, [r2, #12]
    return 0;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3720      	adds	r7, #32
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	080117b0 	.word	0x080117b0
 8003ad4:	200002c4 	.word	0x200002c4

08003ad8 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	460a      	mov	r2, r1
 8003ae2:	71fb      	strb	r3, [r7, #7]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	f003 0307 	and.w	r3, r3, #7
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <dmp_set_tap_thresh+0x22>
 8003af2:	88bb      	ldrh	r3, [r7, #4]
 8003af4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8003af8:	d902      	bls.n	8003b00 <dmp_set_tap_thresh+0x28>
        return -1;
 8003afa:	f04f 33ff 	mov.w	r3, #4294967295
 8003afe:	e10b      	b.n	8003d18 <dmp_set_tap_thresh+0x240>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8003b00:	88bb      	ldrh	r3, [r7, #4]
 8003b02:	ee07 3a90 	vmov	s15, r3
 8003b06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b0a:	eddf 6a85 	vldr	s13, [pc, #532]	@ 8003d20 <dmp_set_tap_thresh+0x248>
 8003b0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b12:	edc7 7a04 	vstr	s15, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8003b16:	f107 030b 	add.w	r3, r7, #11
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fd fed2 	bl	80018c4 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8003b20:	7afb      	ldrb	r3, [r7, #11]
 8003b22:	3b02      	subs	r3, #2
 8003b24:	2b0e      	cmp	r3, #14
 8003b26:	d87d      	bhi.n	8003c24 <dmp_set_tap_thresh+0x14c>
 8003b28:	a201      	add	r2, pc, #4	@ (adr r2, 8003b30 <dmp_set_tap_thresh+0x58>)
 8003b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2e:	bf00      	nop
 8003b30:	08003b6d 	.word	0x08003b6d
 8003b34:	08003c25 	.word	0x08003c25
 8003b38:	08003b9b 	.word	0x08003b9b
 8003b3c:	08003c25 	.word	0x08003c25
 8003b40:	08003c25 	.word	0x08003c25
 8003b44:	08003c25 	.word	0x08003c25
 8003b48:	08003bc9 	.word	0x08003bc9
 8003b4c:	08003c25 	.word	0x08003c25
 8003b50:	08003c25 	.word	0x08003c25
 8003b54:	08003c25 	.word	0x08003c25
 8003b58:	08003c25 	.word	0x08003c25
 8003b5c:	08003c25 	.word	0x08003c25
 8003b60:	08003c25 	.word	0x08003c25
 8003b64:	08003c25 	.word	0x08003c25
 8003b68:	08003bf7 	.word	0x08003bf7
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8003b6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b70:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8003d24 <dmp_set_tap_thresh+0x24c>
 8003b74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b7c:	ee17 3a90 	vmov	r3, s15
 8003b80:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8003b82:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b86:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003d28 <dmp_set_tap_thresh+0x250>
 8003b8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b92:	ee17 3a90 	vmov	r3, s15
 8003b96:	82bb      	strh	r3, [r7, #20]
        break;
 8003b98:	e047      	b.n	8003c2a <dmp_set_tap_thresh+0x152>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8003b9a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b9e:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8003d2c <dmp_set_tap_thresh+0x254>
 8003ba2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ba6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003baa:	ee17 3a90 	vmov	r3, s15
 8003bae:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8003bb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bb4:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8003d30 <dmp_set_tap_thresh+0x258>
 8003bb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bc0:	ee17 3a90 	vmov	r3, s15
 8003bc4:	82bb      	strh	r3, [r7, #20]
        break;
 8003bc6:	e030      	b.n	8003c2a <dmp_set_tap_thresh+0x152>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8003bc8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bcc:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8003d34 <dmp_set_tap_thresh+0x25c>
 8003bd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bd8:	ee17 3a90 	vmov	r3, s15
 8003bdc:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8003bde:	edd7 7a04 	vldr	s15, [r7, #16]
 8003be2:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003d38 <dmp_set_tap_thresh+0x260>
 8003be6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bee:	ee17 3a90 	vmov	r3, s15
 8003bf2:	82bb      	strh	r3, [r7, #20]
        break;
 8003bf4:	e019      	b.n	8003c2a <dmp_set_tap_thresh+0x152>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8003bf6:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bfa:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8003d3c <dmp_set_tap_thresh+0x264>
 8003bfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c06:	ee17 3a90 	vmov	r3, s15
 8003c0a:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8003c0c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003c10:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8003d40 <dmp_set_tap_thresh+0x268>
 8003c14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c1c:	ee17 3a90 	vmov	r3, s15
 8003c20:	82bb      	strh	r3, [r7, #20]
        break;
 8003c22:	e002      	b.n	8003c2a <dmp_set_tap_thresh+0x152>
    default:
        return -1;
 8003c24:	f04f 33ff 	mov.w	r3, #4294967295
 8003c28:	e076      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8003c2a:	8afb      	ldrh	r3, [r7, #22]
 8003c2c:	0a1b      	lsrs	r3, r3, #8
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8003c34:	8afb      	ldrh	r3, [r7, #22]
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8003c3a:	8abb      	ldrh	r3, [r7, #20]
 8003c3c:	0a1b      	lsrs	r3, r3, #8
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8003c44:	8abb      	ldrh	r3, [r7, #20]
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8003c4a:	79fb      	ldrb	r3, [r7, #7]
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01c      	beq.n	8003c8e <dmp_set_tap_thresh+0x1b6>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8003c54:	f107 030c 	add.w	r3, r7, #12
 8003c58:	461a      	mov	r2, r3
 8003c5a:	2102      	movs	r1, #2
 8003c5c:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8003c60:	f7ff fa26 	bl	80030b0 <mpu_write_mem>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d002      	beq.n	8003c70 <dmp_set_tap_thresh+0x198>
            return -1;
 8003c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c6e:	e053      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8003c70:	f107 030c 	add.w	r3, r7, #12
 8003c74:	3302      	adds	r3, #2
 8003c76:	461a      	mov	r2, r3
 8003c78:	2102      	movs	r1, #2
 8003c7a:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8003c7e:	f7ff fa17 	bl	80030b0 <mpu_write_mem>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d002      	beq.n	8003c8e <dmp_set_tap_thresh+0x1b6>
            return -1;
 8003c88:	f04f 33ff 	mov.w	r3, #4294967295
 8003c8c:	e044      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Y) {
 8003c8e:	79fb      	ldrb	r3, [r7, #7]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d01c      	beq.n	8003cd2 <dmp_set_tap_thresh+0x1fa>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8003c98:	f107 030c 	add.w	r3, r7, #12
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	2102      	movs	r1, #2
 8003ca0:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8003ca4:	f7ff fa04 	bl	80030b0 <mpu_write_mem>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <dmp_set_tap_thresh+0x1dc>
            return -1;
 8003cae:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb2:	e031      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8003cb4:	f107 030c 	add.w	r3, r7, #12
 8003cb8:	3302      	adds	r3, #2
 8003cba:	461a      	mov	r2, r3
 8003cbc:	2102      	movs	r1, #2
 8003cbe:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8003cc2:	f7ff f9f5 	bl	80030b0 <mpu_write_mem>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d002      	beq.n	8003cd2 <dmp_set_tap_thresh+0x1fa>
            return -1;
 8003ccc:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd0:	e022      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Z) {
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d01c      	beq.n	8003d16 <dmp_set_tap_thresh+0x23e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8003cdc:	f107 030c 	add.w	r3, r7, #12
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	2102      	movs	r1, #2
 8003ce4:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8003ce8:	f7ff f9e2 	bl	80030b0 <mpu_write_mem>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d002      	beq.n	8003cf8 <dmp_set_tap_thresh+0x220>
            return -1;
 8003cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf6:	e00f      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8003cf8:	f107 030c 	add.w	r3, r7, #12
 8003cfc:	3302      	adds	r3, #2
 8003cfe:	461a      	mov	r2, r3
 8003d00:	2102      	movs	r1, #2
 8003d02:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003d06:	f7ff f9d3 	bl	80030b0 <mpu_write_mem>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <dmp_set_tap_thresh+0x23e>
            return -1;
 8003d10:	f04f 33ff 	mov.w	r3, #4294967295
 8003d14:	e000      	b.n	8003d18 <dmp_set_tap_thresh+0x240>
    }
    return 0;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3718      	adds	r7, #24
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	43480000 	.word	0x43480000
 8003d24:	46800000 	.word	0x46800000
 8003d28:	46400000 	.word	0x46400000
 8003d2c:	46000000 	.word	0x46000000
 8003d30:	45c00000 	.word	0x45c00000
 8003d34:	45800000 	.word	0x45800000
 8003d38:	45400000 	.word	0x45400000
 8003d3c:	45000000 	.word	0x45000000
 8003d40:	44c00000 	.word	0x44c00000

08003d44 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d004      	beq.n	8003d66 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d004      	beq.n	8003d7a <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	f043 030c 	orr.w	r3, r3, #12
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d004      	beq.n	8003d8e <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8003d84:	7bfb      	ldrb	r3, [r7, #15]
 8003d86:	f043 0303 	orr.w	r3, r3, #3
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8003d8e:	f107 030f 	add.w	r3, r7, #15
 8003d92:	461a      	mov	r2, r3
 8003d94:	2101      	movs	r1, #1
 8003d96:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8003d9a:	f7ff f989 	bl	80030b0 <mpu_write_mem>
 8003d9e:	4603      	mov	r3, r0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	4603      	mov	r3, r0
 8003db0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8003db2:	79fb      	ldrb	r3, [r7, #7]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d102      	bne.n	8003dbe <dmp_set_tap_count+0x16>
        min_taps = 1;
 8003db8:	2301      	movs	r3, #1
 8003dba:	71fb      	strb	r3, [r7, #7]
 8003dbc:	e004      	b.n	8003dc8 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8003dbe:	79fb      	ldrb	r3, [r7, #7]
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d901      	bls.n	8003dc8 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8003dc4:	2304      	movs	r3, #4
 8003dc6:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8003dc8:	79fb      	ldrb	r3, [r7, #7]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8003dd0:	f107 030f 	add.w	r3, r7, #15
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	f240 104f 	movw	r0, #335	@ 0x14f
 8003ddc:	f7ff f968 	bl	80030b0 <mpu_write_mem>
 8003de0:	4603      	mov	r3, r0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
	...

08003dec <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	4603      	mov	r3, r0
 8003df4:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003df6:	88fb      	ldrh	r3, [r7, #6]
 8003df8:	4a0c      	ldr	r2, [pc, #48]	@ (8003e2c <dmp_set_tap_time+0x40>)
 8003dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfe:	089b      	lsrs	r3, r3, #2
 8003e00:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003e02:	89fb      	ldrh	r3, [r7, #14]
 8003e04:	0a1b      	lsrs	r3, r3, #8
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003e0c:	89fb      	ldrh	r3, [r7, #14]
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8003e12:	f107 030c 	add.w	r3, r7, #12
 8003e16:	461a      	mov	r2, r3
 8003e18:	2102      	movs	r1, #2
 8003e1a:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8003e1e:	f7ff f947 	bl	80030b0 <mpu_write_mem>
 8003e22:	4603      	mov	r3, r0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	cccccccd 	.word	0xcccccccd

08003e30 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	4603      	mov	r3, r0
 8003e38:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003e3a:	88fb      	ldrh	r3, [r7, #6]
 8003e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8003e70 <dmp_set_tap_time_multi+0x40>)
 8003e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e42:	089b      	lsrs	r3, r3, #2
 8003e44:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003e46:	89fb      	ldrh	r3, [r7, #14]
 8003e48:	0a1b      	lsrs	r3, r3, #8
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003e50:	89fb      	ldrh	r3, [r7, #14]
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8003e56:	f107 030c 	add.w	r3, r7, #12
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	2102      	movs	r1, #2
 8003e5e:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8003e62:	f7ff f925 	bl	80030b0 <mpu_write_mem>
 8003e66:	4603      	mov	r3, r0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	cccccccd 	.word	0xcccccccd

08003e74 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a13      	ldr	r2, [pc, #76]	@ (8003ed0 <dmp_set_shake_reject_thresh+0x5c>)
 8003e84:	fb82 1203 	smull	r1, r2, r2, r3
 8003e88:	1192      	asrs	r2, r2, #6
 8003e8a:	17db      	asrs	r3, r3, #31
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	887a      	ldrh	r2, [r7, #2]
 8003e90:	fb02 f303 	mul.w	r3, r2, r3
 8003e94:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	161b      	asrs	r3, r3, #24
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	141b      	asrs	r3, r3, #16
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	121b      	asrs	r3, r3, #8
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8003eb4:	f107 0308 	add.w	r3, r7, #8
 8003eb8:	461a      	mov	r2, r3
 8003eba:	2104      	movs	r1, #4
 8003ebc:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8003ec0:	f7ff f8f6 	bl	80030b0 <mpu_write_mem>
 8003ec4:	4603      	mov	r3, r0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	10624dd3 	.word	0x10624dd3

08003ed4 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	4603      	mov	r3, r0
 8003edc:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003ede:	88fb      	ldrh	r3, [r7, #6]
 8003ee0:	4a0c      	ldr	r2, [pc, #48]	@ (8003f14 <dmp_set_shake_reject_time+0x40>)
 8003ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee6:	089b      	lsrs	r3, r3, #2
 8003ee8:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003eea:	88fb      	ldrh	r3, [r7, #6]
 8003eec:	0a1b      	lsrs	r3, r3, #8
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003ef4:	88fb      	ldrh	r3, [r7, #6]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8003efa:	f107 030c 	add.w	r3, r7, #12
 8003efe:	461a      	mov	r2, r3
 8003f00:	2102      	movs	r1, #2
 8003f02:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8003f06:	f7ff f8d3 	bl	80030b0 <mpu_write_mem>
 8003f0a:	4603      	mov	r3, r0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	cccccccd 	.word	0xcccccccd

08003f18 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	4603      	mov	r3, r0
 8003f20:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003f22:	88fb      	ldrh	r3, [r7, #6]
 8003f24:	4a0c      	ldr	r2, [pc, #48]	@ (8003f58 <dmp_set_shake_reject_timeout+0x40>)
 8003f26:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2a:	089b      	lsrs	r3, r3, #2
 8003f2c:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003f2e:	88fb      	ldrh	r3, [r7, #6]
 8003f30:	0a1b      	lsrs	r3, r3, #8
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003f38:	88fb      	ldrh	r3, [r7, #6]
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8003f3e:	f107 030c 	add.w	r3, r7, #12
 8003f42:	461a      	mov	r2, r3
 8003f44:	2102      	movs	r1, #2
 8003f46:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8003f4a:	f7ff f8b1 	bl	80030b0 <mpu_write_mem>
 8003f4e:	4603      	mov	r3, r0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3710      	adds	r7, #16
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	cccccccd 	.word	0xcccccccd

08003f5c <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8003f66:	2302      	movs	r3, #2
 8003f68:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8003f6a:	23ca      	movs	r3, #202	@ 0xca
 8003f6c:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8003f6e:	23e3      	movs	r3, #227	@ 0xe3
 8003f70:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8003f72:	2309      	movs	r3, #9
 8003f74:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8003f76:	f107 030c 	add.w	r3, r7, #12
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	2104      	movs	r1, #4
 8003f7e:	2068      	movs	r0, #104	@ 0x68
 8003f80:	f7ff f896 	bl	80030b0 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8003f84:	23a3      	movs	r3, #163	@ 0xa3
 8003f86:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8003f88:	88fb      	ldrh	r3, [r7, #6]
 8003f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d006      	beq.n	8003fa0 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8003f92:	23c0      	movs	r3, #192	@ 0xc0
 8003f94:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8003f96:	23c8      	movs	r3, #200	@ 0xc8
 8003f98:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8003f9a:	23c2      	movs	r3, #194	@ 0xc2
 8003f9c:	73fb      	strb	r3, [r7, #15]
 8003f9e:	e005      	b.n	8003fac <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8003fa0:	23a3      	movs	r3, #163	@ 0xa3
 8003fa2:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8003fa4:	23a3      	movs	r3, #163	@ 0xa3
 8003fa6:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8003fa8:	23a3      	movs	r3, #163	@ 0xa3
 8003faa:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003fac:	88fb      	ldrh	r3, [r7, #6]
 8003fae:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d006      	beq.n	8003fc4 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8003fb6:	23c4      	movs	r3, #196	@ 0xc4
 8003fb8:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8003fba:	23cc      	movs	r3, #204	@ 0xcc
 8003fbc:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8003fbe:	23c6      	movs	r3, #198	@ 0xc6
 8003fc0:	74bb      	strb	r3, [r7, #18]
 8003fc2:	e005      	b.n	8003fd0 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8003fc4:	23a3      	movs	r3, #163	@ 0xa3
 8003fc6:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8003fc8:	23a3      	movs	r3, #163	@ 0xa3
 8003fca:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8003fcc:	23a3      	movs	r3, #163	@ 0xa3
 8003fce:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8003fd0:	23a3      	movs	r3, #163	@ 0xa3
 8003fd2:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8003fd4:	23a3      	movs	r3, #163	@ 0xa3
 8003fd6:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8003fd8:	23a3      	movs	r3, #163	@ 0xa3
 8003fda:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8003fdc:	f107 030c 	add.w	r3, r7, #12
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	210a      	movs	r1, #10
 8003fe4:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8003fe8:	f7ff f862 	bl	80030b0 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8003fec:	88fb      	ldrh	r3, [r7, #6]
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d002      	beq.n	8003ffc <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8003ff6:	2320      	movs	r3, #32
 8003ff8:	733b      	strb	r3, [r7, #12]
 8003ffa:	e001      	b.n	8004000 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8003ffc:	23d8      	movs	r3, #216	@ 0xd8
 8003ffe:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8004000:	f107 030c 	add.w	r3, r7, #12
 8004004:	461a      	mov	r2, r3
 8004006:	2101      	movs	r1, #1
 8004008:	f640 20b6 	movw	r0, #2742	@ 0xab6
 800400c:	f7ff f850 	bl	80030b0 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8004010:	88fb      	ldrh	r3, [r7, #6]
 8004012:	f003 0320 	and.w	r3, r3, #32
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 800401a:	2001      	movs	r0, #1
 800401c:	f000 f8c6 	bl	80041ac <dmp_enable_gyro_cal>
 8004020:	e002      	b.n	8004028 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8004022:	2000      	movs	r0, #0
 8004024:	f000 f8c2 	bl	80041ac <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004028:	88fb      	ldrh	r3, [r7, #6]
 800402a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800402e:	2b00      	cmp	r3, #0
 8004030:	d01d      	beq.n	800406e <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004032:	88fb      	ldrh	r3, [r7, #6]
 8004034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 800403c:	23b2      	movs	r3, #178	@ 0xb2
 800403e:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004040:	238b      	movs	r3, #139	@ 0x8b
 8004042:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004044:	23b6      	movs	r3, #182	@ 0xb6
 8004046:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004048:	239b      	movs	r3, #155	@ 0x9b
 800404a:	73fb      	strb	r3, [r7, #15]
 800404c:	e007      	b.n	800405e <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800404e:	23b0      	movs	r3, #176	@ 0xb0
 8004050:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004052:	2380      	movs	r3, #128	@ 0x80
 8004054:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004056:	23b4      	movs	r3, #180	@ 0xb4
 8004058:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800405a:	2390      	movs	r3, #144	@ 0x90
 800405c:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800405e:	f107 030c 	add.w	r3, r7, #12
 8004062:	461a      	mov	r2, r3
 8004064:	2104      	movs	r1, #4
 8004066:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 800406a:	f7ff f821 	bl	80030b0 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800406e:	88fb      	ldrh	r3, [r7, #6]
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d025      	beq.n	80040c4 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004078:	23f8      	movs	r3, #248	@ 0xf8
 800407a:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800407c:	f107 030c 	add.w	r3, r7, #12
 8004080:	461a      	mov	r2, r3
 8004082:	2101      	movs	r1, #1
 8004084:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004088:	f7ff f812 	bl	80030b0 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 800408c:	21fa      	movs	r1, #250	@ 0xfa
 800408e:	2007      	movs	r0, #7
 8004090:	f7ff fd22 	bl	8003ad8 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004094:	2007      	movs	r0, #7
 8004096:	f7ff fe55 	bl	8003d44 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 800409a:	2001      	movs	r0, #1
 800409c:	f7ff fe84 	bl	8003da8 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 80040a0:	2064      	movs	r0, #100	@ 0x64
 80040a2:	f7ff fea3 	bl	8003dec <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80040a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80040aa:	f7ff fec1 	bl	8003e30 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80040ae:	21c8      	movs	r1, #200	@ 0xc8
 80040b0:	483c      	ldr	r0, [pc, #240]	@ (80041a4 <dmp_enable_feature+0x248>)
 80040b2:	f7ff fedf 	bl	8003e74 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80040b6:	2028      	movs	r0, #40	@ 0x28
 80040b8:	f7ff ff0c 	bl	8003ed4 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80040bc:	200a      	movs	r0, #10
 80040be:	f7ff ff2b 	bl	8003f18 <dmp_set_shake_reject_timeout>
 80040c2:	e009      	b.n	80040d8 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 80040c4:	23d8      	movs	r3, #216	@ 0xd8
 80040c6:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80040c8:	f107 030c 	add.w	r3, r7, #12
 80040cc:	461a      	mov	r2, r3
 80040ce:	2101      	movs	r1, #1
 80040d0:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80040d4:	f7fe ffec 	bl	80030b0 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 80040d8:	88fb      	ldrh	r3, [r7, #6]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d002      	beq.n	80040e8 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 80040e2:	23d9      	movs	r3, #217	@ 0xd9
 80040e4:	733b      	strb	r3, [r7, #12]
 80040e6:	e001      	b.n	80040ec <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 80040e8:	23d8      	movs	r3, #216	@ 0xd8
 80040ea:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 80040ec:	f107 030c 	add.w	r3, r7, #12
 80040f0:	461a      	mov	r2, r3
 80040f2:	2101      	movs	r1, #1
 80040f4:	f240 703d 	movw	r0, #1853	@ 0x73d
 80040f8:	f7fe ffda 	bl	80030b0 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 80040fc:	88fb      	ldrh	r3, [r7, #6]
 80040fe:	f003 0304 	and.w	r3, r3, #4
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8004106:	2001      	movs	r0, #1
 8004108:	f000 f880 	bl	800420c <dmp_enable_lp_quat>
 800410c:	e002      	b.n	8004114 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800410e:	2000      	movs	r0, #0
 8004110:	f000 f87c 	bl	800420c <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	f003 0310 	and.w	r3, r3, #16
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800411e:	2001      	movs	r0, #1
 8004120:	f000 f89b 	bl	800425a <dmp_enable_6x_lp_quat>
 8004124:	e002      	b.n	800412c <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8004126:	2000      	movs	r0, #0
 8004128:	f000 f897 	bl	800425a <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 800412c:	88fb      	ldrh	r3, [r7, #6]
 800412e:	f043 0308 	orr.w	r3, r3, #8
 8004132:	b29a      	uxth	r2, r3
 8004134:	4b1c      	ldr	r3, [pc, #112]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004136:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8004138:	f7fd f9c8 	bl	80014cc <mpu_reset_fifo>

    dmp.packet_length = 0;
 800413c:	4b1a      	ldr	r3, [pc, #104]	@ (80041a8 <dmp_enable_feature+0x24c>)
 800413e:	2200      	movs	r2, #0
 8004140:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004142:	88fb      	ldrh	r3, [r7, #6]
 8004144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004148:	2b00      	cmp	r3, #0
 800414a:	d005      	beq.n	8004158 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800414c:	4b16      	ldr	r3, [pc, #88]	@ (80041a8 <dmp_enable_feature+0x24c>)
 800414e:	7b9b      	ldrb	r3, [r3, #14]
 8004150:	3306      	adds	r3, #6
 8004152:	b2da      	uxtb	r2, r3
 8004154:	4b14      	ldr	r3, [pc, #80]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004156:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004158:	88fb      	ldrh	r3, [r7, #6]
 800415a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800415e:	2b00      	cmp	r3, #0
 8004160:	d005      	beq.n	800416e <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8004162:	4b11      	ldr	r3, [pc, #68]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004164:	7b9b      	ldrb	r3, [r3, #14]
 8004166:	3306      	adds	r3, #6
 8004168:	b2da      	uxtb	r2, r3
 800416a:	4b0f      	ldr	r3, [pc, #60]	@ (80041a8 <dmp_enable_feature+0x24c>)
 800416c:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800416e:	88fb      	ldrh	r3, [r7, #6]
 8004170:	f003 0314 	and.w	r3, r3, #20
 8004174:	2b00      	cmp	r3, #0
 8004176:	d005      	beq.n	8004184 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004178:	4b0b      	ldr	r3, [pc, #44]	@ (80041a8 <dmp_enable_feature+0x24c>)
 800417a:	7b9b      	ldrb	r3, [r3, #14]
 800417c:	3310      	adds	r3, #16
 800417e:	b2da      	uxtb	r2, r3
 8004180:	4b09      	ldr	r3, [pc, #36]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004182:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004184:	88fb      	ldrh	r3, [r7, #6]
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d005      	beq.n	800419a <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800418e:	4b06      	ldr	r3, [pc, #24]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004190:	7b9b      	ldrb	r3, [r3, #14]
 8004192:	3304      	adds	r3, #4
 8004194:	b2da      	uxtb	r2, r3
 8004196:	4b04      	ldr	r3, [pc, #16]	@ (80041a8 <dmp_enable_feature+0x24c>)
 8004198:	739a      	strb	r2, [r3, #14]

    return 0;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3718      	adds	r7, #24
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	02cae309 	.word	0x02cae309
 80041a8:	200002c4 	.word	0x200002c4

080041ac <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b088      	sub	sp, #32
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80041b6:	79fb      	ldrb	r3, [r7, #7]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00f      	beq.n	80041dc <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80041bc:	4a11      	ldr	r2, [pc, #68]	@ (8004204 <dmp_enable_gyro_cal+0x58>)
 80041be:	f107 0314 	add.w	r3, r7, #20
 80041c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80041c4:	c303      	stmia	r3!, {r0, r1}
 80041c6:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80041c8:	f107 0314 	add.w	r3, r7, #20
 80041cc:	461a      	mov	r2, r3
 80041ce:	2109      	movs	r1, #9
 80041d0:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80041d4:	f7fe ff6c 	bl	80030b0 <mpu_write_mem>
 80041d8:	4603      	mov	r3, r0
 80041da:	e00e      	b.n	80041fa <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80041dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004208 <dmp_enable_gyro_cal+0x5c>)
 80041de:	f107 0308 	add.w	r3, r7, #8
 80041e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80041e4:	c303      	stmia	r3!, {r0, r1}
 80041e6:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80041e8:	f107 0308 	add.w	r3, r7, #8
 80041ec:	461a      	mov	r2, r3
 80041ee:	2109      	movs	r1, #9
 80041f0:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80041f4:	f7fe ff5c 	bl	80030b0 <mpu_write_mem>
 80041f8:	4603      	mov	r3, r0
    }
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3720      	adds	r7, #32
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	080117bc 	.word	0x080117bc
 8004208:	080117c8 	.word	0x080117c8

0800420c <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d008      	beq.n	800422e <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 800421c:	23c0      	movs	r3, #192	@ 0xc0
 800421e:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8004220:	23c2      	movs	r3, #194	@ 0xc2
 8004222:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004224:	23c4      	movs	r3, #196	@ 0xc4
 8004226:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8004228:	23c6      	movs	r3, #198	@ 0xc6
 800422a:	73fb      	strb	r3, [r7, #15]
 800422c:	e006      	b.n	800423c <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800422e:	f107 030c 	add.w	r3, r7, #12
 8004232:	2204      	movs	r2, #4
 8004234:	218b      	movs	r1, #139	@ 0x8b
 8004236:	4618      	mov	r0, r3
 8004238:	f00a fd74 	bl	800ed24 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 800423c:	f107 030c 	add.w	r3, r7, #12
 8004240:	461a      	mov	r2, r3
 8004242:	2104      	movs	r1, #4
 8004244:	f640 2098 	movw	r0, #2712	@ 0xa98
 8004248:	f7fe ff32 	bl	80030b0 <mpu_write_mem>

    return mpu_reset_fifo();
 800424c:	f7fd f93e 	bl	80014cc <mpu_reset_fifo>
 8004250:	4603      	mov	r3, r0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b084      	sub	sp, #16
 800425e:	af00      	add	r7, sp, #0
 8004260:	4603      	mov	r3, r0
 8004262:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004264:	79fb      	ldrb	r3, [r7, #7]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d008      	beq.n	800427c <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800426a:	2320      	movs	r3, #32
 800426c:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800426e:	2328      	movs	r3, #40	@ 0x28
 8004270:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 8004272:	2330      	movs	r3, #48	@ 0x30
 8004274:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 8004276:	2338      	movs	r3, #56	@ 0x38
 8004278:	73fb      	strb	r3, [r7, #15]
 800427a:	e006      	b.n	800428a <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 800427c:	f107 030c 	add.w	r3, r7, #12
 8004280:	2204      	movs	r2, #4
 8004282:	21a3      	movs	r1, #163	@ 0xa3
 8004284:	4618      	mov	r0, r3
 8004286:	f00a fd4d 	bl	800ed24 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800428a:	f107 030c 	add.w	r3, r7, #12
 800428e:	461a      	mov	r2, r3
 8004290:	2104      	movs	r1, #4
 8004292:	f640 209e 	movw	r0, #2718	@ 0xa9e
 8004296:	f7fe ff0b 	bl	80030b0 <mpu_write_mem>

    return mpu_reset_fifo();
 800429a:	f7fd f917 	bl	80014cc <mpu_reset_fifo>
 800429e:	4603      	mov	r3, r0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	3303      	adds	r3, #3
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80042ba:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3303      	adds	r3, #3
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042c6:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3301      	adds	r3, #1
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d012      	beq.n	80042fc <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 80042d6:	7bbb      	ldrb	r3, [r7, #14]
 80042d8:	08db      	lsrs	r3, r3, #3
 80042da:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 80042dc:	7bbb      	ldrb	r3, [r7, #14]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	3301      	adds	r3, #1
 80042e6:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 80042e8:	4b10      	ldr	r3, [pc, #64]	@ (800432c <decode_gesture+0x84>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d005      	beq.n	80042fc <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 80042f0:	4b0e      	ldr	r3, [pc, #56]	@ (800432c <decode_gesture+0x84>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	7b39      	ldrb	r1, [r7, #12]
 80042f6:	7b7a      	ldrb	r2, [r7, #13]
 80042f8:	4610      	mov	r0, r2
 80042fa:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	3301      	adds	r3, #1
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	f003 0308 	and.w	r3, r3, #8
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00a      	beq.n	8004320 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 800430a:	4b08      	ldr	r3, [pc, #32]	@ (800432c <decode_gesture+0x84>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d006      	beq.n	8004320 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 8004312:	4b06      	ldr	r3, [pc, #24]	@ (800432c <decode_gesture+0x84>)
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	7bfa      	ldrb	r2, [r7, #15]
 8004318:	0992      	lsrs	r2, r2, #6
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	4610      	mov	r0, r2
 800431e:	4798      	blx	r3
    }

    return 0;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	200002c4 	.word	0x200002c4

08004330 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b092      	sub	sp, #72	@ 0x48
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
 800433c:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 800433e:	2300      	movs	r3, #0
 8004340:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    sensors[0] = 0;
 8004344:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004346:	2200      	movs	r2, #0
 8004348:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800434a:	4bb1      	ldr	r3, [pc, #708]	@ (8004610 <dmp_read_fifo+0x2e0>)
 800434c:	7b9b      	ldrb	r3, [r3, #14]
 800434e:	4618      	mov	r0, r3
 8004350:	f107 0320 	add.w	r3, r7, #32
 8004354:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004356:	4619      	mov	r1, r3
 8004358:	f7fd fdf8 	bl	8001f4c <mpu_read_fifo_stream>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <dmp_read_fifo+0x38>
        return -1;
 8004362:	f04f 33ff 	mov.w	r3, #4294967295
 8004366:	e14e      	b.n	8004606 <dmp_read_fifo+0x2d6>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8004368:	4ba9      	ldr	r3, [pc, #676]	@ (8004610 <dmp_read_fifo+0x2e0>)
 800436a:	895b      	ldrh	r3, [r3, #10]
 800436c:	f003 0314 	and.w	r3, r3, #20
 8004370:	2b00      	cmp	r3, #0
 8004372:	f000 808a 	beq.w	800448a <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004376:	f897 3020 	ldrb.w	r3, [r7, #32]
 800437a:	061a      	lsls	r2, r3, #24
 800437c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004380:	041b      	lsls	r3, r3, #16
 8004382:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004384:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004388:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800438a:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800438c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004390:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004396:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800439a:	061a      	lsls	r2, r3, #24
 800439c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80043a0:	041b      	lsls	r3, r3, #16
 80043a2:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80043a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80043a8:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80043aa:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80043ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043b0:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80043b6:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80043b8:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80043ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80043be:	061a      	lsls	r2, r3, #24
 80043c0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80043c4:	041b      	lsls	r3, r3, #16
 80043c6:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 80043c8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80043cc:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80043ce:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 80043d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80043d4:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 80043da:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80043dc:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80043e2:	061a      	lsls	r2, r3, #24
 80043e4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80043e8:	041b      	lsls	r3, r3, #16
 80043ea:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80043f0:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043f2:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043f8:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043fe:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004400:	601a      	str	r2, [r3, #0]
        ii += 16;
 8004402:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004406:	3310      	adds	r3, #16
 8004408:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	141b      	asrs	r3, r3, #16
 8004412:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3304      	adds	r3, #4
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	141b      	asrs	r3, r3, #16
 800441c:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	3308      	adds	r3, #8
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	141b      	asrs	r3, r3, #16
 8004426:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	330c      	adds	r3, #12
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	141b      	asrs	r3, r3, #16
 8004430:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	fb03 f202 	mul.w	r2, r3, r2
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	6979      	ldr	r1, [r7, #20]
 800443e:	fb01 f303 	mul.w	r3, r1, r3
 8004442:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	69b9      	ldr	r1, [r7, #24]
 8004448:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800444c:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	69f9      	ldr	r1, [r7, #28]
 8004452:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004456:	4413      	add	r3, r2
 8004458:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800445a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800445c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004460:	db03      	blt.n	800446a <dmp_read_fifo+0x13a>
 8004462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004464:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 8004468:	dd07      	ble.n	800447a <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800446a:	f7fd f82f 	bl	80014cc <mpu_reset_fifo>
            sensors[0] = 0;
 800446e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004470:	2200      	movs	r2, #0
 8004472:	801a      	strh	r2, [r3, #0]
            return -1;
 8004474:	f04f 33ff 	mov.w	r3, #4294967295
 8004478:	e0c5      	b.n	8004606 <dmp_read_fifo+0x2d6>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 800447a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800447c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004484:	b21a      	sxth	r2, r3
 8004486:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004488:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800448a:	4b61      	ldr	r3, [pc, #388]	@ (8004610 <dmp_read_fifo+0x2e0>)
 800448c:	895b      	ldrh	r3, [r3, #10]
 800448e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004492:	2b00      	cmp	r3, #0
 8004494:	d04f      	beq.n	8004536 <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004496:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800449a:	3348      	adds	r3, #72	@ 0x48
 800449c:	443b      	add	r3, r7
 800449e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044a2:	b21b      	sxth	r3, r3
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	b21a      	sxth	r2, r3
 80044a8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044ac:	3301      	adds	r3, #1
 80044ae:	3348      	adds	r3, #72	@ 0x48
 80044b0:	443b      	add	r3, r7
 80044b2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044b6:	b21b      	sxth	r3, r3
 80044b8:	4313      	orrs	r3, r2
 80044ba:	b21a      	sxth	r2, r3
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80044c0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044c4:	3302      	adds	r3, #2
 80044c6:	3348      	adds	r3, #72	@ 0x48
 80044c8:	443b      	add	r3, r7
 80044ca:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044ce:	b21b      	sxth	r3, r3
 80044d0:	021b      	lsls	r3, r3, #8
 80044d2:	b219      	sxth	r1, r3
 80044d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044d8:	3303      	adds	r3, #3
 80044da:	3348      	adds	r3, #72	@ 0x48
 80044dc:	443b      	add	r3, r7
 80044de:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044e2:	b21a      	sxth	r2, r3
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	3302      	adds	r3, #2
 80044e8:	430a      	orrs	r2, r1
 80044ea:	b212      	sxth	r2, r2
 80044ec:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80044ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044f2:	3304      	adds	r3, #4
 80044f4:	3348      	adds	r3, #72	@ 0x48
 80044f6:	443b      	add	r3, r7
 80044f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044fc:	b21b      	sxth	r3, r3
 80044fe:	021b      	lsls	r3, r3, #8
 8004500:	b219      	sxth	r1, r3
 8004502:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004506:	3305      	adds	r3, #5
 8004508:	3348      	adds	r3, #72	@ 0x48
 800450a:	443b      	add	r3, r7
 800450c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004510:	b21a      	sxth	r2, r3
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	3304      	adds	r3, #4
 8004516:	430a      	orrs	r2, r1
 8004518:	b212      	sxth	r2, r2
 800451a:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800451c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004520:	3306      	adds	r3, #6
 8004522:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 8004526:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004528:	f9b3 3000 	ldrsh.w	r3, [r3]
 800452c:	f043 0308 	orr.w	r3, r3, #8
 8004530:	b21a      	sxth	r2, r3
 8004532:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004534:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004536:	4b36      	ldr	r3, [pc, #216]	@ (8004610 <dmp_read_fifo+0x2e0>)
 8004538:	895b      	ldrh	r3, [r3, #10]
 800453a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800453e:	2b00      	cmp	r3, #0
 8004540:	d04f      	beq.n	80045e2 <dmp_read_fifo+0x2b2>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004542:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004546:	3348      	adds	r3, #72	@ 0x48
 8004548:	443b      	add	r3, r7
 800454a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800454e:	b21b      	sxth	r3, r3
 8004550:	021b      	lsls	r3, r3, #8
 8004552:	b21a      	sxth	r2, r3
 8004554:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004558:	3301      	adds	r3, #1
 800455a:	3348      	adds	r3, #72	@ 0x48
 800455c:	443b      	add	r3, r7
 800455e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004562:	b21b      	sxth	r3, r3
 8004564:	4313      	orrs	r3, r2
 8004566:	b21a      	sxth	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800456c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004570:	3302      	adds	r3, #2
 8004572:	3348      	adds	r3, #72	@ 0x48
 8004574:	443b      	add	r3, r7
 8004576:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800457a:	b21b      	sxth	r3, r3
 800457c:	021b      	lsls	r3, r3, #8
 800457e:	b219      	sxth	r1, r3
 8004580:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004584:	3303      	adds	r3, #3
 8004586:	3348      	adds	r3, #72	@ 0x48
 8004588:	443b      	add	r3, r7
 800458a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800458e:	b21a      	sxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	3302      	adds	r3, #2
 8004594:	430a      	orrs	r2, r1
 8004596:	b212      	sxth	r2, r2
 8004598:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800459a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800459e:	3304      	adds	r3, #4
 80045a0:	3348      	adds	r3, #72	@ 0x48
 80045a2:	443b      	add	r3, r7
 80045a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80045a8:	b21b      	sxth	r3, r3
 80045aa:	021b      	lsls	r3, r3, #8
 80045ac:	b219      	sxth	r1, r3
 80045ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80045b2:	3305      	adds	r3, #5
 80045b4:	3348      	adds	r3, #72	@ 0x48
 80045b6:	443b      	add	r3, r7
 80045b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80045bc:	b21a      	sxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	3304      	adds	r3, #4
 80045c2:	430a      	orrs	r2, r1
 80045c4:	b212      	sxth	r2, r2
 80045c6:	801a      	strh	r2, [r3, #0]
        ii += 6;
 80045c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80045cc:	3306      	adds	r3, #6
 80045ce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 80045d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045d8:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80045dc:	b21a      	sxth	r2, r3
 80045de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045e0:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80045e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004610 <dmp_read_fifo+0x2e0>)
 80045e4:	895b      	ldrh	r3, [r3, #10]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d007      	beq.n	80045fe <dmp_read_fifo+0x2ce>
        decode_gesture(fifo_data + ii);
 80045ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80045f2:	f107 0220 	add.w	r2, r7, #32
 80045f6:	4413      	add	r3, r2
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff fe55 	bl	80042a8 <decode_gesture>

    myget_ms(timestamp);
 80045fe:	6838      	ldr	r0, [r7, #0]
 8004600:	f7fe ff10 	bl	8003424 <myget_ms>
    return 0;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3748      	adds	r7, #72	@ 0x48
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	200002c4 	.word	0x200002c4

08004614 <run_self_test>:
#define DEFAULT_MPU_HZ (100)

#define q30 1073741824.0f

static int run_self_test(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08a      	sub	sp, #40	@ 0x28
 8004618:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 800461a:	f107 020c 	add.w	r2, r7, #12
 800461e:	f107 0318 	add.w	r3, r7, #24
 8004622:	4611      	mov	r1, r2
 8004624:	4618      	mov	r0, r3
 8004626:	f7fe fc6f 	bl	8002f08 <mpu_run_self_test>
 800462a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 800462c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462e:	2b03      	cmp	r3, #3
 8004630:	d150      	bne.n	80046d4 <run_self_test+0xc0>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8004632:	f107 0308 	add.w	r3, r7, #8
 8004636:	4618      	mov	r0, r3
 8004638:	f7fd fb14 	bl	8001c64 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	ee07 3a90 	vmov	s15, r3
 8004642:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004646:	edd7 7a02 	vldr	s15, [r7, #8]
 800464a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800464e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004652:	ee17 3a90 	vmov	r3, s15
 8004656:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	ee07 3a90 	vmov	s15, r3
 800465e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004662:	edd7 7a02 	vldr	s15, [r7, #8]
 8004666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800466a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800466e:	ee17 3a90 	vmov	r3, s15
 8004672:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	ee07 3a90 	vmov	s15, r3
 800467a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800467e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004686:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800468a:	ee17 3a90 	vmov	r3, s15
 800468e:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8004690:	f107 0318 	add.w	r3, r7, #24
 8004694:	4618      	mov	r0, r3
 8004696:	f7fe ffcb 	bl	8003630 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 800469a:	1dbb      	adds	r3, r7, #6
 800469c:	4618      	mov	r0, r3
 800469e:	f7fd fb19 	bl	8001cd4 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	88fa      	ldrh	r2, [r7, #6]
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	88fa      	ldrh	r2, [r7, #6]
 80046b0:	fb02 f303 	mul.w	r3, r2, r3
 80046b4:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	88fa      	ldrh	r2, [r7, #6]
 80046ba:	fb02 f303 	mul.w	r3, r2, r3
 80046be:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 80046c0:	f107 030c 	add.w	r3, r7, #12
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7ff f8bd 	bl	8003844 <dmp_set_accel_bias>
		printf("setting bias succesfully ......\r\n");
 80046ca:	4805      	ldr	r0, [pc, #20]	@ (80046e0 <run_self_test+0xcc>)
 80046cc:	f00a fa3a 	bl	800eb44 <puts>
    }else
		{
			return -1;
		}
		return 0;
 80046d0:	2300      	movs	r3, #0
 80046d2:	e001      	b.n	80046d8 <run_self_test+0xc4>
			return -1;
 80046d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3728      	adds	r7, #40	@ 0x28
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	080117ec 	.word	0x080117ec

080046e4 <inv_row_2_scale>:

static signed char gyro_orientation[9] = {-1, 0, 0,
                                           0,-1, 0,
                                           0, 0, 1};
static  unsigned short inv_row_2_scale(const signed char *row)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f993 3000 	ldrsb.w	r3, [r3]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	dd02      	ble.n	80046fc <inv_row_2_scale+0x18>
        b = 0;
 80046f6:	2300      	movs	r3, #0
 80046f8:	81fb      	strh	r3, [r7, #14]
 80046fa:	e02d      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f993 3000 	ldrsb.w	r3, [r3]
 8004702:	2b00      	cmp	r3, #0
 8004704:	da02      	bge.n	800470c <inv_row_2_scale+0x28>
        b = 4;
 8004706:	2304      	movs	r3, #4
 8004708:	81fb      	strh	r3, [r7, #14]
 800470a:	e025      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	3301      	adds	r3, #1
 8004710:	f993 3000 	ldrsb.w	r3, [r3]
 8004714:	2b00      	cmp	r3, #0
 8004716:	dd02      	ble.n	800471e <inv_row_2_scale+0x3a>
        b = 1;
 8004718:	2301      	movs	r3, #1
 800471a:	81fb      	strh	r3, [r7, #14]
 800471c:	e01c      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3301      	adds	r3, #1
 8004722:	f993 3000 	ldrsb.w	r3, [r3]
 8004726:	2b00      	cmp	r3, #0
 8004728:	da02      	bge.n	8004730 <inv_row_2_scale+0x4c>
        b = 5;
 800472a:	2305      	movs	r3, #5
 800472c:	81fb      	strh	r3, [r7, #14]
 800472e:	e013      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	3302      	adds	r3, #2
 8004734:	f993 3000 	ldrsb.w	r3, [r3]
 8004738:	2b00      	cmp	r3, #0
 800473a:	dd02      	ble.n	8004742 <inv_row_2_scale+0x5e>
        b = 2;
 800473c:	2302      	movs	r3, #2
 800473e:	81fb      	strh	r3, [r7, #14]
 8004740:	e00a      	b.n	8004758 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3302      	adds	r3, #2
 8004746:	f993 3000 	ldrsb.w	r3, [r3]
 800474a:	2b00      	cmp	r3, #0
 800474c:	da02      	bge.n	8004754 <inv_row_2_scale+0x70>
        b = 6;
 800474e:	2306      	movs	r3, #6
 8004750:	81fb      	strh	r3, [r7, #14]
 8004752:	e001      	b.n	8004758 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8004754:	2307      	movs	r3, #7
 8004756:	81fb      	strh	r3, [r7, #14]
    return b;
 8004758:	89fb      	ldrh	r3, [r7, #14]
}
 800475a:	4618      	mov	r0, r3
 800475c:	3714      	adds	r7, #20
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <inv_orientation_matrix_to_scalar>:


static  unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b084      	sub	sp, #16
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
    unsigned short scalar;
    scalar = inv_row_2_scale(mtx);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7ff ffb8 	bl	80046e4 <inv_row_2_scale>
 8004774:	4603      	mov	r3, r0
 8004776:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	3303      	adds	r3, #3
 800477c:	4618      	mov	r0, r3
 800477e:	f7ff ffb1 	bl	80046e4 <inv_row_2_scale>
 8004782:	4603      	mov	r3, r0
 8004784:	00db      	lsls	r3, r3, #3
 8004786:	b21a      	sxth	r2, r3
 8004788:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800478c:	4313      	orrs	r3, r2
 800478e:	b21b      	sxth	r3, r3
 8004790:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	3306      	adds	r3, #6
 8004796:	4618      	mov	r0, r3
 8004798:	f7ff ffa4 	bl	80046e4 <inv_row_2_scale>
 800479c:	4603      	mov	r3, r0
 800479e:	019b      	lsls	r3, r3, #6
 80047a0:	b21a      	sxth	r2, r3
 80047a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	b21b      	sxth	r3, r3
 80047aa:	81fb      	strh	r3, [r7, #14]


    return scalar;
 80047ac:	89fb      	ldrh	r3, [r7, #14]
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <MPU6050_DMP_Init>:

int MPU6050_DMP_Init(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
	int result;
	//struct int_param_s int_param;
	result = mpu_init();
 80047be:	f7fc fcb7 	bl	8001130 <mpu_init>
 80047c2:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <MPU6050_DMP_Init+0x18>
	{
		 return -1;
 80047ca:	f04f 33ff 	mov.w	r3, #4294967295
 80047ce:	e05d      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 80047d0:	2078      	movs	r0, #120	@ 0x78
 80047d2:	f7fd fb21 	bl	8001e18 <mpu_set_sensors>
 80047d6:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d002      	beq.n	80047e4 <MPU6050_DMP_Init+0x2c>
	{
		 return -2;
 80047de:	f06f 0301 	mvn.w	r3, #1
 80047e2:	e053      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 80047e4:	2078      	movs	r0, #120	@ 0x78
 80047e6:	f7fd fac5 	bl	8001d74 <mpu_configure_fifo>
 80047ea:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d002      	beq.n	80047f8 <MPU6050_DMP_Init+0x40>
	{
		 return -3;
 80047f2:	f06f 0302 	mvn.w	r3, #2
 80047f6:	e049      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 80047f8:	2064      	movs	r0, #100	@ 0x64
 80047fa:	f7fd f9c1 	bl	8001b80 <mpu_set_sample_rate>
 80047fe:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d002      	beq.n	800480c <MPU6050_DMP_Init+0x54>
	{
		 return -4;
 8004806:	f06f 0303 	mvn.w	r3, #3
 800480a:	e03f      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	
	result = dmp_load_motion_driver_firmware();
 800480c:	f7fe fe14 	bl	8003438 <dmp_load_motion_driver_firmware>
 8004810:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d002      	beq.n	800481e <MPU6050_DMP_Init+0x66>
	{
		 return -5;
 8004818:	f06f 0304 	mvn.w	r3, #4
 800481c:	e036      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 800481e:	481d      	ldr	r0, [pc, #116]	@ (8004894 <MPU6050_DMP_Init+0xdc>)
 8004820:	f7ff ffa1 	bl	8004766 <inv_orientation_matrix_to_scalar>
 8004824:	4603      	mov	r3, r0
 8004826:	4618      	mov	r0, r3
 8004828:	f7fe fe16 	bl	8003458 <dmp_set_orientation>
 800482c:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d002      	beq.n	800483a <MPU6050_DMP_Init+0x82>
	{
		 return -6;
 8004834:	f06f 0305 	mvn.w	r3, #5
 8004838:	e028      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 800483a:	f240 1073 	movw	r0, #371	@ 0x173
 800483e:	f7ff fb8d 	bl	8003f5c <dmp_enable_feature>
 8004842:	6078      	str	r0, [r7, #4]
	        DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_CAL_GYRO |
	        DMP_FEATURE_GYRO_CAL);
	if(result != 0)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d002      	beq.n	8004850 <MPU6050_DMP_Init+0x98>
	{
		 return -7;
 800484a:	f06f 0306 	mvn.w	r3, #6
 800484e:	e01d      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 8004850:	2064      	movs	r0, #100	@ 0x64
 8004852:	f7ff f8f9 	bl	8003a48 <dmp_set_fifo_rate>
 8004856:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d002      	beq.n	8004864 <MPU6050_DMP_Init+0xac>
	{
		 return -8;
 800485e:	f06f 0307 	mvn.w	r3, #7
 8004862:	e013      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = run_self_test();
 8004864:	f7ff fed6 	bl	8004614 <run_self_test>
 8004868:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <MPU6050_DMP_Init+0xbe>
	{
		 return -9;
 8004870:	f06f 0308 	mvn.w	r3, #8
 8004874:	e00a      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_dmp_state(1);
 8004876:	2001      	movs	r0, #1
 8004878:	f7fe fd6e 	bl	8003358 <mpu_set_dmp_state>
 800487c:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d002      	beq.n	800488a <MPU6050_DMP_Init+0xd2>
	{
		 return -10;
 8004884:	f06f 0309 	mvn.w	r3, #9
 8004888:	e000      	b.n	800488c <MPU6050_DMP_Init+0xd4>
	}
	return 0;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3708      	adds	r7, #8
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	2000002c 	.word	0x2000002c

08004898 <MPU6050_DMP_Get_Data>:

int MPU6050_DMP_Get_Data(float *Pitch,float *Roll,float *Yaw)
{
 8004898:	b5b0      	push	{r4, r5, r7, lr}
 800489a:	b094      	sub	sp, #80	@ 0x50
 800489c:	af02      	add	r7, sp, #8
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]
	float q0 = 0.0f;
 80048a4:	f04f 0300 	mov.w	r3, #0
 80048a8:	647b      	str	r3, [r7, #68]	@ 0x44
	float q1 = 0.0f;
 80048aa:	f04f 0300 	mov.w	r3, #0
 80048ae:	643b      	str	r3, [r7, #64]	@ 0x40
	float q2 = 0.0f;
 80048b0:	f04f 0300 	mov.w	r3, #0
 80048b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	float q3 = 0.0f;
 80048b6:	f04f 0300 	mov.w	r3, #0
 80048ba:	63bb      	str	r3, [r7, #56]	@ 0x38
	short accel[3]; 
	long quat[4];
  unsigned long timestamp;
	short sensors;
	unsigned char more;
	if(dmp_read_fifo(gyro,accel,quat,&timestamp,&sensors,&more))
 80048bc:	f107 0414 	add.w	r4, r7, #20
 80048c0:	f107 0218 	add.w	r2, r7, #24
 80048c4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80048c8:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80048cc:	f107 0311 	add.w	r3, r7, #17
 80048d0:	9301      	str	r3, [sp, #4]
 80048d2:	f107 0312 	add.w	r3, r7, #18
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	4623      	mov	r3, r4
 80048da:	f7ff fd29 	bl	8004330 <dmp_read_fifo>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d002      	beq.n	80048ea <MPU6050_DMP_Get_Data+0x52>
	{
		return -1;
 80048e4:	f04f 33ff 	mov.w	r3, #4294967295
 80048e8:	e0f6      	b.n	8004ad8 <MPU6050_DMP_Get_Data+0x240>
	}
	if(sensors & INV_WXYZ_QUAT)
 80048ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f000 80ee 	beq.w	8004ad6 <MPU6050_DMP_Get_Data+0x23e>
	{
		q0=quat[0] / q30;
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	ee07 3a90 	vmov	s15, r3
 8004900:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004904:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8004ae8 <MPU6050_DMP_Get_Data+0x250>
 8004908:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800490c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		q1=quat[1] / q30;
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	ee07 3a90 	vmov	s15, r3
 8004916:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800491a:	eddf 6a73 	vldr	s13, [pc, #460]	@ 8004ae8 <MPU6050_DMP_Get_Data+0x250>
 800491e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004922:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		q2=quat[2] / q30;
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	ee07 3a90 	vmov	s15, r3
 800492c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004930:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 8004ae8 <MPU6050_DMP_Get_Data+0x250>
 8004934:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004938:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		q3=quat[3] / q30;
 800493c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493e:	ee07 3a90 	vmov	s15, r3
 8004942:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004946:	eddf 6a68 	vldr	s13, [pc, #416]	@ 8004ae8 <MPU6050_DMP_Get_Data+0x250>
 800494a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800494e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		
		*Pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3; 	
 8004952:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004956:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800495a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800495e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004962:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004966:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800496a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800496e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004972:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800497a:	ee17 0a90 	vmov	r0, s15
 800497e:	f7fb fde3 	bl	8000548 <__aeabi_f2d>
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	ec43 2b10 	vmov	d0, r2, r3
 800498a:	f00c f85f 	bl	8010a4c <asin>
 800498e:	ec51 0b10 	vmov	r0, r1, d0
 8004992:	a353      	add	r3, pc, #332	@ (adr r3, 8004ae0 <MPU6050_DMP_Get_Data+0x248>)
 8004994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004998:	f7fb fe2e 	bl	80005f8 <__aeabi_dmul>
 800499c:	4602      	mov	r2, r0
 800499e:	460b      	mov	r3, r1
 80049a0:	4610      	mov	r0, r2
 80049a2:	4619      	mov	r1, r3
 80049a4:	f7fc f920 	bl	8000be8 <__aeabi_d2f>
 80049a8:	4602      	mov	r2, r0
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	601a      	str	r2, [r3, #0]
		*Roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3; // roll
 80049ae:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049b2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80049b6:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80049ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049be:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80049c2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80049c6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80049ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049d2:	ee17 0a90 	vmov	r0, s15
 80049d6:	f7fb fdb7 	bl	8000548 <__aeabi_f2d>
 80049da:	4604      	mov	r4, r0
 80049dc:	460d      	mov	r5, r1
 80049de:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80049e2:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80049e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80049ea:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80049ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049f2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049f6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80049fa:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004a0e:	ee17 0a90 	vmov	r0, s15
 8004a12:	f7fb fd99 	bl	8000548 <__aeabi_f2d>
 8004a16:	4602      	mov	r2, r0
 8004a18:	460b      	mov	r3, r1
 8004a1a:	ec43 2b11 	vmov	d1, r2, r3
 8004a1e:	ec45 4b10 	vmov	d0, r4, r5
 8004a22:	f00c f847 	bl	8010ab4 <atan2>
 8004a26:	ec51 0b10 	vmov	r0, r1, d0
 8004a2a:	a32d      	add	r3, pc, #180	@ (adr r3, 8004ae0 <MPU6050_DMP_Get_Data+0x248>)
 8004a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a30:	f7fb fde2 	bl	80005f8 <__aeabi_dmul>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	4610      	mov	r0, r2
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	f7fc f8d4 	bl	8000be8 <__aeabi_d2f>
 8004a40:	4602      	mov	r2, r0
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	601a      	str	r2, [r3, #0]
		*Yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8004a46:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004a4a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a52:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8004a56:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a62:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004a66:	ee17 0a90 	vmov	r0, s15
 8004a6a:	f7fb fd6d 	bl	8000548 <__aeabi_f2d>
 8004a6e:	4604      	mov	r4, r0
 8004a70:	460d      	mov	r5, r1
 8004a72:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004a76:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004a7a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004a7e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a86:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a8a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a92:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a96:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a9e:	ee17 0a90 	vmov	r0, s15
 8004aa2:	f7fb fd51 	bl	8000548 <__aeabi_f2d>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	ec43 2b11 	vmov	d1, r2, r3
 8004aae:	ec45 4b10 	vmov	d0, r4, r5
 8004ab2:	f00b ffff 	bl	8010ab4 <atan2>
 8004ab6:	ec51 0b10 	vmov	r0, r1, d0
 8004aba:	a309      	add	r3, pc, #36	@ (adr r3, 8004ae0 <MPU6050_DMP_Get_Data+0x248>)
 8004abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac0:	f7fb fd9a 	bl	80005f8 <__aeabi_dmul>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	4610      	mov	r0, r2
 8004aca:	4619      	mov	r1, r3
 8004acc:	f7fc f88c 	bl	8000be8 <__aeabi_d2f>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	601a      	str	r2, [r3, #0]
	}
	return 0;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3748      	adds	r7, #72	@ 0x48
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bdb0      	pop	{r4, r5, r7, pc}
 8004ae0:	66666666 	.word	0x66666666
 8004ae4:	404ca666 	.word	0x404ca666
 8004ae8:	4e800000 	.word	0x4e800000

08004aec <OLED_I2C_Init>:
// #define OLED_W_SCL(x) HAL_GPIO_WritePin(GPIOB, SCL_Pin, (GPIO_PinState)(x))
// #define OLED_W_SDA(x) HAL_GPIO_WritePin(GPIOB, SDA_Pin, (GPIO_PinState)(x))

/**/
void OLED_I2C_Init(void)
{
 8004aec:	b480      	push	{r7}
 8004aee:	af00      	add	r7, sp, #0
	// I2C1GPIO
	// CubeMXI2C1
}
 8004af0:	bf00      	nop
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
	...

08004afc <OLED_WriteCommand>:
 * @brief  OLED
 * @param  Command 
 * @retval 
 */
void OLED_WriteCommand(uint8_t Command)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af02      	add	r7, sp, #8
 8004b02:	4603      	mov	r3, r0
 8004b04:	71fb      	strb	r3, [r7, #7]
	uint8_t buf[2] = {0x00, Command}; // 0x00
 8004b06:	2300      	movs	r3, #0
 8004b08:	733b      	strb	r3, [r7, #12]
 8004b0a:	79fb      	ldrb	r3, [r7, #7]
 8004b0c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, buf, 2, 100);
 8004b0e:	f107 020c 	add.w	r2, r7, #12
 8004b12:	2364      	movs	r3, #100	@ 0x64
 8004b14:	9300      	str	r3, [sp, #0]
 8004b16:	2302      	movs	r3, #2
 8004b18:	2178      	movs	r1, #120	@ 0x78
 8004b1a:	4803      	ldr	r0, [pc, #12]	@ (8004b28 <OLED_WriteCommand+0x2c>)
 8004b1c:	f005 fce4 	bl	800a4e8 <HAL_I2C_Master_Transmit>
}
 8004b20:	bf00      	nop
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	200002d4 	.word	0x200002d4

08004b2c <OLED_WriteData>:
 * @brief  OLED
 * @param  Data 
 * @retval 
 */
void OLED_WriteData(uint8_t Data)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af02      	add	r7, sp, #8
 8004b32:	4603      	mov	r3, r0
 8004b34:	71fb      	strb	r3, [r7, #7]
	uint8_t buf[2] = {0x40, Data}; // 0x40
 8004b36:	2340      	movs	r3, #64	@ 0x40
 8004b38:	733b      	strb	r3, [r7, #12]
 8004b3a:	79fb      	ldrb	r3, [r7, #7]
 8004b3c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, buf, 2, 100);
 8004b3e:	f107 020c 	add.w	r2, r7, #12
 8004b42:	2364      	movs	r3, #100	@ 0x64
 8004b44:	9300      	str	r3, [sp, #0]
 8004b46:	2302      	movs	r3, #2
 8004b48:	2178      	movs	r1, #120	@ 0x78
 8004b4a:	4803      	ldr	r0, [pc, #12]	@ (8004b58 <OLED_WriteData+0x2c>)
 8004b4c:	f005 fccc 	bl	800a4e8 <HAL_I2C_Master_Transmit>
}
 8004b50:	bf00      	nop
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	200002d4 	.word	0x200002d4

08004b5c <OLED_SetCursor>:
 * @param  Y 0~7
 * @param  X 0~127
 * @retval 
 */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	4603      	mov	r3, r0
 8004b64:	460a      	mov	r2, r1
 8004b66:	71fb      	strb	r3, [r7, #7]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);				 //Y
 8004b6c:	79fb      	ldrb	r3, [r7, #7]
 8004b6e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff ffc1 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4)); //X4
 8004b7a:	79bb      	ldrb	r3, [r7, #6]
 8004b7c:	091b      	lsrs	r3, r3, #4
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	f043 0310 	orr.w	r3, r3, #16
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7ff ffb8 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));		 //X4
 8004b8c:	79bb      	ldrb	r3, [r7, #6]
 8004b8e:	f003 030f 	and.w	r3, r3, #15
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7ff ffb1 	bl	8004afc <OLED_WriteCommand>
}
 8004b9a:	bf00      	nop
 8004b9c:	3708      	adds	r7, #8
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}

08004ba2 <OLED_Clear>:
 * @brief  OLED
 * @param  
 * @retval 
 */
void OLED_Clear(void)
{
 8004ba2:	b580      	push	{r7, lr}
 8004ba4:	b082      	sub	sp, #8
 8004ba6:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 8004ba8:	2300      	movs	r3, #0
 8004baa:	71bb      	strb	r3, [r7, #6]
 8004bac:	e014      	b.n	8004bd8 <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 8004bae:	79bb      	ldrb	r3, [r7, #6]
 8004bb0:	2100      	movs	r1, #0
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7ff ffd2 	bl	8004b5c <OLED_SetCursor>
		for (i = 0; i < 128; i++)
 8004bb8:	2300      	movs	r3, #0
 8004bba:	71fb      	strb	r3, [r7, #7]
 8004bbc:	e005      	b.n	8004bca <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 8004bbe:	2000      	movs	r0, #0
 8004bc0:	f7ff ffb4 	bl	8004b2c <OLED_WriteData>
		for (i = 0; i < 128; i++)
 8004bc4:	79fb      	ldrb	r3, [r7, #7]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	71fb      	strb	r3, [r7, #7]
 8004bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	daf5      	bge.n	8004bbe <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 8004bd2:	79bb      	ldrb	r3, [r7, #6]
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	71bb      	strb	r3, [r7, #6]
 8004bd8:	79bb      	ldrb	r3, [r7, #6]
 8004bda:	2b07      	cmp	r3, #7
 8004bdc:	d9e7      	bls.n	8004bae <OLED_Clear+0xc>
		}
	}
}
 8004bde:	bf00      	nop
 8004be0:	bf00      	nop
 8004be2:	3708      	adds	r7, #8
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <OLED_Clear_Part>:
 * @param  start 1~16
 * @param  end 1~16
 * @retval 
 */
void OLED_Clear_Part(uint8_t Line, uint8_t start, uint8_t end)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	4603      	mov	r3, r0
 8004bf0:	71fb      	strb	r3, [r7, #7]
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	71bb      	strb	r3, [r7, #6]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	717b      	strb	r3, [r7, #5]
	uint8_t i, Column;
	for (Column = start; Column <= end; Column++)
 8004bfa:	79bb      	ldrb	r3, [r7, #6]
 8004bfc:	73bb      	strb	r3, [r7, #14]
 8004bfe:	e036      	b.n	8004c6e <OLED_Clear_Part+0x86>
	{
		OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8); //
 8004c00:	79fb      	ldrb	r3, [r7, #7]
 8004c02:	3b01      	subs	r3, #1
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	7bbb      	ldrb	r3, [r7, #14]
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	00db      	lsls	r3, r3, #3
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	4619      	mov	r1, r3
 8004c16:	4610      	mov	r0, r2
 8004c18:	f7ff ffa0 	bl	8004b5c <OLED_SetCursor>
		for (i = 0; i < 8; i++)
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	73fb      	strb	r3, [r7, #15]
 8004c20:	e005      	b.n	8004c2e <OLED_Clear_Part+0x46>
		{
			OLED_WriteData(0x00); //
 8004c22:	2000      	movs	r0, #0
 8004c24:	f7ff ff82 	bl	8004b2c <OLED_WriteData>
		for (i = 0; i < 8; i++)
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	73fb      	strb	r3, [r7, #15]
 8004c2e:	7bfb      	ldrb	r3, [r7, #15]
 8004c30:	2b07      	cmp	r3, #7
 8004c32:	d9f6      	bls.n	8004c22 <OLED_Clear_Part+0x3a>
		}
		OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8); //
 8004c34:	79fb      	ldrb	r3, [r7, #7]
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b2da      	uxtb	r2, r3
 8004c3e:	7bbb      	ldrb	r3, [r7, #14]
 8004c40:	3b01      	subs	r3, #1
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	00db      	lsls	r3, r3, #3
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4610      	mov	r0, r2
 8004c4c:	f7ff ff86 	bl	8004b5c <OLED_SetCursor>
		for (i = 0; i < 8; i++)
 8004c50:	2300      	movs	r3, #0
 8004c52:	73fb      	strb	r3, [r7, #15]
 8004c54:	e005      	b.n	8004c62 <OLED_Clear_Part+0x7a>
		{
			OLED_WriteData(0x00); //
 8004c56:	2000      	movs	r0, #0
 8004c58:	f7ff ff68 	bl	8004b2c <OLED_WriteData>
		for (i = 0; i < 8; i++)
 8004c5c:	7bfb      	ldrb	r3, [r7, #15]
 8004c5e:	3301      	adds	r3, #1
 8004c60:	73fb      	strb	r3, [r7, #15]
 8004c62:	7bfb      	ldrb	r3, [r7, #15]
 8004c64:	2b07      	cmp	r3, #7
 8004c66:	d9f6      	bls.n	8004c56 <OLED_Clear_Part+0x6e>
	for (Column = start; Column <= end; Column++)
 8004c68:	7bbb      	ldrb	r3, [r7, #14]
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	73bb      	strb	r3, [r7, #14]
 8004c6e:	7bba      	ldrb	r2, [r7, #14]
 8004c70:	797b      	ldrb	r3, [r7, #5]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d9c4      	bls.n	8004c00 <OLED_Clear_Part+0x18>
		}
	}
}
 8004c76:	bf00      	nop
 8004c78:	bf00      	nop
 8004c7a:	3710      	adds	r7, #16
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <OLED_ShowChar>:
 * @param  Column 1~16
 * @param  Char ASCII
 * @retval 
 */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	4603      	mov	r3, r0
 8004c88:	71fb      	strb	r3, [r7, #7]
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	71bb      	strb	r3, [r7, #6]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8); //
 8004c92:	79fb      	ldrb	r3, [r7, #7]
 8004c94:	3b01      	subs	r3, #1
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	79bb      	ldrb	r3, [r7, #6]
 8004c9e:	3b01      	subs	r3, #1
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	00db      	lsls	r3, r3, #3
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	4610      	mov	r0, r2
 8004caa:	f7ff ff57 	bl	8004b5c <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8004cae:	2300      	movs	r3, #0
 8004cb0:	73fb      	strb	r3, [r7, #15]
 8004cb2:	e00e      	b.n	8004cd2 <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]); //
 8004cb4:	797b      	ldrb	r3, [r7, #5]
 8004cb6:	f1a3 0220 	sub.w	r2, r3, #32
 8004cba:	7bfb      	ldrb	r3, [r7, #15]
 8004cbc:	491b      	ldr	r1, [pc, #108]	@ (8004d2c <OLED_ShowChar+0xac>)
 8004cbe:	0112      	lsls	r2, r2, #4
 8004cc0:	440a      	add	r2, r1
 8004cc2:	4413      	add	r3, r2
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7ff ff30 	bl	8004b2c <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8004ccc:	7bfb      	ldrb	r3, [r7, #15]
 8004cce:	3301      	adds	r3, #1
 8004cd0:	73fb      	strb	r3, [r7, #15]
 8004cd2:	7bfb      	ldrb	r3, [r7, #15]
 8004cd4:	2b07      	cmp	r3, #7
 8004cd6:	d9ed      	bls.n	8004cb4 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8); //
 8004cd8:	79fb      	ldrb	r3, [r7, #7]
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	b2da      	uxtb	r2, r3
 8004ce2:	79bb      	ldrb	r3, [r7, #6]
 8004ce4:	3b01      	subs	r3, #1
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	00db      	lsls	r3, r3, #3
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	4619      	mov	r1, r3
 8004cee:	4610      	mov	r0, r2
 8004cf0:	f7ff ff34 	bl	8004b5c <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	73fb      	strb	r3, [r7, #15]
 8004cf8:	e00f      	b.n	8004d1a <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]); //
 8004cfa:	797b      	ldrb	r3, [r7, #5]
 8004cfc:	f1a3 0220 	sub.w	r2, r3, #32
 8004d00:	7bfb      	ldrb	r3, [r7, #15]
 8004d02:	3308      	adds	r3, #8
 8004d04:	4909      	ldr	r1, [pc, #36]	@ (8004d2c <OLED_ShowChar+0xac>)
 8004d06:	0112      	lsls	r2, r2, #4
 8004d08:	440a      	add	r2, r1
 8004d0a:	4413      	add	r3, r2
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7ff ff0c 	bl	8004b2c <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8004d14:	7bfb      	ldrb	r3, [r7, #15]
 8004d16:	3301      	adds	r3, #1
 8004d18:	73fb      	strb	r3, [r7, #15]
 8004d1a:	7bfb      	ldrb	r3, [r7, #15]
 8004d1c:	2b07      	cmp	r3, #7
 8004d1e:	d9ec      	bls.n	8004cfa <OLED_ShowChar+0x7a>
	}
}
 8004d20:	bf00      	nop
 8004d22:	bf00      	nop
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	08012484 	.word	0x08012484

08004d30 <OLED_ShowString>:
 * @param  Column 1~16
 * @param  String ASCII
 * @retval 
 */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b084      	sub	sp, #16
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	4603      	mov	r3, r0
 8004d38:	603a      	str	r2, [r7, #0]
 8004d3a:	71fb      	strb	r3, [r7, #7]
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 8004d40:	2300      	movs	r3, #0
 8004d42:	73fb      	strb	r3, [r7, #15]
 8004d44:	e00e      	b.n	8004d64 <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 8004d46:	79ba      	ldrb	r2, [r7, #6]
 8004d48:	7bfb      	ldrb	r3, [r7, #15]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	b2d9      	uxtb	r1, r3
 8004d4e:	7bfb      	ldrb	r3, [r7, #15]
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	4413      	add	r3, r2
 8004d54:	781a      	ldrb	r2, [r3, #0]
 8004d56:	79fb      	ldrb	r3, [r7, #7]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7ff ff91 	bl	8004c80 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 8004d5e:	7bfb      	ldrb	r3, [r7, #15]
 8004d60:	3301      	adds	r3, #1
 8004d62:	73fb      	strb	r3, [r7, #15]
 8004d64:	7bfb      	ldrb	r3, [r7, #15]
 8004d66:	683a      	ldr	r2, [r7, #0]
 8004d68:	4413      	add	r3, r2
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1ea      	bne.n	8004d46 <OLED_ShowString+0x16>
	}
}
 8004d70:	bf00      	nop
 8004d72:	bf00      	nop
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <OLED_Pow>:
/**
 * @brief  OLED
 * @retval XY
 */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b085      	sub	sp, #20
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
 8004d82:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1;
 8004d84:	2301      	movs	r3, #1
 8004d86:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8004d88:	e004      	b.n	8004d94 <OLED_Pow+0x1a>
	{
		Result *= X;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	fb02 f303 	mul.w	r3, r2, r3
 8004d92:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	1e5a      	subs	r2, r3, #1
 8004d98:	603a      	str	r2, [r7, #0]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1f5      	bne.n	8004d8a <OLED_Pow+0x10>
	}
	return Result;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <OLED_ShowNum>:
 * @param  Number 0~4294967295
 * @param  Length 1~10
 * @retval 
 */
void OLED_ShowNum(uint8_t Line, uint8_t Column, uint32_t Number, uint8_t Length)
{
 8004dac:	b590      	push	{r4, r7, lr}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	603a      	str	r2, [r7, #0]
 8004db4:	461a      	mov	r2, r3
 8004db6:	4603      	mov	r3, r0
 8004db8:	71fb      	strb	r3, [r7, #7]
 8004dba:	460b      	mov	r3, r1
 8004dbc:	71bb      	strb	r3, [r7, #6]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	for (i = 0; i < Length; i++)
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	73fb      	strb	r3, [r7, #15]
 8004dc6:	e023      	b.n	8004e10 <OLED_ShowNum+0x64>
	{
		OLED_ShowChar(Line, Column + i, Number / OLED_Pow(10, Length - i - 1) % 10 + '0');
 8004dc8:	79ba      	ldrb	r2, [r7, #6]
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
 8004dcc:	4413      	add	r3, r2
 8004dce:	b2dc      	uxtb	r4, r3
 8004dd0:	797a      	ldrb	r2, [r7, #5]
 8004dd2:	7bfb      	ldrb	r3, [r7, #15]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	4619      	mov	r1, r3
 8004dda:	200a      	movs	r0, #10
 8004ddc:	f7ff ffcd 	bl	8004d7a <OLED_Pow>
 8004de0:	4602      	mov	r2, r0
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	fbb3 f1f2 	udiv	r1, r3, r2
 8004de8:	4b0e      	ldr	r3, [pc, #56]	@ (8004e24 <OLED_ShowNum+0x78>)
 8004dea:	fba3 2301 	umull	r2, r3, r3, r1
 8004dee:	08da      	lsrs	r2, r3, #3
 8004df0:	4613      	mov	r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4413      	add	r3, r2
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	1aca      	subs	r2, r1, r3
 8004dfa:	b2d3      	uxtb	r3, r2
 8004dfc:	3330      	adds	r3, #48	@ 0x30
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	79fb      	ldrb	r3, [r7, #7]
 8004e02:	4621      	mov	r1, r4
 8004e04:	4618      	mov	r0, r3
 8004e06:	f7ff ff3b 	bl	8004c80 <OLED_ShowChar>
	for (i = 0; i < Length; i++)
 8004e0a:	7bfb      	ldrb	r3, [r7, #15]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	73fb      	strb	r3, [r7, #15]
 8004e10:	7bfa      	ldrb	r2, [r7, #15]
 8004e12:	797b      	ldrb	r3, [r7, #5]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d3d7      	bcc.n	8004dc8 <OLED_ShowNum+0x1c>
	}
}
 8004e18:	bf00      	nop
 8004e1a:	bf00      	nop
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd90      	pop	{r4, r7, pc}
 8004e22:	bf00      	nop
 8004e24:	cccccccd 	.word	0xcccccccd

08004e28 <OLED_Init>:
 * @brief  OLED
 * @param  
 * @retval 
 */
void OLED_Init(void)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	af00      	add	r7, sp, #0
	// 
	HAL_Delay(100);  // HAL_Delayfor
 8004e2c:	2064      	movs	r0, #100	@ 0x64
 8004e2e:	f004 fe69 	bl	8009b04 <HAL_Delay>

	// I2C
	OLED_I2C_Init();
 8004e32:	f7ff fe5b 	bl	8004aec <OLED_I2C_Init>

	// OLED
	HAL_Delay(100);
 8004e36:	2064      	movs	r0, #100	@ 0x64
 8004e38:	f004 fe64 	bl	8009b04 <HAL_Delay>

	OLED_WriteCommand(0xAE); //
 8004e3c:	20ae      	movs	r0, #174	@ 0xae
 8004e3e:	f7ff fe5d 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xD5); ///
 8004e42:	20d5      	movs	r0, #213	@ 0xd5
 8004e44:	f7ff fe5a 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 8004e48:	2080      	movs	r0, #128	@ 0x80
 8004e4a:	f7ff fe57 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xA8); //
 8004e4e:	20a8      	movs	r0, #168	@ 0xa8
 8004e50:	f7ff fe54 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8004e54:	203f      	movs	r0, #63	@ 0x3f
 8004e56:	f7ff fe51 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xD3); //
 8004e5a:	20d3      	movs	r0, #211	@ 0xd3
 8004e5c:	f7ff fe4e 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8004e60:	2000      	movs	r0, #0
 8004e62:	f7ff fe4b 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0x40); //
 8004e66:	2040      	movs	r0, #64	@ 0x40
 8004e68:	f7ff fe48 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xA1); //0xA1 0xA0
 8004e6c:	20a1      	movs	r0, #161	@ 0xa1
 8004e6e:	f7ff fe45 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xC8); //0xC8 0xC0
 8004e72:	20c8      	movs	r0, #200	@ 0xc8
 8004e74:	f7ff fe42 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xDA); //COM
 8004e78:	20da      	movs	r0, #218	@ 0xda
 8004e7a:	f7ff fe3f 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8004e7e:	2012      	movs	r0, #18
 8004e80:	f7ff fe3c 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0x81); //
 8004e84:	2081      	movs	r0, #129	@ 0x81
 8004e86:	f7ff fe39 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8004e8a:	20cf      	movs	r0, #207	@ 0xcf
 8004e8c:	f7ff fe36 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xD9); //
 8004e90:	20d9      	movs	r0, #217	@ 0xd9
 8004e92:	f7ff fe33 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8004e96:	20f1      	movs	r0, #241	@ 0xf1
 8004e98:	f7ff fe30 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xDB); //VCOMH
 8004e9c:	20db      	movs	r0, #219	@ 0xdb
 8004e9e:	f7ff fe2d 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 8004ea2:	2030      	movs	r0, #48	@ 0x30
 8004ea4:	f7ff fe2a 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xA4); ///
 8004ea8:	20a4      	movs	r0, #164	@ 0xa4
 8004eaa:	f7ff fe27 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xA6); ///
 8004eae:	20a6      	movs	r0, #166	@ 0xa6
 8004eb0:	f7ff fe24 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0x8D); //
 8004eb4:	208d      	movs	r0, #141	@ 0x8d
 8004eb6:	f7ff fe21 	bl	8004afc <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8004eba:	2014      	movs	r0, #20
 8004ebc:	f7ff fe1e 	bl	8004afc <OLED_WriteCommand>

	OLED_WriteCommand(0xAF); //
 8004ec0:	20af      	movs	r0, #175	@ 0xaf
 8004ec2:	f7ff fe1b 	bl	8004afc <OLED_WriteCommand>

	OLED_Clear(); // OLED
 8004ec6:	f7ff fe6c 	bl	8004ba2 <OLED_Clear>
	
	// 
	HAL_Delay(100);
 8004eca:	2064      	movs	r0, #100	@ 0x64
 8004ecc:	f004 fe1a 	bl	8009b04 <HAL_Delay>
}
 8004ed0:	bf00      	nop
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <Servo_Init>:
// APB2=84MHzTIMx84MHz
#define TIMER_CLK_FREQ 168000000  // Hz

void Servo_Init(Servo* servo, TIM_HandleTypeDef* timer, uint32_t channel,
                GPIO_TypeDef* gpio_port, uint16_t gpio_pin) 
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
 8004ee0:	603b      	str	r3, [r7, #0]
    servo->timer = timer;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	601a      	str	r2, [r3, #0]
    servo->channel = channel;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	605a      	str	r2, [r3, #4]
    servo->gpio_port = gpio_port;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	609a      	str	r2, [r3, #8]
    servo->gpio_pin = gpio_pin;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8c3a      	ldrh	r2, [r7, #32]
 8004ef8:	819a      	strh	r2, [r3, #12]
    servo->pulse_width = SERVO_MIN_PULSE;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004f00:	611a      	str	r2, [r3, #16]

    // PWM
    uint32_t period_cycles = (TIMER_CLK_FREQ / 1000000) * SERVO_PWM_PERIOD / 
                            (timer->Init.Prescaler + 1);
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	3301      	adds	r3, #1
    uint32_t period_cycles = (TIMER_CLK_FREQ / 1000000) * SERVO_PWM_PERIOD / 
 8004f08:	4a0d      	ldr	r2, [pc, #52]	@ (8004f40 <Servo_Init+0x6c>)
 8004f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0e:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_AUTORELOAD(timer, period_cycles - 1);
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	3a01      	subs	r2, #1
 8004f18:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	1e5a      	subs	r2, r3, #1
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	60da      	str	r2, [r3, #12]

    // PWM
    HAL_TIM_PWM_Start(timer, channel);
 8004f22:	6879      	ldr	r1, [r7, #4]
 8004f24:	68b8      	ldr	r0, [r7, #8]
 8004f26:	f007 f8a9 	bl	800c07c <HAL_TIM_PWM_Start>
    Servo_SetPulse(servo, servo->pulse_width);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	691b      	ldr	r3, [r3, #16]
 8004f2e:	4619      	mov	r1, r3
 8004f30:	68f8      	ldr	r0, [r7, #12]
 8004f32:	f000 f807 	bl	8004f44 <Servo_SetPulse>
}
 8004f36:	bf00      	nop
 8004f38:	3718      	adds	r7, #24
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	00334500 	.word	0x00334500

08004f44 <Servo_SetPulse>:
                    (uint32_t)((SERVO_MAX_PULSE - SERVO_MIN_PULSE) * angle / 180.0f);
    
    Servo_SetPulse(servo, pulse);
}

void Servo_SetPulse(Servo* servo, uint32_t pulse_us) {
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]
    // 
    uint32_t pulse_cycles = (TIMER_CLK_FREQ / 1000000) * pulse_us / 
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	22a8      	movs	r2, #168	@ 0xa8
 8004f52:	fb03 f202 	mul.w	r2, r3, r2
                           (servo->timer->Init.Prescaler + 1);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	3301      	adds	r3, #1
    uint32_t pulse_cycles = (TIMER_CLK_FREQ / 1000000) * pulse_us / 
 8004f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f62:	60fb      	str	r3, [r7, #12]
    
    // 
    switch(servo->channel) {
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d002      	beq.n	8004f72 <Servo_SetPulse+0x2e>
 8004f6c:	2b04      	cmp	r3, #4
 8004f6e:	d006      	beq.n	8004f7e <Servo_SetPulse+0x3a>
 8004f70:	e00b      	b.n	8004f8a <Servo_SetPulse+0x46>
        case TIM_CHANNEL_1:
            __HAL_TIM_SET_COMPARE(servo->timer, TIM_CHANNEL_1, pulse_cycles);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8004f7c:	e005      	b.n	8004f8a <Servo_SetPulse+0x46>
        case TIM_CHANNEL_2:
            __HAL_TIM_SET_COMPARE(servo->timer, TIM_CHANNEL_2, pulse_cycles);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8004f88:	bf00      	nop
        // ...
    }
    servo->pulse_width = pulse_us;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	611a      	str	r2, [r3, #16]
}
 8004f90:	bf00      	nop
 8004f92:	3714      	adds	r7, #20
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b08e      	sub	sp, #56	@ 0x38
 8004fa0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	605a      	str	r2, [r3, #4]
 8004fac:	609a      	str	r2, [r3, #8]
 8004fae:	60da      	str	r2, [r3, #12]
 8004fb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	623b      	str	r3, [r7, #32]
 8004fb6:	4bac      	ldr	r3, [pc, #688]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fba:	4aab      	ldr	r2, [pc, #684]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8004fbc:	f043 0310 	orr.w	r3, r3, #16
 8004fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fc2:	4ba9      	ldr	r3, [pc, #676]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8004fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc6:	f003 0310 	and.w	r3, r3, #16
 8004fca:	623b      	str	r3, [r7, #32]
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fce:	2300      	movs	r3, #0
 8004fd0:	61fb      	str	r3, [r7, #28]
 8004fd2:	4ba5      	ldr	r3, [pc, #660]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8004fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd6:	4aa4      	ldr	r2, [pc, #656]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8004fd8:	f043 0304 	orr.w	r3, r3, #4
 8004fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fde:	4ba2      	ldr	r3, [pc, #648]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8004fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe2:	f003 0304 	and.w	r3, r3, #4
 8004fe6:	61fb      	str	r3, [r7, #28]
 8004fe8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004fea:	2300      	movs	r3, #0
 8004fec:	61bb      	str	r3, [r7, #24]
 8004fee:	4b9e      	ldr	r3, [pc, #632]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8004ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff2:	4a9d      	ldr	r2, [pc, #628]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8004ff4:	f043 0320 	orr.w	r3, r3, #32
 8004ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ffa:	4b9b      	ldr	r3, [pc, #620]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8004ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ffe:	f003 0320 	and.w	r3, r3, #32
 8005002:	61bb      	str	r3, [r7, #24]
 8005004:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005006:	2300      	movs	r3, #0
 8005008:	617b      	str	r3, [r7, #20]
 800500a:	4b97      	ldr	r3, [pc, #604]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 800500c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800500e:	4a96      	ldr	r2, [pc, #600]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005014:	6313      	str	r3, [r2, #48]	@ 0x30
 8005016:	4b94      	ldr	r3, [pc, #592]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800501a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800501e:	617b      	str	r3, [r7, #20]
 8005020:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005022:	2300      	movs	r3, #0
 8005024:	613b      	str	r3, [r7, #16]
 8005026:	4b90      	ldr	r3, [pc, #576]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502a:	4a8f      	ldr	r2, [pc, #572]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 800502c:	f043 0301 	orr.w	r3, r3, #1
 8005030:	6313      	str	r3, [r2, #48]	@ 0x30
 8005032:	4b8d      	ldr	r3, [pc, #564]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	613b      	str	r3, [r7, #16]
 800503c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800503e:	2300      	movs	r3, #0
 8005040:	60fb      	str	r3, [r7, #12]
 8005042:	4b89      	ldr	r3, [pc, #548]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005046:	4a88      	ldr	r2, [pc, #544]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005048:	f043 0302 	orr.w	r3, r3, #2
 800504c:	6313      	str	r3, [r2, #48]	@ 0x30
 800504e:	4b86      	ldr	r3, [pc, #536]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	60fb      	str	r3, [r7, #12]
 8005058:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800505a:	2300      	movs	r3, #0
 800505c:	60bb      	str	r3, [r7, #8]
 800505e:	4b82      	ldr	r3, [pc, #520]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005062:	4a81      	ldr	r2, [pc, #516]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005064:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005068:	6313      	str	r3, [r2, #48]	@ 0x30
 800506a:	4b7f      	ldr	r3, [pc, #508]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 800506c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800506e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005072:	60bb      	str	r3, [r7, #8]
 8005074:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005076:	2300      	movs	r3, #0
 8005078:	607b      	str	r3, [r7, #4]
 800507a:	4b7b      	ldr	r3, [pc, #492]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 800507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507e:	4a7a      	ldr	r2, [pc, #488]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005080:	f043 0308 	orr.w	r3, r3, #8
 8005084:	6313      	str	r3, [r2, #48]	@ 0x30
 8005086:	4b78      	ldr	r3, [pc, #480]	@ (8005268 <MX_GPIO_Init+0x2cc>)
 8005088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508a:	f003 0308 	and.w	r3, r3, #8
 800508e:	607b      	str	r3, [r7, #4]
 8005090:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin, GPIO_PIN_RESET);
 8005092:	2200      	movs	r2, #0
 8005094:	212a      	movs	r1, #42	@ 0x2a
 8005096:	4875      	ldr	r0, [pc, #468]	@ (800526c <MX_GPIO_Init+0x2d0>)
 8005098:	f005 f8b0 	bl	800a1fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800509c:	2200      	movs	r2, #0
 800509e:	f24f 0102 	movw	r1, #61442	@ 0xf002
 80050a2:	4873      	ldr	r0, [pc, #460]	@ (8005270 <MX_GPIO_Init+0x2d4>)
 80050a4:	f005 f8aa 	bl	800a1fc <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin|Trig_2_Pin, GPIO_PIN_RESET);
 80050a8:	2200      	movs	r2, #0
 80050aa:	f248 010b 	movw	r1, #32779	@ 0x800b
 80050ae:	4871      	ldr	r0, [pc, #452]	@ (8005274 <MX_GPIO_Init+0x2d8>)
 80050b0:	f005 f8a4 	bl	800a1fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12
 80050b4:	2200      	movs	r2, #0
 80050b6:	f24d 5180 	movw	r1, #54656	@ 0xd580
 80050ba:	486f      	ldr	r0, [pc, #444]	@ (8005278 <MX_GPIO_Init+0x2dc>)
 80050bc:	f005 f89e 	bl	800a1fc <HAL_GPIO_WritePin>
                          |Trig_4_Pin|Trig_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M2_IN2_GPIO_Port, M2_IN2_Pin, GPIO_PIN_RESET);
 80050c0:	2200      	movs	r2, #0
 80050c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80050c6:	486d      	ldr	r0, [pc, #436]	@ (800527c <MX_GPIO_Init+0x2e0>)
 80050c8:	f005 f898 	bl	800a1fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE13
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_13
 80050cc:	f242 031f 	movw	r3, #8223	@ 0x201f
 80050d0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050d2:	2303      	movs	r3, #3
 80050d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050d6:	2300      	movs	r3, #0
 80050d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80050da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80050de:	4619      	mov	r1, r3
 80050e0:	4865      	ldr	r0, [pc, #404]	@ (8005278 <MX_GPIO_Init+0x2dc>)
 80050e2:	f004 fed7 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC2 PC4
                           PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4
 80050e6:	f242 1315 	movw	r3, #8469	@ 0x2115
 80050ea:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050ec:	2303      	movs	r3, #3
 80050ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050f0:	2300      	movs	r3, #0
 80050f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80050f8:	4619      	mov	r1, r3
 80050fa:	485c      	ldr	r0, [pc, #368]	@ (800526c <MX_GPIO_Init+0x2d0>)
 80050fc:	f004 feca 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF7 PF8
                           PF9 PF10 PF11 PF12
                           PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005100:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8005104:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005106:	2303      	movs	r3, #3
 8005108:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510a:	2300      	movs	r3, #0
 800510c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800510e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005112:	4619      	mov	r1, r3
 8005114:	485a      	ldr	r0, [pc, #360]	@ (8005280 <MX_GPIO_Init+0x2e4>)
 8005116:	f004 febd 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : M4_IN1_Pin M4_IN2_Pin M3_IN1_Pin */
  GPIO_InitStruct.Pin = M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin;
 800511a:	232a      	movs	r3, #42	@ 0x2a
 800511c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800511e:	2301      	movs	r3, #1
 8005120:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005122:	2300      	movs	r3, #0
 8005124:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005126:	2300      	movs	r3, #0
 8005128:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800512a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800512e:	4619      	mov	r1, r3
 8005130:	484e      	ldr	r0, [pc, #312]	@ (800526c <MX_GPIO_Init+0x2d0>)
 8005132:	f004 feaf 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8005136:	f649 0310 	movw	r3, #38928	@ 0x9810
 800513a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800513c:	2303      	movs	r3, #3
 800513e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005140:	2300      	movs	r3, #0
 8005142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005144:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005148:	4619      	mov	r1, r3
 800514a:	484e      	ldr	r0, [pc, #312]	@ (8005284 <MX_GPIO_Init+0x2e8>)
 800514c:	f004 fea2 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB4 PB5
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8005150:	f240 3335 	movw	r3, #821	@ 0x335
 8005154:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005156:	2303      	movs	r3, #3
 8005158:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800515a:	2300      	movs	r3, #0
 800515c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800515e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005162:	4619      	mov	r1, r3
 8005164:	4842      	ldr	r0, [pc, #264]	@ (8005270 <MX_GPIO_Init+0x2d4>)
 8005166:	f004 fe95 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN2_Pin PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800516a:	f24f 0302 	movw	r3, #61442	@ 0xf002
 800516e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005170:	2301      	movs	r3, #1
 8005172:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005174:	2300      	movs	r3, #0
 8005176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005178:	2300      	movs	r3, #0
 800517a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800517c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005180:	4619      	mov	r1, r3
 8005182:	483b      	ldr	r0, [pc, #236]	@ (8005270 <MX_GPIO_Init+0x2d4>)
 8005184:	f004 fe86 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN1_Pin PG1 M2_IN1_Pin Trig_2_Pin */
  GPIO_InitStruct.Pin = M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin|Trig_2_Pin;
 8005188:	f248 030b 	movw	r3, #32779	@ 0x800b
 800518c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800518e:	2301      	movs	r3, #1
 8005190:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005192:	2300      	movs	r3, #0
 8005194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005196:	2300      	movs	r3, #0
 8005198:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800519a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800519e:	4619      	mov	r1, r3
 80051a0:	4834      	ldr	r0, [pc, #208]	@ (8005274 <MX_GPIO_Init+0x2d8>)
 80051a2:	f004 fe77 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN2_Pin PE8 PE10 PE12
                           Trig_4_Pin Trig_3_Pin */
  GPIO_InitStruct.Pin = M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12
 80051a6:	f24d 5380 	movw	r3, #54656	@ 0xd580
 80051aa:	627b      	str	r3, [r7, #36]	@ 0x24
                          |Trig_4_Pin|Trig_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051ac:	2301      	movs	r3, #1
 80051ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051b0:	2300      	movs	r3, #0
 80051b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051b4:	2300      	movs	r3, #0
 80051b6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80051b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051bc:	4619      	mov	r1, r3
 80051be:	482e      	ldr	r0, [pc, #184]	@ (8005278 <MX_GPIO_Init+0x2dc>)
 80051c0:	f004 fe68 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : Echo_4_Pin Echo_3_Pin */
  GPIO_InitStruct.Pin = Echo_4_Pin|Echo_3_Pin;
 80051c4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80051c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80051ca:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80051ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051d0:	2300      	movs	r3, #0
 80051d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051d8:	4619      	mov	r1, r3
 80051da:	4825      	ldr	r0, [pc, #148]	@ (8005270 <MX_GPIO_Init+0x2d4>)
 80051dc:	f004 fe5a 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD14 PD0
                           PD1 PD3 PD4 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_0
 80051e0:	f644 439b 	movw	r3, #19611	@ 0x4c9b
 80051e4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80051e6:	2303      	movs	r3, #3
 80051e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ea:	2300      	movs	r3, #0
 80051ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80051ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051f2:	4619      	mov	r1, r3
 80051f4:	4821      	ldr	r0, [pc, #132]	@ (800527c <MX_GPIO_Init+0x2e0>)
 80051f6:	f004 fe4d 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_IN2_Pin */
  GPIO_InitStruct.Pin = M2_IN2_Pin;
 80051fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005200:	2301      	movs	r3, #1
 8005202:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005204:	2300      	movs	r3, #0
 8005206:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005208:	2300      	movs	r3, #0
 800520a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(M2_IN2_GPIO_Port, &GPIO_InitStruct);
 800520c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005210:	4619      	mov	r1, r3
 8005212:	481a      	ldr	r0, [pc, #104]	@ (800527c <MX_GPIO_Init+0x2e0>)
 8005214:	f004 fe3e 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG4 PG5 PG6
                           PG7 PG8 PG10 PG11
                           PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8005218:	f641 53f4 	movw	r3, #7668	@ 0x1df4
 800521c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800521e:	2303      	movs	r3, #3
 8005220:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005222:	2300      	movs	r3, #0
 8005224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005226:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800522a:	4619      	mov	r1, r3
 800522c:	4811      	ldr	r0, [pc, #68]	@ (8005274 <MX_GPIO_Init+0x2d8>)
 800522e:	f004 fe31 	bl	8009e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_2_Pin */
  GPIO_InitStruct.Pin = Echo_2_Pin;
 8005232:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005236:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005238:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800523c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800523e:	2300      	movs	r3, #0
 8005240:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Echo_2_GPIO_Port, &GPIO_InitStruct);
 8005242:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005246:	4619      	mov	r1, r3
 8005248:	480a      	ldr	r0, [pc, #40]	@ (8005274 <MX_GPIO_Init+0x2d8>)
 800524a:	f004 fe23 	bl	8009e94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800524e:	2200      	movs	r2, #0
 8005250:	2100      	movs	r1, #0
 8005252:	2028      	movs	r0, #40	@ 0x28
 8005254:	f004 fd55 	bl	8009d02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005258:	2028      	movs	r0, #40	@ 0x28
 800525a:	f004 fd6e 	bl	8009d3a <HAL_NVIC_EnableIRQ>

}
 800525e:	bf00      	nop
 8005260:	3738      	adds	r7, #56	@ 0x38
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40023800 	.word	0x40023800
 800526c:	40020800 	.word	0x40020800
 8005270:	40020400 	.word	0x40020400
 8005274:	40021800 	.word	0x40021800
 8005278:	40021000 	.word	0x40021000
 800527c:	40020c00 	.word	0x40020c00
 8005280:	40021400 	.word	0x40021400
 8005284:	40020000 	.word	0x40020000

08005288 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800528c:	4b12      	ldr	r3, [pc, #72]	@ (80052d8 <MX_I2C1_Init+0x50>)
 800528e:	4a13      	ldr	r2, [pc, #76]	@ (80052dc <MX_I2C1_Init+0x54>)
 8005290:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8005292:	4b11      	ldr	r3, [pc, #68]	@ (80052d8 <MX_I2C1_Init+0x50>)
 8005294:	4a12      	ldr	r2, [pc, #72]	@ (80052e0 <MX_I2C1_Init+0x58>)
 8005296:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005298:	4b0f      	ldr	r3, [pc, #60]	@ (80052d8 <MX_I2C1_Init+0x50>)
 800529a:	2200      	movs	r2, #0
 800529c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800529e:	4b0e      	ldr	r3, [pc, #56]	@ (80052d8 <MX_I2C1_Init+0x50>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052a4:	4b0c      	ldr	r3, [pc, #48]	@ (80052d8 <MX_I2C1_Init+0x50>)
 80052a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80052aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80052ac:	4b0a      	ldr	r3, [pc, #40]	@ (80052d8 <MX_I2C1_Init+0x50>)
 80052ae:	2200      	movs	r2, #0
 80052b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80052b2:	4b09      	ldr	r3, [pc, #36]	@ (80052d8 <MX_I2C1_Init+0x50>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80052b8:	4b07      	ldr	r3, [pc, #28]	@ (80052d8 <MX_I2C1_Init+0x50>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80052be:	4b06      	ldr	r3, [pc, #24]	@ (80052d8 <MX_I2C1_Init+0x50>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80052c4:	4804      	ldr	r0, [pc, #16]	@ (80052d8 <MX_I2C1_Init+0x50>)
 80052c6:	f004 ffcb 	bl	800a260 <HAL_I2C_Init>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80052d0:	f001 ffd6 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80052d4:	bf00      	nop
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	200002d4 	.word	0x200002d4
 80052dc:	40005400 	.word	0x40005400
 80052e0:	00061a80 	.word	0x00061a80

080052e4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80052e8:	4b12      	ldr	r3, [pc, #72]	@ (8005334 <MX_I2C3_Init+0x50>)
 80052ea:	4a13      	ldr	r2, [pc, #76]	@ (8005338 <MX_I2C3_Init+0x54>)
 80052ec:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80052ee:	4b11      	ldr	r3, [pc, #68]	@ (8005334 <MX_I2C3_Init+0x50>)
 80052f0:	4a12      	ldr	r2, [pc, #72]	@ (800533c <MX_I2C3_Init+0x58>)
 80052f2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80052f4:	4b0f      	ldr	r3, [pc, #60]	@ (8005334 <MX_I2C3_Init+0x50>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80052fa:	4b0e      	ldr	r3, [pc, #56]	@ (8005334 <MX_I2C3_Init+0x50>)
 80052fc:	2200      	movs	r2, #0
 80052fe:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005300:	4b0c      	ldr	r3, [pc, #48]	@ (8005334 <MX_I2C3_Init+0x50>)
 8005302:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005306:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005308:	4b0a      	ldr	r3, [pc, #40]	@ (8005334 <MX_I2C3_Init+0x50>)
 800530a:	2200      	movs	r2, #0
 800530c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800530e:	4b09      	ldr	r3, [pc, #36]	@ (8005334 <MX_I2C3_Init+0x50>)
 8005310:	2200      	movs	r2, #0
 8005312:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005314:	4b07      	ldr	r3, [pc, #28]	@ (8005334 <MX_I2C3_Init+0x50>)
 8005316:	2200      	movs	r2, #0
 8005318:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800531a:	4b06      	ldr	r3, [pc, #24]	@ (8005334 <MX_I2C3_Init+0x50>)
 800531c:	2200      	movs	r2, #0
 800531e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8005320:	4804      	ldr	r0, [pc, #16]	@ (8005334 <MX_I2C3_Init+0x50>)
 8005322:	f004 ff9d 	bl	800a260 <HAL_I2C_Init>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d001      	beq.n	8005330 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800532c:	f001 ffa8 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8005330:	bf00      	nop
 8005332:	bd80      	pop	{r7, pc}
 8005334:	20000328 	.word	0x20000328
 8005338:	40005c00 	.word	0x40005c00
 800533c:	000186a0 	.word	0x000186a0

08005340 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b08c      	sub	sp, #48	@ 0x30
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005348:	f107 031c 	add.w	r3, r7, #28
 800534c:	2200      	movs	r2, #0
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	605a      	str	r2, [r3, #4]
 8005352:	609a      	str	r2, [r3, #8]
 8005354:	60da      	str	r2, [r3, #12]
 8005356:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a42      	ldr	r2, [pc, #264]	@ (8005468 <HAL_I2C_MspInit+0x128>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d12c      	bne.n	80053bc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005362:	2300      	movs	r3, #0
 8005364:	61bb      	str	r3, [r7, #24]
 8005366:	4b41      	ldr	r3, [pc, #260]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 8005368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536a:	4a40      	ldr	r2, [pc, #256]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 800536c:	f043 0302 	orr.w	r3, r3, #2
 8005370:	6313      	str	r3, [r2, #48]	@ 0x30
 8005372:	4b3e      	ldr	r3, [pc, #248]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 8005374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	61bb      	str	r3, [r7, #24]
 800537c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800537e:	23c0      	movs	r3, #192	@ 0xc0
 8005380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005382:	2312      	movs	r3, #18
 8005384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005386:	2300      	movs	r3, #0
 8005388:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800538a:	2303      	movs	r3, #3
 800538c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800538e:	2304      	movs	r3, #4
 8005390:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005392:	f107 031c 	add.w	r3, r7, #28
 8005396:	4619      	mov	r1, r3
 8005398:	4835      	ldr	r0, [pc, #212]	@ (8005470 <HAL_I2C_MspInit+0x130>)
 800539a:	f004 fd7b 	bl	8009e94 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800539e:	2300      	movs	r3, #0
 80053a0:	617b      	str	r3, [r7, #20]
 80053a2:	4b32      	ldr	r3, [pc, #200]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 80053a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a6:	4a31      	ldr	r2, [pc, #196]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 80053a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80053ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80053ae:	4b2f      	ldr	r3, [pc, #188]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 80053b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053b6:	617b      	str	r3, [r7, #20]
 80053b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80053ba:	e050      	b.n	800545e <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a2c      	ldr	r2, [pc, #176]	@ (8005474 <HAL_I2C_MspInit+0x134>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d14b      	bne.n	800545e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80053c6:	2300      	movs	r3, #0
 80053c8:	613b      	str	r3, [r7, #16]
 80053ca:	4b28      	ldr	r3, [pc, #160]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 80053cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ce:	4a27      	ldr	r2, [pc, #156]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 80053d0:	f043 0304 	orr.w	r3, r3, #4
 80053d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80053d6:	4b25      	ldr	r3, [pc, #148]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 80053d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053da:	f003 0304 	and.w	r3, r3, #4
 80053de:	613b      	str	r3, [r7, #16]
 80053e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053e2:	2300      	movs	r3, #0
 80053e4:	60fb      	str	r3, [r7, #12]
 80053e6:	4b21      	ldr	r3, [pc, #132]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 80053e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ea:	4a20      	ldr	r2, [pc, #128]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 80053ec:	f043 0301 	orr.w	r3, r3, #1
 80053f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80053f2:	4b1e      	ldr	r3, [pc, #120]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 80053f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	60fb      	str	r3, [r7, #12]
 80053fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80053fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005402:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005404:	2312      	movs	r3, #18
 8005406:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005408:	2300      	movs	r3, #0
 800540a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800540c:	2303      	movs	r3, #3
 800540e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005410:	2304      	movs	r3, #4
 8005412:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005414:	f107 031c 	add.w	r3, r7, #28
 8005418:	4619      	mov	r1, r3
 800541a:	4817      	ldr	r0, [pc, #92]	@ (8005478 <HAL_I2C_MspInit+0x138>)
 800541c:	f004 fd3a 	bl	8009e94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005420:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005424:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005426:	2312      	movs	r3, #18
 8005428:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800542a:	2300      	movs	r3, #0
 800542c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800542e:	2303      	movs	r3, #3
 8005430:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005432:	2304      	movs	r3, #4
 8005434:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005436:	f107 031c 	add.w	r3, r7, #28
 800543a:	4619      	mov	r1, r3
 800543c:	480f      	ldr	r0, [pc, #60]	@ (800547c <HAL_I2C_MspInit+0x13c>)
 800543e:	f004 fd29 	bl	8009e94 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8005442:	2300      	movs	r3, #0
 8005444:	60bb      	str	r3, [r7, #8]
 8005446:	4b09      	ldr	r3, [pc, #36]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 8005448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544a:	4a08      	ldr	r2, [pc, #32]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 800544c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005450:	6413      	str	r3, [r2, #64]	@ 0x40
 8005452:	4b06      	ldr	r3, [pc, #24]	@ (800546c <HAL_I2C_MspInit+0x12c>)
 8005454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005456:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800545a:	60bb      	str	r3, [r7, #8]
 800545c:	68bb      	ldr	r3, [r7, #8]
}
 800545e:	bf00      	nop
 8005460:	3730      	adds	r7, #48	@ 0x30
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	40005400 	.word	0x40005400
 800546c:	40023800 	.word	0x40023800
 8005470:	40020400 	.word	0x40020400
 8005474:	40005c00 	.word	0x40005c00
 8005478:	40020800 	.word	0x40020800
 800547c:	40020000 	.word	0x40020000

08005480 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#define CLAMP(value, min, max) ((value) < (min) ? (min) : ((value) > (max) ? (max) : (value)))

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005480:	b580      	push	{r7, lr}
 8005482:	b082      	sub	sp, #8
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
    // UART5US100
    if (huart == &huart5||huart == &huart2||huart == &huart3||huart == &huart4) {
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4a14      	ldr	r2, [pc, #80]	@ (80054dc <HAL_UART_RxCpltCallback+0x5c>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d00b      	beq.n	80054a8 <HAL_UART_RxCpltCallback+0x28>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a13      	ldr	r2, [pc, #76]	@ (80054e0 <HAL_UART_RxCpltCallback+0x60>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d007      	beq.n	80054a8 <HAL_UART_RxCpltCallback+0x28>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	4a12      	ldr	r2, [pc, #72]	@ (80054e4 <HAL_UART_RxCpltCallback+0x64>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d003      	beq.n	80054a8 <HAL_UART_RxCpltCallback+0x28>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a11      	ldr	r2, [pc, #68]	@ (80054e8 <HAL_UART_RxCpltCallback+0x68>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d102      	bne.n	80054ae <HAL_UART_RxCpltCallback+0x2e>
        // US100
        US100_UART_RxCpltCallback(huart);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f003 fee9 	bl	8009280 <US100_UART_RxCpltCallback>
    } 
    if (huart == &huart1) {
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a0e      	ldr	r2, [pc, #56]	@ (80054ec <HAL_UART_RxCpltCallback+0x6c>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d10e      	bne.n	80054d4 <HAL_UART_RxCpltCallback+0x54>
        // 
        HAL_UART_Transmit(&huart1, message, strlen(message), 100);
 80054b6:	480e      	ldr	r0, [pc, #56]	@ (80054f0 <HAL_UART_RxCpltCallback+0x70>)
 80054b8:	f7fa feda 	bl	8000270 <strlen>
 80054bc:	4603      	mov	r3, r0
 80054be:	b29a      	uxth	r2, r3
 80054c0:	2364      	movs	r3, #100	@ 0x64
 80054c2:	490b      	ldr	r1, [pc, #44]	@ (80054f0 <HAL_UART_RxCpltCallback+0x70>)
 80054c4:	4809      	ldr	r0, [pc, #36]	@ (80054ec <HAL_UART_RxCpltCallback+0x6c>)
 80054c6:	f007 fd99 	bl	800cffc <HAL_UART_Transmit>
        HAL_UART_Receive_IT(&huart1, receivedata, 2);
 80054ca:	2202      	movs	r2, #2
 80054cc:	4909      	ldr	r1, [pc, #36]	@ (80054f4 <HAL_UART_RxCpltCallback+0x74>)
 80054ce:	4807      	ldr	r0, [pc, #28]	@ (80054ec <HAL_UART_RxCpltCallback+0x6c>)
 80054d0:	f007 fe1f 	bl	800d112 <HAL_UART_Receive_IT>
    //     HAL_UART_Transmit(&huart1, (uint8_t*)debug_msg, strlen(debug_msg), 100);
        
    //     // 
    //     HAL_UART_Receive_IT(&huart4, &uart4_rx_buffer, 1);
    // }
}
 80054d4:	bf00      	nop
 80054d6:	3708      	adds	r7, #8
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	200008d4 	.word	0x200008d4
 80054e0:	20000964 	.word	0x20000964
 80054e4:	200009ac 	.word	0x200009ac
 80054e8:	2000088c 	.word	0x2000088c
 80054ec:	2000091c 	.word	0x2000091c
 80054f0:	20000050 	.word	0x20000050
 80054f4:	20000454 	.word	0x20000454

080054f8 <meandistances>:

float* meandistances(float* distances)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]

    if (cz)
 8005500:	4b6d      	ldr	r3, [pc, #436]	@ (80056b8 <meandistances+0x1c0>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d020      	beq.n	800554a <meandistances+0x52>
    {
        cz = 0;
 8005508:	4b6b      	ldr	r3, [pc, #428]	@ (80056b8 <meandistances+0x1c0>)
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]
        count_100ms = 1;
 800550e:	4b6b      	ldr	r3, [pc, #428]	@ (80056bc <meandistances+0x1c4>)
 8005510:	2201      	movs	r2, #1
 8005512:	601a      	str	r2, [r3, #0]
        start = HAL_GetTick();
 8005514:	f004 faea 	bl	8009aec <HAL_GetTick>
 8005518:	4603      	mov	r3, r0
 800551a:	4a69      	ldr	r2, [pc, #420]	@ (80056c0 <meandistances+0x1c8>)
 800551c:	6013      	str	r3, [r2, #0]
        now = start;
 800551e:	4b68      	ldr	r3, [pc, #416]	@ (80056c0 <meandistances+0x1c8>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a68      	ldr	r2, [pc, #416]	@ (80056c4 <meandistances+0x1cc>)
 8005524:	6013      	str	r3, [r2, #0]
        sum[0] = distances[0];
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a67      	ldr	r2, [pc, #412]	@ (80056c8 <meandistances+0x1d0>)
 800552c:	6013      	str	r3, [r2, #0]
        sum[1] = distances[1];
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	4a65      	ldr	r2, [pc, #404]	@ (80056c8 <meandistances+0x1d0>)
 8005534:	6053      	str	r3, [r2, #4]
        sum[2] = distances[2];
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	4a63      	ldr	r2, [pc, #396]	@ (80056c8 <meandistances+0x1d0>)
 800553c:	6093      	str	r3, [r2, #8]
        sum[3] = distances[3];
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	4a61      	ldr	r2, [pc, #388]	@ (80056c8 <meandistances+0x1d0>)
 8005544:	60d3      	str	r3, [r2, #12]
        return mean;  // 0
 8005546:	4b61      	ldr	r3, [pc, #388]	@ (80056cc <meandistances+0x1d4>)
 8005548:	e0b1      	b.n	80056ae <meandistances+0x1b6>
    }
    else
    {
        now = HAL_GetTick();
 800554a:	f004 facf 	bl	8009aec <HAL_GetTick>
 800554e:	4603      	mov	r3, r0
 8005550:	4a5c      	ldr	r2, [pc, #368]	@ (80056c4 <meandistances+0x1cc>)
 8005552:	6013      	str	r3, [r2, #0]
        if (now - start <= 100)
 8005554:	4b5b      	ldr	r3, [pc, #364]	@ (80056c4 <meandistances+0x1cc>)
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	4b59      	ldr	r3, [pc, #356]	@ (80056c0 <meandistances+0x1c8>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b64      	cmp	r3, #100	@ 0x64
 8005560:	d835      	bhi.n	80055ce <meandistances+0xd6>
        {
            sum[0] += distances[0];
 8005562:	4b59      	ldr	r3, [pc, #356]	@ (80056c8 <meandistances+0x1d0>)
 8005564:	ed93 7a00 	vldr	s14, [r3]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	edd3 7a00 	vldr	s15, [r3]
 800556e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005572:	4b55      	ldr	r3, [pc, #340]	@ (80056c8 <meandistances+0x1d0>)
 8005574:	edc3 7a00 	vstr	s15, [r3]
            sum[1] += distances[1];
 8005578:	4b53      	ldr	r3, [pc, #332]	@ (80056c8 <meandistances+0x1d0>)
 800557a:	ed93 7a01 	vldr	s14, [r3, #4]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	3304      	adds	r3, #4
 8005582:	edd3 7a00 	vldr	s15, [r3]
 8005586:	ee77 7a27 	vadd.f32	s15, s14, s15
 800558a:	4b4f      	ldr	r3, [pc, #316]	@ (80056c8 <meandistances+0x1d0>)
 800558c:	edc3 7a01 	vstr	s15, [r3, #4]
            sum[2] += distances[2];
 8005590:	4b4d      	ldr	r3, [pc, #308]	@ (80056c8 <meandistances+0x1d0>)
 8005592:	ed93 7a02 	vldr	s14, [r3, #8]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	3308      	adds	r3, #8
 800559a:	edd3 7a00 	vldr	s15, [r3]
 800559e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055a2:	4b49      	ldr	r3, [pc, #292]	@ (80056c8 <meandistances+0x1d0>)
 80055a4:	edc3 7a02 	vstr	s15, [r3, #8]
            sum[3] += distances[3];
 80055a8:	4b47      	ldr	r3, [pc, #284]	@ (80056c8 <meandistances+0x1d0>)
 80055aa:	ed93 7a03 	vldr	s14, [r3, #12]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	330c      	adds	r3, #12
 80055b2:	edd3 7a00 	vldr	s15, [r3]
 80055b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055ba:	4b43      	ldr	r3, [pc, #268]	@ (80056c8 <meandistances+0x1d0>)
 80055bc:	edc3 7a03 	vstr	s15, [r3, #12]
            count_100ms += 1;
 80055c0:	4b3e      	ldr	r3, [pc, #248]	@ (80056bc <meandistances+0x1c4>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	3301      	adds	r3, #1
 80055c6:	4a3d      	ldr	r2, [pc, #244]	@ (80056bc <meandistances+0x1c4>)
 80055c8:	6013      	str	r3, [r2, #0]
            return mean;  // 
 80055ca:	4b40      	ldr	r3, [pc, #256]	@ (80056cc <meandistances+0x1d4>)
 80055cc:	e06f      	b.n	80056ae <meandistances+0x1b6>
        }
        else
        {
            sum[0] += distances[0];
 80055ce:	4b3e      	ldr	r3, [pc, #248]	@ (80056c8 <meandistances+0x1d0>)
 80055d0:	ed93 7a00 	vldr	s14, [r3]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	edd3 7a00 	vldr	s15, [r3]
 80055da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055de:	4b3a      	ldr	r3, [pc, #232]	@ (80056c8 <meandistances+0x1d0>)
 80055e0:	edc3 7a00 	vstr	s15, [r3]
            sum[1] += distances[1];
 80055e4:	4b38      	ldr	r3, [pc, #224]	@ (80056c8 <meandistances+0x1d0>)
 80055e6:	ed93 7a01 	vldr	s14, [r3, #4]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	3304      	adds	r3, #4
 80055ee:	edd3 7a00 	vldr	s15, [r3]
 80055f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055f6:	4b34      	ldr	r3, [pc, #208]	@ (80056c8 <meandistances+0x1d0>)
 80055f8:	edc3 7a01 	vstr	s15, [r3, #4]
            sum[2] += distances[2];
 80055fc:	4b32      	ldr	r3, [pc, #200]	@ (80056c8 <meandistances+0x1d0>)
 80055fe:	ed93 7a02 	vldr	s14, [r3, #8]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	3308      	adds	r3, #8
 8005606:	edd3 7a00 	vldr	s15, [r3]
 800560a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800560e:	4b2e      	ldr	r3, [pc, #184]	@ (80056c8 <meandistances+0x1d0>)
 8005610:	edc3 7a02 	vstr	s15, [r3, #8]
            sum[3] += distances[3];
 8005614:	4b2c      	ldr	r3, [pc, #176]	@ (80056c8 <meandistances+0x1d0>)
 8005616:	ed93 7a03 	vldr	s14, [r3, #12]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	330c      	adds	r3, #12
 800561e:	edd3 7a00 	vldr	s15, [r3]
 8005622:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005626:	4b28      	ldr	r3, [pc, #160]	@ (80056c8 <meandistances+0x1d0>)
 8005628:	edc3 7a03 	vstr	s15, [r3, #12]
            count_100ms += 1;
 800562c:	4b23      	ldr	r3, [pc, #140]	@ (80056bc <meandistances+0x1c4>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3301      	adds	r3, #1
 8005632:	4a22      	ldr	r2, [pc, #136]	@ (80056bc <meandistances+0x1c4>)
 8005634:	6013      	str	r3, [r2, #0]

            mean[0] = sum[0] / count_100ms;
 8005636:	4b24      	ldr	r3, [pc, #144]	@ (80056c8 <meandistances+0x1d0>)
 8005638:	edd3 6a00 	vldr	s13, [r3]
 800563c:	4b1f      	ldr	r3, [pc, #124]	@ (80056bc <meandistances+0x1c4>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	ee07 3a90 	vmov	s15, r3
 8005644:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005648:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800564c:	4b1f      	ldr	r3, [pc, #124]	@ (80056cc <meandistances+0x1d4>)
 800564e:	edc3 7a00 	vstr	s15, [r3]
            mean[1] = sum[1] / count_100ms;
 8005652:	4b1d      	ldr	r3, [pc, #116]	@ (80056c8 <meandistances+0x1d0>)
 8005654:	edd3 6a01 	vldr	s13, [r3, #4]
 8005658:	4b18      	ldr	r3, [pc, #96]	@ (80056bc <meandistances+0x1c4>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	ee07 3a90 	vmov	s15, r3
 8005660:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005668:	4b18      	ldr	r3, [pc, #96]	@ (80056cc <meandistances+0x1d4>)
 800566a:	edc3 7a01 	vstr	s15, [r3, #4]
            mean[2] = sum[2] / count_100ms;
 800566e:	4b16      	ldr	r3, [pc, #88]	@ (80056c8 <meandistances+0x1d0>)
 8005670:	edd3 6a02 	vldr	s13, [r3, #8]
 8005674:	4b11      	ldr	r3, [pc, #68]	@ (80056bc <meandistances+0x1c4>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	ee07 3a90 	vmov	s15, r3
 800567c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005680:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005684:	4b11      	ldr	r3, [pc, #68]	@ (80056cc <meandistances+0x1d4>)
 8005686:	edc3 7a02 	vstr	s15, [r3, #8]
            mean[3] = sum[3] / count_100ms;
 800568a:	4b0f      	ldr	r3, [pc, #60]	@ (80056c8 <meandistances+0x1d0>)
 800568c:	edd3 6a03 	vldr	s13, [r3, #12]
 8005690:	4b0a      	ldr	r3, [pc, #40]	@ (80056bc <meandistances+0x1c4>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	ee07 3a90 	vmov	s15, r3
 8005698:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800569c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056a0:	4b0a      	ldr	r3, [pc, #40]	@ (80056cc <meandistances+0x1d4>)
 80056a2:	edc3 7a03 	vstr	s15, [r3, #12]

            cz = 1;
 80056a6:	4b04      	ldr	r3, [pc, #16]	@ (80056b8 <meandistances+0x1c0>)
 80056a8:	2201      	movs	r2, #1
 80056aa:	601a      	str	r2, [r3, #0]
            return mean;
 80056ac:	4b07      	ldr	r3, [pc, #28]	@ (80056cc <meandistances+0x1d4>)
        }
    }
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3708      	adds	r7, #8
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	20000048 	.word	0x20000048
 80056bc:	2000041c 	.word	0x2000041c
 80056c0:	20000444 	.word	0x20000444
 80056c4:	20000448 	.word	0x20000448
 80056c8:	20000424 	.word	0x20000424
 80056cc:	20000434 	.word	0x20000434

080056d0 <smooth_speed_transition>:

#define MAX_SPEED_STEP 5  // 
uint8_t smooth_speed_transition(uint8_t current, uint8_t target) {
 80056d0:	b5b0      	push	{r4, r5, r7, lr}
 80056d2:	b082      	sub	sp, #8
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	4603      	mov	r3, r0
 80056d8:	460a      	mov	r2, r1
 80056da:	71fb      	strb	r3, [r7, #7]
 80056dc:	4613      	mov	r3, r2
 80056de:	71bb      	strb	r3, [r7, #6]
    if(target > current) {
 80056e0:	79ba      	ldrb	r2, [r7, #6]
 80056e2:	79fb      	ldrb	r3, [r7, #7]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d91b      	bls.n	8005720 <smooth_speed_transition+0x50>
        return fmin(current + MAX_SPEED_STEP, target);
 80056e8:	79fb      	ldrb	r3, [r7, #7]
 80056ea:	3305      	adds	r3, #5
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7fa ff19 	bl	8000524 <__aeabi_i2d>
 80056f2:	4604      	mov	r4, r0
 80056f4:	460d      	mov	r5, r1
 80056f6:	79bb      	ldrb	r3, [r7, #6]
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fa ff03 	bl	8000504 <__aeabi_ui2d>
 80056fe:	4602      	mov	r2, r0
 8005700:	460b      	mov	r3, r1
 8005702:	ec43 2b11 	vmov	d1, r2, r3
 8005706:	ec45 4b10 	vmov	d0, r4, r5
 800570a:	f00b fa0f 	bl	8010b2c <fmin>
 800570e:	ec53 2b10 	vmov	r2, r3, d0
 8005712:	4610      	mov	r0, r2
 8005714:	4619      	mov	r1, r3
 8005716:	f7fb fa47 	bl	8000ba8 <__aeabi_d2uiz>
 800571a:	4603      	mov	r3, r0
 800571c:	b2db      	uxtb	r3, r3
 800571e:	e020      	b.n	8005762 <smooth_speed_transition+0x92>
    } else if(target < current) {
 8005720:	79ba      	ldrb	r2, [r7, #6]
 8005722:	79fb      	ldrb	r3, [r7, #7]
 8005724:	429a      	cmp	r2, r3
 8005726:	d21b      	bcs.n	8005760 <smooth_speed_transition+0x90>
        return fmax(current - MAX_SPEED_STEP, target);
 8005728:	79fb      	ldrb	r3, [r7, #7]
 800572a:	3b05      	subs	r3, #5
 800572c:	4618      	mov	r0, r3
 800572e:	f7fa fef9 	bl	8000524 <__aeabi_i2d>
 8005732:	4604      	mov	r4, r0
 8005734:	460d      	mov	r5, r1
 8005736:	79bb      	ldrb	r3, [r7, #6]
 8005738:	4618      	mov	r0, r3
 800573a:	f7fa fee3 	bl	8000504 <__aeabi_ui2d>
 800573e:	4602      	mov	r2, r0
 8005740:	460b      	mov	r3, r1
 8005742:	ec43 2b11 	vmov	d1, r2, r3
 8005746:	ec45 4b10 	vmov	d0, r4, r5
 800574a:	f00b f9c5 	bl	8010ad8 <fmax>
 800574e:	ec53 2b10 	vmov	r2, r3, d0
 8005752:	4610      	mov	r0, r2
 8005754:	4619      	mov	r1, r3
 8005756:	f7fb fa27 	bl	8000ba8 <__aeabi_d2uiz>
 800575a:	4603      	mov	r3, r0
 800575c:	b2db      	uxtb	r3, r3
 800575e:	e000      	b.n	8005762 <smooth_speed_transition+0x92>
    }
    return current;
 8005760:	79fb      	ldrb	r3, [r7, #7]
}
 8005762:	4618      	mov	r0, r3
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800576c <PID_ResetAll>:

void PID_ResetAll(void) {
 800576c:	b580      	push	{r7, lr}
 800576e:	af00      	add	r7, sp, #0
  PID_Reset(&pid_yaw);
 8005770:	4806      	ldr	r0, [pc, #24]	@ (800578c <PID_ResetAll+0x20>)
 8005772:	f002 fc17 	bl	8007fa4 <PID_Reset>
  PID_Reset(&pid_rear);
 8005776:	4806      	ldr	r0, [pc, #24]	@ (8005790 <PID_ResetAll+0x24>)
 8005778:	f002 fc14 	bl	8007fa4 <PID_Reset>
  PID_Reset(&pid_front);
 800577c:	4805      	ldr	r0, [pc, #20]	@ (8005794 <PID_ResetAll+0x28>)
 800577e:	f002 fc11 	bl	8007fa4 <PID_Reset>
  PID_Reset(&pid_position);
 8005782:	4805      	ldr	r0, [pc, #20]	@ (8005798 <PID_ResetAll+0x2c>)
 8005784:	f002 fc0e 	bl	8007fa4 <PID_Reset>
}
 8005788:	bf00      	nop
 800578a:	bd80      	pop	{r7, pc}
 800578c:	20000074 	.word	0x20000074
 8005790:	200000a4 	.word	0x200000a4
 8005794:	2000008c 	.word	0x2000008c
 8005798:	200000bc 	.word	0x200000bc

0800579c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b0c4      	sub	sp, #272	@ 0x110
 80057a0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80057a2:	f004 f93d 	bl	8009a20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80057a6:	f001 fd01 	bl	80071ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80057aa:	f7ff fbf7 	bl	8004f9c <MX_GPIO_Init>
  MX_I2C1_Init();
 80057ae:	f7ff fd6b 	bl	8005288 <MX_I2C1_Init>
  MX_I2C3_Init();
 80057b2:	f7ff fd97 	bl	80052e4 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 80057b6:	f003 febb 	bl	8009530 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80057ba:	f002 fd81 	bl	80082c0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80057be:	f002 fe2b 	bl	8008418 <MX_TIM3_Init>
  MX_TIM4_Init();
 80057c2:	f002 fe7d 	bl	80084c0 <MX_TIM4_Init>
  MX_TIM5_Init();
 80057c6:	f002 fecf 	bl	8008568 <MX_TIM5_Init>
  MX_TIM8_Init();
 80057ca:	f002 ff9b 	bl	8008704 <MX_TIM8_Init>
  MX_TIM9_Init();
 80057ce:	f003 f847 	bl	8008860 <MX_TIM9_Init>
  MX_TIM10_Init();
 80057d2:	f003 f8b3 	bl	800893c <MX_TIM10_Init>
  MX_TIM2_Init();
 80057d6:	f002 fdcb 	bl	8008370 <MX_TIM2_Init>
  MX_UART4_Init();
 80057da:	f003 fe55 	bl	8009488 <MX_UART4_Init>
  MX_UART5_Init();
 80057de:	f003 fe7d 	bl	80094dc <MX_UART5_Init>
  MX_USART2_UART_Init();
 80057e2:	f003 fecf 	bl	8009584 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80057e6:	f003 fef7 	bl	80095d8 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80057ea:	f003 ff1f 	bl	800962c <MX_USART6_UART_Init>
  MX_TIM6_Init();
 80057ee:	f002 ff53 	bl	8008698 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 80057f2:	f7ff fb19 	bl	8004e28 <OLED_Init>

  HAL_UART_Receive_IT(&huart1, receivedata, 2);
 80057f6:	2202      	movs	r2, #2
 80057f8:	49ba      	ldr	r1, [pc, #744]	@ (8005ae4 <main+0x348>)
 80057fa:	48bb      	ldr	r0, [pc, #748]	@ (8005ae8 <main+0x34c>)
 80057fc:	f007 fc89 	bl	800d112 <HAL_UART_Receive_IT>
  // UART4
  HAL_UART_Receive_IT(&huart4, &uart4_rx_buffer, 1);
 8005800:	2201      	movs	r2, #1
 8005802:	49ba      	ldr	r1, [pc, #744]	@ (8005aec <main+0x350>)
 8005804:	48ba      	ldr	r0, [pc, #744]	@ (8005af0 <main+0x354>)
 8005806:	f007 fc84 	bl	800d112 <HAL_UART_Receive_IT>
  
  HAL_TIM_Base_Start(&htim6);
 800580a:	48ba      	ldr	r0, [pc, #744]	@ (8005af4 <main+0x358>)
 800580c:	f006 fb74 	bl	800bef8 <HAL_TIM_Base_Start>
  Reset_Timer();  // 
 8005810:	f001 fef4 	bl	80075fc <Reset_Timer>
  
  // MPU6050 DMP
  int mpu_result;
  int retry_count = 0;
 8005814:	2300      	movs	r3, #0
 8005816:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  uint32_t init_start_time = HAL_GetTick();
 800581a:	f004 f967 	bl	8009aec <HAL_GetTick>
 800581e:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
  
  do {
      mpu_result = MPU6050_DMP_Init();
 8005822:	f7fe ffc9 	bl	80047b8 <MPU6050_DMP_Init>
 8005826:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
      if (mpu_result != 0) {
 800582a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800582e:	2b00      	cmp	r3, #0
 8005830:	d01f      	beq.n	8005872 <main+0xd6>
          retry_count++;
 8005832:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005836:	3301      	adds	r3, #1
 8005838:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
          // 10OLED
          if (retry_count % 10 == 0) {
 800583c:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 8005840:	4bad      	ldr	r3, [pc, #692]	@ (8005af8 <main+0x35c>)
 8005842:	fb83 2301 	smull	r2, r3, r3, r1
 8005846:	109a      	asrs	r2, r3, #2
 8005848:	17cb      	asrs	r3, r1, #31
 800584a:	1ad2      	subs	r2, r2, r3
 800584c:	4613      	mov	r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	4413      	add	r3, r2
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	1aca      	subs	r2, r1, r3
 8005856:	2a00      	cmp	r2, #0
 8005858:	d10b      	bne.n	8005872 <main+0xd6>
              OLED_ShowString(1,1,"INITING...");
 800585a:	4aa8      	ldr	r2, [pc, #672]	@ (8005afc <main+0x360>)
 800585c:	2101      	movs	r1, #1
 800585e:	2001      	movs	r0, #1
 8005860:	f7ff fa66 	bl	8004d30 <OLED_ShowString>
              OLED_ShowNum(1,11,retry_count,2);
 8005864:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8005868:	2302      	movs	r3, #2
 800586a:	210b      	movs	r1, #11
 800586c:	2001      	movs	r0, #1
 800586e:	f7ff fa9d 	bl	8004dac <OLED_ShowNum>
          }
      }
  } while (mpu_result != 0);
 8005872:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1d3      	bne.n	8005822 <main+0x86>
  
  OLED_Clear();
 800587a:	f7ff f992 	bl	8004ba2 <OLED_Clear>
  OLED_ShowString(1,1,"SUCCESS");
 800587e:	4aa0      	ldr	r2, [pc, #640]	@ (8005b00 <main+0x364>)
 8005880:	2101      	movs	r1, #1
 8005882:	2001      	movs	r0, #1
 8005884:	f7ff fa54 	bl	8004d30 <OLED_ShowString>
  // 
  uint32_t init_time = HAL_GetTick() - init_start_time;
 8005888:	f004 f930 	bl	8009aec <HAL_GetTick>
 800588c:	4602      	mov	r2, r0
 800588e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  OLED_ShowNum(2,1,init_time,4);
 8005898:	2304      	movs	r3, #4
 800589a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800589e:	2101      	movs	r1, #1
 80058a0:	2002      	movs	r0, #2
 80058a2:	f7ff fa83 	bl	8004dac <OLED_ShowNum>
  OLED_ShowString(2,5,"ms");
 80058a6:	4a97      	ldr	r2, [pc, #604]	@ (8005b04 <main+0x368>)
 80058a8:	2105      	movs	r1, #5
 80058aa:	2002      	movs	r0, #2
 80058ac:	f7ff fa40 	bl	8004d30 <OLED_ShowString>
  // Ultrasonic_Init(&ultrasonic_sensors[2], Trig_3_GPIO_Port, Trig_3_Pin, Echo_3_GPIO_Port, Echo_3_Pin);  // 3
  // Ultrasonic_Init(&ultrasonic_sensors[3], Trig_4_GPIO_Port, Trig_4_Pin, Echo_4_GPIO_Port, Echo_4_Pin);  // 4
  // Ultrasonic_Init(&ultrasonic_sensors[4], Trig_5_GPIO_Port, Trig_5_Pin, Echo_5_GPIO_Port, Echo_5_Pin);  // 5

  // US1001234
  US100_Init(&us100_sensor2, &huart5);
 80058b0:	4995      	ldr	r1, [pc, #596]	@ (8005b08 <main+0x36c>)
 80058b2:	4896      	ldr	r0, [pc, #600]	@ (8005b0c <main+0x370>)
 80058b4:	f003 fbf2 	bl	800909c <US100_Init>
  US100_Init(&us100_sensor1, &huart4);
 80058b8:	498d      	ldr	r1, [pc, #564]	@ (8005af0 <main+0x354>)
 80058ba:	4895      	ldr	r0, [pc, #596]	@ (8005b10 <main+0x374>)
 80058bc:	f003 fbee 	bl	800909c <US100_Init>
  US100_Init(&us100_sensor4, &huart3);
 80058c0:	4994      	ldr	r1, [pc, #592]	@ (8005b14 <main+0x378>)
 80058c2:	4895      	ldr	r0, [pc, #596]	@ (8005b18 <main+0x37c>)
 80058c4:	f003 fbea 	bl	800909c <US100_Init>
  US100_Init(&us100_sensor3, &huart2);
 80058c8:	4994      	ldr	r1, [pc, #592]	@ (8005b1c <main+0x380>)
 80058ca:	4895      	ldr	r0, [pc, #596]	@ (8005b20 <main+0x384>)
 80058cc:	f003 fbe6 	bl	800909c <US100_Init>
  
  // 
  HAL_Delay(50);
 80058d0:	2032      	movs	r0, #50	@ 0x32
 80058d2:	f004 f917 	bl	8009b04 <HAL_Delay>
  
  // 
  US100_StartMeasurement(&us100_sensor1);
 80058d6:	488e      	ldr	r0, [pc, #568]	@ (8005b10 <main+0x374>)
 80058d8:	f003 fc22 	bl	8009120 <US100_StartMeasurement>
  US100_StartMeasurement(&us100_sensor2);
 80058dc:	488b      	ldr	r0, [pc, #556]	@ (8005b0c <main+0x370>)
 80058de:	f003 fc1f 	bl	8009120 <US100_StartMeasurement>
  US100_StartMeasurement(&us100_sensor3);
 80058e2:	488f      	ldr	r0, [pc, #572]	@ (8005b20 <main+0x384>)
 80058e4:	f003 fc1c 	bl	8009120 <US100_StartMeasurement>
  US100_StartMeasurement(&us100_sensor4);
 80058e8:	488b      	ldr	r0, [pc, #556]	@ (8005b18 <main+0x37c>)
 80058ea:	f003 fc19 	bl	8009120 <US100_StartMeasurement>

  Motor_Init(MOTOR_1,
 80058ee:	4b8d      	ldr	r3, [pc, #564]	@ (8005b24 <main+0x388>)
 80058f0:	9303      	str	r3, [sp, #12]
 80058f2:	2380      	movs	r3, #128	@ 0x80
 80058f4:	9302      	str	r3, [sp, #8]
 80058f6:	4b8c      	ldr	r3, [pc, #560]	@ (8005b28 <main+0x38c>)
 80058f8:	9301      	str	r3, [sp, #4]
 80058fa:	2301      	movs	r3, #1
 80058fc:	9300      	str	r3, [sp, #0]
 80058fe:	4b8b      	ldr	r3, [pc, #556]	@ (8005b2c <main+0x390>)
 8005900:	2200      	movs	r2, #0
 8005902:	498b      	ldr	r1, [pc, #556]	@ (8005b30 <main+0x394>)
 8005904:	2000      	movs	r0, #0
 8005906:	f001 fcc1 	bl	800728c <Motor_Init>
            &htim5, TIM_CHANNEL_1,
            M1_IN1_GPIO_Port, M1_IN1_Pin,
            M1_IN2_GPIO_Port, M1_IN2_Pin,
            &htim1);

  Motor_Init(MOTOR_2,
 800590a:	4b8a      	ldr	r3, [pc, #552]	@ (8005b34 <main+0x398>)
 800590c:	9303      	str	r3, [sp, #12]
 800590e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005912:	9302      	str	r3, [sp, #8]
 8005914:	4b88      	ldr	r3, [pc, #544]	@ (8005b38 <main+0x39c>)
 8005916:	9301      	str	r3, [sp, #4]
 8005918:	2308      	movs	r3, #8
 800591a:	9300      	str	r3, [sp, #0]
 800591c:	4b83      	ldr	r3, [pc, #524]	@ (8005b2c <main+0x390>)
 800591e:	2204      	movs	r2, #4
 8005920:	4983      	ldr	r1, [pc, #524]	@ (8005b30 <main+0x394>)
 8005922:	2001      	movs	r0, #1
 8005924:	f001 fcb2 	bl	800728c <Motor_Init>
            &htim5, TIM_CHANNEL_2,
            M2_IN1_GPIO_Port, M2_IN1_Pin,
            M2_IN2_GPIO_Port, M2_IN2_Pin,
            &htim4);

  Motor_Init(MOTOR_3,
 8005928:	4b84      	ldr	r3, [pc, #528]	@ (8005b3c <main+0x3a0>)
 800592a:	9303      	str	r3, [sp, #12]
 800592c:	2302      	movs	r3, #2
 800592e:	9302      	str	r3, [sp, #8]
 8005930:	4b83      	ldr	r3, [pc, #524]	@ (8005b40 <main+0x3a4>)
 8005932:	9301      	str	r3, [sp, #4]
 8005934:	2320      	movs	r3, #32
 8005936:	9300      	str	r3, [sp, #0]
 8005938:	4b82      	ldr	r3, [pc, #520]	@ (8005b44 <main+0x3a8>)
 800593a:	2208      	movs	r2, #8
 800593c:	497c      	ldr	r1, [pc, #496]	@ (8005b30 <main+0x394>)
 800593e:	2002      	movs	r0, #2
 8005940:	f001 fca4 	bl	800728c <Motor_Init>
            &htim5, TIM_CHANNEL_3,
            M3_IN1_GPIO_Port, M3_IN1_Pin,
            M3_IN2_GPIO_Port, M3_IN2_Pin,
            &htim3);

  Motor_Init(MOTOR_4,
 8005944:	4b80      	ldr	r3, [pc, #512]	@ (8005b48 <main+0x3ac>)
 8005946:	9303      	str	r3, [sp, #12]
 8005948:	2308      	movs	r3, #8
 800594a:	9302      	str	r3, [sp, #8]
 800594c:	4b7d      	ldr	r3, [pc, #500]	@ (8005b44 <main+0x3a8>)
 800594e:	9301      	str	r3, [sp, #4]
 8005950:	2302      	movs	r3, #2
 8005952:	9300      	str	r3, [sp, #0]
 8005954:	4b7b      	ldr	r3, [pc, #492]	@ (8005b44 <main+0x3a8>)
 8005956:	220c      	movs	r2, #12
 8005958:	4975      	ldr	r1, [pc, #468]	@ (8005b30 <main+0x394>)
 800595a:	2003      	movs	r0, #3
 800595c:	f001 fc96 	bl	800728c <Motor_Init>
            &htim5, TIM_CHANNEL_4,
            M4_IN1_GPIO_Port, M4_IN1_Pin,
            M4_IN2_GPIO_Port, M4_IN2_Pin,
            &htim2);

  Servo_Init(&servo1, &htim8, TIM_CHANNEL_1, Servo_1_GPIO_Port, Servo_1_Pin);
 8005960:	2340      	movs	r3, #64	@ 0x40
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	4b77      	ldr	r3, [pc, #476]	@ (8005b44 <main+0x3a8>)
 8005966:	2200      	movs	r2, #0
 8005968:	4978      	ldr	r1, [pc, #480]	@ (8005b4c <main+0x3b0>)
 800596a:	4879      	ldr	r0, [pc, #484]	@ (8005b50 <main+0x3b4>)
 800596c:	f7ff fab2 	bl	8004ed4 <Servo_Init>
  Servo_Init(&servo2, &htim8, TIM_CHANNEL_2, Servo_2_GPIO_Port, Servo_2_Pin);
 8005970:	2380      	movs	r3, #128	@ 0x80
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	4b73      	ldr	r3, [pc, #460]	@ (8005b44 <main+0x3a8>)
 8005976:	2204      	movs	r2, #4
 8005978:	4974      	ldr	r1, [pc, #464]	@ (8005b4c <main+0x3b0>)
 800597a:	4876      	ldr	r0, [pc, #472]	@ (8005b54 <main+0x3b8>)
 800597c:	f7ff faaa 	bl	8004ed4 <Servo_Init>
  Servo_Init(&servo3, &htim9, TIM_CHANNEL_1, Servo_3_GPIO_Port, Servo_3_Pin);
 8005980:	2320      	movs	r3, #32
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	4b68      	ldr	r3, [pc, #416]	@ (8005b28 <main+0x38c>)
 8005986:	2200      	movs	r2, #0
 8005988:	4973      	ldr	r1, [pc, #460]	@ (8005b58 <main+0x3bc>)
 800598a:	4874      	ldr	r0, [pc, #464]	@ (8005b5c <main+0x3c0>)
 800598c:	f7ff faa2 	bl	8004ed4 <Servo_Init>
  Servo_Init(&servo4, &htim9, TIM_CHANNEL_2, Servo_4_GPIO_Port, Servo_4_Pin);
 8005990:	2340      	movs	r3, #64	@ 0x40
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	4b64      	ldr	r3, [pc, #400]	@ (8005b28 <main+0x38c>)
 8005996:	2204      	movs	r2, #4
 8005998:	496f      	ldr	r1, [pc, #444]	@ (8005b58 <main+0x3bc>)
 800599a:	4871      	ldr	r0, [pc, #452]	@ (8005b60 <main+0x3c4>)
 800599c:	f7ff fa9a 	bl	8004ed4 <Servo_Init>
  Servo_Init(&servo5, &htim10, TIM_CHANNEL_1, Servo_5_GPIO_Port, Servo_5_Pin);
 80059a0:	2340      	movs	r3, #64	@ 0x40
 80059a2:	9300      	str	r3, [sp, #0]
 80059a4:	4b6f      	ldr	r3, [pc, #444]	@ (8005b64 <main+0x3c8>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	496f      	ldr	r1, [pc, #444]	@ (8005b68 <main+0x3cc>)
 80059aa:	4870      	ldr	r0, [pc, #448]	@ (8005b6c <main+0x3d0>)
 80059ac:	f7ff fa92 	bl	8004ed4 <Servo_Init>

  prev_time = HAL_GetTick();
 80059b0:	f004 f89c 	bl	8009aec <HAL_GetTick>
 80059b4:	4603      	mov	r3, r0
 80059b6:	4a6e      	ldr	r2, [pc, #440]	@ (8005b70 <main+0x3d4>)
 80059b8:	6013      	str	r3, [r2, #0]

  /*------------------------------------MPU6050 DMP-------------------------------------*/
    OLED_ShowString(3,1,"yaw:");
 80059ba:	4a6e      	ldr	r2, [pc, #440]	@ (8005b74 <main+0x3d8>)
 80059bc:	2101      	movs	r1, #1
 80059be:	2003      	movs	r0, #3
 80059c0:	f7ff f9b6 	bl	8004d30 <OLED_ShowString>
    OLED_ShowString(3,9,"TAR:");
 80059c4:	4a6c      	ldr	r2, [pc, #432]	@ (8005b78 <main+0x3dc>)
 80059c6:	2109      	movs	r1, #9
 80059c8:	2003      	movs	r0, #3
 80059ca:	f7ff f9b1 	bl	8004d30 <OLED_ShowString>

  
  // 
  target_yaw = yaw;
 80059ce:	4b6b      	ldr	r3, [pc, #428]	@ (8005b7c <main+0x3e0>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a6b      	ldr	r2, [pc, #428]	@ (8005b80 <main+0x3e4>)
 80059d4:	6013      	str	r3, [r2, #0]
  
  // PID
  PID_Reset(&pid_yaw);
 80059d6:	486b      	ldr	r0, [pc, #428]	@ (8005b84 <main+0x3e8>)
 80059d8:	f002 fae4 	bl	8007fa4 <PID_Reset>
  PID_Reset(&pid_encoder);
 80059dc:	486a      	ldr	r0, [pc, #424]	@ (8005b88 <main+0x3ec>)
 80059de:	f002 fae1 	bl	8007fa4 <PID_Reset>
  OLED_Clear_Part(1,1,5);
 80059e2:	2205      	movs	r2, #5
 80059e4:	2101      	movs	r1, #1
 80059e6:	2001      	movs	r0, #1
 80059e8:	f7ff f8fe 	bl	8004be8 <OLED_Clear_Part>
  OLED_ShowString(1, 6, "mm");
 80059ec:	4a67      	ldr	r2, [pc, #412]	@ (8005b8c <main+0x3f0>)
 80059ee:	2106      	movs	r1, #6
 80059f0:	2001      	movs	r0, #1
 80059f2:	f7ff f99d 	bl	8004d30 <OLED_ShowString>
  OLED_ShowString(1, 14, "mm");
 80059f6:	4a65      	ldr	r2, [pc, #404]	@ (8005b8c <main+0x3f0>)
 80059f8:	210e      	movs	r1, #14
 80059fa:	2001      	movs	r0, #1
 80059fc:	f7ff f998 	bl	8004d30 <OLED_ShowString>
  OLED_ShowString(2, 6, "mm");
 8005a00:	4a62      	ldr	r2, [pc, #392]	@ (8005b8c <main+0x3f0>)
 8005a02:	2106      	movs	r1, #6
 8005a04:	2002      	movs	r0, #2
 8005a06:	f7ff f993 	bl	8004d30 <OLED_ShowString>
  OLED_ShowString(2, 14, "mm");
 8005a0a:	4a60      	ldr	r2, [pc, #384]	@ (8005b8c <main+0x3f0>)
 8005a0c:	210e      	movs	r1, #14
 8005a0e:	2002      	movs	r0, #2
 8005a10:	f7ff f98e 	bl	8004d30 <OLED_ShowString>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  start_start = HAL_GetTick();
 8005a14:	f004 f86a 	bl	8009aec <HAL_GetTick>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	4a5d      	ldr	r2, [pc, #372]	@ (8005b90 <main+0x3f4>)
 8005a1c:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    uint32_t current_time = HAL_GetTick();
 8005a1e:	f004 f865 	bl	8009aec <HAL_GetTick>
 8005a22:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
    
    // 
    // HAL_Delay(50);  // 50ms

    /*----------------------------------------------------------------------------US100-------------------------------------------------------------*/
    US100_GetAllValidDistances(distances);
 8005a26:	485b      	ldr	r0, [pc, #364]	@ (8005b94 <main+0x3f8>)
 8005a28:	f003 fc82 	bl	8009330 <US100_GetAllValidDistances>
    
    while (distances[1]==0)
 8005a2c:	e002      	b.n	8005a34 <main+0x298>
    {
      US100_GetAllValidDistances(distances);
 8005a2e:	4859      	ldr	r0, [pc, #356]	@ (8005b94 <main+0x3f8>)
 8005a30:	f003 fc7e 	bl	8009330 <US100_GetAllValidDistances>
    while (distances[1]==0)
 8005a34:	4b57      	ldr	r3, [pc, #348]	@ (8005b94 <main+0x3f8>)
 8005a36:	edd3 7a01 	vldr	s15, [r3, #4]
 8005a3a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a42:	d0f4      	beq.n	8005a2e <main+0x292>
    }

    if (current_time - oled_prev_time >= 100) {  // 100ms
 8005a44:	4b54      	ldr	r3, [pc, #336]	@ (8005b98 <main+0x3fc>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	2b63      	cmp	r3, #99	@ 0x63
 8005a50:	d933      	bls.n	8005aba <main+0x31e>
        // 
        OLED_ShowNum(1, 1, distances[0], 5);  // 
 8005a52:	4b50      	ldr	r3, [pc, #320]	@ (8005b94 <main+0x3f8>)
 8005a54:	edd3 7a00 	vldr	s15, [r3]
 8005a58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a5c:	2305      	movs	r3, #5
 8005a5e:	ee17 2a90 	vmov	r2, s15
 8005a62:	2101      	movs	r1, #1
 8005a64:	2001      	movs	r0, #1
 8005a66:	f7ff f9a1 	bl	8004dac <OLED_ShowNum>
        OLED_ShowNum(1, 9, distances[1], 5);  // 
 8005a6a:	4b4a      	ldr	r3, [pc, #296]	@ (8005b94 <main+0x3f8>)
 8005a6c:	edd3 7a01 	vldr	s15, [r3, #4]
 8005a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a74:	2305      	movs	r3, #5
 8005a76:	ee17 2a90 	vmov	r2, s15
 8005a7a:	2109      	movs	r1, #9
 8005a7c:	2001      	movs	r0, #1
 8005a7e:	f7ff f995 	bl	8004dac <OLED_ShowNum>
        OLED_ShowNum(2, 1, distances[2], 5);  // 
 8005a82:	4b44      	ldr	r3, [pc, #272]	@ (8005b94 <main+0x3f8>)
 8005a84:	edd3 7a02 	vldr	s15, [r3, #8]
 8005a88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a8c:	2305      	movs	r3, #5
 8005a8e:	ee17 2a90 	vmov	r2, s15
 8005a92:	2101      	movs	r1, #1
 8005a94:	2002      	movs	r0, #2
 8005a96:	f7ff f989 	bl	8004dac <OLED_ShowNum>
        OLED_ShowNum(2, 9, distances[3], 5);  // 
 8005a9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b94 <main+0x3f8>)
 8005a9c:	edd3 7a03 	vldr	s15, [r3, #12]
 8005aa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005aa4:	2305      	movs	r3, #5
 8005aa6:	ee17 2a90 	vmov	r2, s15
 8005aaa:	2109      	movs	r1, #9
 8005aac:	2002      	movs	r0, #2
 8005aae:	f7ff f97d 	bl	8004dac <OLED_ShowNum>
        oled_prev_time = current_time;
 8005ab2:	4a39      	ldr	r2, [pc, #228]	@ (8005b98 <main+0x3fc>)
 8005ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ab8:	6013      	str	r3, [r2, #0]
    }

    if(delay_flag) 
 8005aba:	4b38      	ldr	r3, [pc, #224]	@ (8005b9c <main+0x400>)
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d006      	beq.n	8005ad0 <main+0x334>
    {
      HAL_Delay(500);
 8005ac2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005ac6:	f004 f81d 	bl	8009b04 <HAL_Delay>
      delay_flag=false;
 8005aca:	4b34      	ldr	r3, [pc, #208]	@ (8005b9c <main+0x400>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	701a      	strb	r2, [r3, #0]
    /*------------------------------------------------------------------------------------------------------------------------------------------------*/
    // straight_us100(distances[0]);
    // Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, 60, &yaw, &target_yaw);
    // Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, 60, &yaw, &target_yaw);
    // Update_Target_Yaw(&yaw, &target_yaw);
    OLED_ShowChar(3,5,yaw >= 0 ? '+' : '-'); 
 8005ad0:	4b2a      	ldr	r3, [pc, #168]	@ (8005b7c <main+0x3e0>)
 8005ad2:	edd3 7a00 	vldr	s15, [r3]
 8005ad6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ade:	db5f      	blt.n	8005ba0 <main+0x404>
 8005ae0:	232b      	movs	r3, #43	@ 0x2b
 8005ae2:	e05e      	b.n	8005ba2 <main+0x406>
 8005ae4:	20000454 	.word	0x20000454
 8005ae8:	2000091c 	.word	0x2000091c
 8005aec:	20000456 	.word	0x20000456
 8005af0:	2000088c 	.word	0x2000088c
 8005af4:	200006b4 	.word	0x200006b4
 8005af8:	66666667 	.word	0x66666667
 8005afc:	08011810 	.word	0x08011810
 8005b00:	0801181c 	.word	0x0801181c
 8005b04:	08011824 	.word	0x08011824
 8005b08:	200008d4 	.word	0x200008d4
 8005b0c:	200004d0 	.word	0x200004d0
 8005b10:	200004bc 	.word	0x200004bc
 8005b14:	200009ac 	.word	0x200009ac
 8005b18:	200004f8 	.word	0x200004f8
 8005b1c:	20000964 	.word	0x20000964
 8005b20:	200004e4 	.word	0x200004e4
 8005b24:	2000054c 	.word	0x2000054c
 8005b28:	40021000 	.word	0x40021000
 8005b2c:	40021800 	.word	0x40021800
 8005b30:	2000066c 	.word	0x2000066c
 8005b34:	20000624 	.word	0x20000624
 8005b38:	40020c00 	.word	0x40020c00
 8005b3c:	200005dc 	.word	0x200005dc
 8005b40:	40020400 	.word	0x40020400
 8005b44:	40020800 	.word	0x40020800
 8005b48:	20000594 	.word	0x20000594
 8005b4c:	200006fc 	.word	0x200006fc
 8005b50:	20000458 	.word	0x20000458
 8005b54:	2000046c 	.word	0x2000046c
 8005b58:	20000744 	.word	0x20000744
 8005b5c:	20000480 	.word	0x20000480
 8005b60:	20000494 	.word	0x20000494
 8005b64:	40021400 	.word	0x40021400
 8005b68:	2000078c 	.word	0x2000078c
 8005b6c:	200004a8 	.word	0x200004a8
 8005b70:	2000040c 	.word	0x2000040c
 8005b74:	08011828 	.word	0x08011828
 8005b78:	08011830 	.word	0x08011830
 8005b7c:	20000518 	.word	0x20000518
 8005b80:	20000514 	.word	0x20000514
 8005b84:	20000074 	.word	0x20000074
 8005b88:	2000005c 	.word	0x2000005c
 8005b8c:	08011838 	.word	0x08011838
 8005b90:	2000044c 	.word	0x2000044c
 8005b94:	20000038 	.word	0x20000038
 8005b98:	20000410 	.word	0x20000410
 8005b9c:	2000004e 	.word	0x2000004e
 8005ba0:	232d      	movs	r3, #45	@ 0x2d
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	2105      	movs	r1, #5
 8005ba6:	2003      	movs	r0, #3
 8005ba8:	f7ff f86a 	bl	8004c80 <OLED_ShowChar>
    OLED_ShowChar(3,13,target_yaw >= 0 ? '+' : '-'); 
 8005bac:	4bb6      	ldr	r3, [pc, #728]	@ (8005e88 <main+0x6ec>)
 8005bae:	edd3 7a00 	vldr	s15, [r3]
 8005bb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bba:	db01      	blt.n	8005bc0 <main+0x424>
 8005bbc:	232b      	movs	r3, #43	@ 0x2b
 8005bbe:	e000      	b.n	8005bc2 <main+0x426>
 8005bc0:	232d      	movs	r3, #45	@ 0x2d
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	210d      	movs	r1, #13
 8005bc6:	2003      	movs	r0, #3
 8005bc8:	f7ff f85a 	bl	8004c80 <OLED_ShowChar>
    OLED_ShowNum(3,14,fabsf(target_yaw),3);
 8005bcc:	4bae      	ldr	r3, [pc, #696]	@ (8005e88 <main+0x6ec>)
 8005bce:	edd3 7a00 	vldr	s15, [r3]
 8005bd2:	eef0 7ae7 	vabs.f32	s15, s15
 8005bd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bda:	2303      	movs	r3, #3
 8005bdc:	ee17 2a90 	vmov	r2, s15
 8005be0:	210e      	movs	r1, #14
 8005be2:	2003      	movs	r0, #3
 8005be4:	f7ff f8e2 	bl	8004dac <OLED_ShowNum>
    OLED_ShowNum(3,6,fabsf(yaw),3);
 8005be8:	4ba8      	ldr	r3, [pc, #672]	@ (8005e8c <main+0x6f0>)
 8005bea:	edd3 7a00 	vldr	s15, [r3]
 8005bee:	eef0 7ae7 	vabs.f32	s15, s15
 8005bf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	ee17 2a90 	vmov	r2, s15
 8005bfc:	2106      	movs	r1, #6
 8005bfe:	2003      	movs	r0, #3
 8005c00:	f7ff f8d4 	bl	8004dac <OLED_ShowNum>
    
    OLED_ShowNum(4,1,path,2);  // 
 8005c04:	4ba2      	ldr	r3, [pc, #648]	@ (8005e90 <main+0x6f4>)
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	2302      	movs	r3, #2
 8005c0a:	2101      	movs	r1, #1
 8005c0c:	2004      	movs	r0, #4
 8005c0e:	f7ff f8cd 	bl	8004dac <OLED_ShowNum>
    // OLED_ShowNum(4,4,time,4); OLED_ShowNum(4,10,time_start,4);
    meandistances(distances);
 8005c12:	48a0      	ldr	r0, [pc, #640]	@ (8005e94 <main+0x6f8>)
 8005c14:	f7ff fc70 	bl	80054f8 <meandistances>


    if (start_flag)
 8005c18:	4b9f      	ldr	r3, [pc, #636]	@ (8005e98 <main+0x6fc>)
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d023      	beq.n	8005c68 <main+0x4cc>
    {
      start_now = HAL_GetTick();
 8005c20:	f003 ff64 	bl	8009aec <HAL_GetTick>
 8005c24:	4603      	mov	r3, r0
 8005c26:	4a9d      	ldr	r2, [pc, #628]	@ (8005e9c <main+0x700>)
 8005c28:	6013      	str	r3, [r2, #0]
      if (start_now - start_start <= 5000)
 8005c2a:	4b9c      	ldr	r3, [pc, #624]	@ (8005e9c <main+0x700>)
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	4b9c      	ldr	r3, [pc, #624]	@ (8005ea0 <main+0x704>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d812      	bhi.n	8005c62 <main+0x4c6>
      {
        Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, 60, &yaw, &target_yaw);
 8005c3c:	4b92      	ldr	r3, [pc, #584]	@ (8005e88 <main+0x6ec>)
 8005c3e:	9302      	str	r3, [sp, #8]
 8005c40:	4b92      	ldr	r3, [pc, #584]	@ (8005e8c <main+0x6f0>)
 8005c42:	9301      	str	r3, [sp, #4]
 8005c44:	233c      	movs	r3, #60	@ 0x3c
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	2303      	movs	r3, #3
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	2101      	movs	r1, #1
 8005c4e:	2000      	movs	r0, #0
 8005c50:	f001 ff08 	bl	8007a64 <Motor_Straight>
        start_now = HAL_GetTick();
 8005c54:	f003 ff4a 	bl	8009aec <HAL_GetTick>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	4a90      	ldr	r2, [pc, #576]	@ (8005e9c <main+0x700>)
 8005c5c:	6013      	str	r3, [r2, #0]
        continue;
 8005c5e:	f001 ba86 	b.w	800716e <main+0x19d2>
      }else{
        start_flag = false;
 8005c62:	4b8d      	ldr	r3, [pc, #564]	@ (8005e98 <main+0x6fc>)
 8005c64:	2200      	movs	r2, #0
 8005c66:	701a      	strb	r2, [r3, #0]
    }
    



    switch (path)
 8005c68:	4b89      	ldr	r3, [pc, #548]	@ (8005e90 <main+0x6f4>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2b0c      	cmp	r3, #12
 8005c6e:	f63f aed6 	bhi.w	8005a1e <main+0x282>
 8005c72:	a201      	add	r2, pc, #4	@ (adr r2, 8005c78 <main+0x4dc>)
 8005c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c78:	08005cad 	.word	0x08005cad
 8005c7c:	08005e29 	.word	0x08005e29
 8005c80:	08005fb3 	.word	0x08005fb3
 8005c84:	08006151 	.word	0x08006151
 8005c88:	080062eb 	.word	0x080062eb
 8005c8c:	08006489 	.word	0x08006489
 8005c90:	08006619 	.word	0x08006619
 8005c94:	080067bb 	.word	0x080067bb
 8005c98:	08006951 	.word	0x08006951
 8005c9c:	08006aed 	.word	0x08006aed
 8005ca0:	08006c83 	.word	0x08006c83
 8005ca4:	08006e1f 	.word	0x08006e1f
 8005ca8:	08006fb3 	.word	0x08006fb3
    {
    case 0: {
      // 
      const float TARGET_DISTANCE = 1000.0f;   // 
 8005cac:	4b7d      	ldr	r3, [pc, #500]	@ (8005ea4 <main+0x708>)
 8005cae:	623b      	str	r3, [r7, #32]
      const float DECEL_RANGE = 300.0f;      // 80~180mm
 8005cb0:	4b7d      	ldr	r3, [pc, #500]	@ (8005ea8 <main+0x70c>)
 8005cb2:	61fb      	str	r3, [r7, #28]
      const uint8_t MIN_SPEED = 10;          // 
 8005cb4:	230a      	movs	r3, #10
 8005cb6:	76fb      	strb	r3, [r7, #27]
      const uint8_t MAX_SPEED = 60;          // 
 8005cb8:	233c      	movs	r3, #60	@ 0x3c
 8005cba:	76bb      	strb	r3, [r7, #26]
  
      float current_distance = distances[1]; 
 8005cbc:	4b75      	ldr	r3, [pc, #468]	@ (8005e94 <main+0x6f8>)
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	617b      	str	r3, [r7, #20]
  
      // 
      uint8_t motor_speed = MAX_SPEED;  // 
 8005cc2:	7ebb      	ldrb	r3, [r7, #26]
 8005cc4:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
  
      if (current_distance <= TARGET_DISTANCE && mean[1] <=TARGET_DISTANCE) {
 8005cc8:	ed97 7a05 	vldr	s14, [r7, #20]
 8005ccc:	edd7 7a08 	vldr	s15, [r7, #32]
 8005cd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cd8:	d828      	bhi.n	8005d2c <main+0x590>
 8005cda:	4b74      	ldr	r3, [pc, #464]	@ (8005eac <main+0x710>)
 8005cdc:	edd3 7a01 	vldr	s15, [r3, #4]
 8005ce0:	ed97 7a08 	vldr	s14, [r7, #32]
 8005ce4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cec:	db1e      	blt.n	8005d2c <main+0x590>
          // 380mm
          motor_speed = MIN_SPEED;
 8005cee:	7efb      	ldrb	r3, [r7, #27]
 8005cf0:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
  
          // 
          if( mean[1] <=100 && current_distance<=100) {
 8005cf4:	4b6d      	ldr	r3, [pc, #436]	@ (8005eac <main+0x710>)
 8005cf6:	edd3 7a01 	vldr	s15, [r3, #4]
 8005cfa:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8005eb0 <main+0x714>
 8005cfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d06:	d869      	bhi.n	8005ddc <main+0x640>
 8005d08:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d0c:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8005eb0 <main+0x714>
 8005d10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d18:	d900      	bls.n	8005d1c <main+0x580>
 8005d1a:	e05f      	b.n	8005ddc <main+0x640>
            path += 1;
 8005d1c:	4b5c      	ldr	r3, [pc, #368]	@ (8005e90 <main+0x6f4>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	3301      	adds	r3, #1
 8005d22:	4a5b      	ldr	r2, [pc, #364]	@ (8005e90 <main+0x6f4>)
 8005d24:	6013      	str	r3, [r2, #0]
            PID_ResetAll(); // PID
 8005d26:	f7ff fd21 	bl	800576c <PID_ResetAll>
          if( mean[1] <=100 && current_distance<=100) {
 8005d2a:	e057      	b.n	8005ddc <main+0x640>
        }
      } 
      else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE) && mean[1] <= (TARGET_DISTANCE + DECEL_RANGE)) {
 8005d2c:	ed97 7a08 	vldr	s14, [r7, #32]
 8005d30:	edd7 7a07 	vldr	s15, [r7, #28]
 8005d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d38:	ed97 7a05 	vldr	s14, [r7, #20]
 8005d3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d44:	d847      	bhi.n	8005dd6 <main+0x63a>
 8005d46:	4b59      	ldr	r3, [pc, #356]	@ (8005eac <main+0x710>)
 8005d48:	ed93 7a01 	vldr	s14, [r3, #4]
 8005d4c:	edd7 6a08 	vldr	s13, [r7, #32]
 8005d50:	edd7 7a07 	vldr	s15, [r7, #28]
 8005d54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d60:	d839      	bhi.n	8005dd6 <main+0x63a>
          // 270~170mm
          // 170mm->60, 70mm->10
          float distance_from_target = current_distance - TARGET_DISTANCE;
 8005d62:	ed97 7a05 	vldr	s14, [r7, #20]
 8005d66:	edd7 7a08 	vldr	s15, [r7, #32]
 8005d6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d6e:	edc7 7a04 	vstr	s15, [r7, #16]
          float ratio = 1.0f - (distance_from_target / DECEL_RANGE);
 8005d72:	edd7 6a04 	vldr	s13, [r7, #16]
 8005d76:	ed97 7a07 	vldr	s14, [r7, #28]
 8005d7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d86:	edc7 7a03 	vstr	s15, [r7, #12]
          motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 8005d8a:	7eba      	ldrb	r2, [r7, #26]
 8005d8c:	7efb      	ldrb	r3, [r7, #27]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	ee07 3a90 	vmov	s15, r3
 8005d94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d98:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005da0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005da4:	edc7 7a01 	vstr	s15, [r7, #4]
 8005da8:	793b      	ldrb	r3, [r7, #4]
 8005daa:	b2da      	uxtb	r2, r3
 8005dac:	7efb      	ldrb	r3, [r7, #27]
 8005dae:	4413      	add	r3, r2
 8005db0:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
          motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8005db4:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8005db8:	7efb      	ldrb	r3, [r7, #27]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d307      	bcc.n	8005dce <main+0x632>
 8005dbe:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8005dc2:	7ebb      	ldrb	r3, [r7, #26]
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	bf28      	it	cs
 8005dc8:	4613      	movcs	r3, r2
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	e000      	b.n	8005dd0 <main+0x634>
 8005dce:	7efb      	ldrb	r3, [r7, #27]
 8005dd0:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
      else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE) && mean[1] <= (TARGET_DISTANCE + DECEL_RANGE)) {
 8005dd4:	e002      	b.n	8005ddc <main+0x640>
      }
      else {
          // 1>170mm
          motor_speed = MAX_SPEED;
 8005dd6:	7ebb      	ldrb	r3, [r7, #26]
 8005dd8:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
      }
  
      // 
      static uint8_t last_speed = 0;
      motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8005ddc:	4b35      	ldr	r3, [pc, #212]	@ (8005eb4 <main+0x718>)
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8005de4:	4611      	mov	r1, r2
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7ff fc72 	bl	80056d0 <smooth_speed_transition>
 8005dec:	4603      	mov	r3, r0
 8005dee:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
      last_speed = motor_speed;
 8005df2:	4a30      	ldr	r2, [pc, #192]	@ (8005eb4 <main+0x718>)
 8005df4:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 8005df8:	7013      	strb	r3, [r2, #0]
  
      Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 8005dfa:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 8005dfe:	b21b      	sxth	r3, r3
 8005e00:	4a21      	ldr	r2, [pc, #132]	@ (8005e88 <main+0x6ec>)
 8005e02:	9202      	str	r2, [sp, #8]
 8005e04:	4a21      	ldr	r2, [pc, #132]	@ (8005e8c <main+0x6f0>)
 8005e06:	9201      	str	r2, [sp, #4]
 8005e08:	9300      	str	r3, [sp, #0]
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	2202      	movs	r2, #2
 8005e0e:	2101      	movs	r1, #1
 8005e10:	2000      	movs	r0, #0
 8005e12:	f001 fe27 	bl	8007a64 <Motor_Straight>
  
      OLED_ShowNum(4, 4, motor_speed, 2);
 8005e16:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	2104      	movs	r1, #4
 8005e1e:	2004      	movs	r0, #4
 8005e20:	f7fe ffc4 	bl	8004dac <OLED_ShowNum>
      break;
 8005e24:	f001 b9a3 	b.w	800716e <main+0x19d2>
  }
    
      case 1: {
        // 
        const float TARGET_DISTANCE = 80.0f;   // 
 8005e28:	4b23      	ldr	r3, [pc, #140]	@ (8005eb8 <main+0x71c>)
 8005e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
        const float DECEL_RANGE = 100.0f;      // 80~170mm
 8005e2c:	4b23      	ldr	r3, [pc, #140]	@ (8005ebc <main+0x720>)
 8005e2e:	637b      	str	r3, [r7, #52]	@ 0x34
        const uint8_t MIN_SPEED = 4;          // 
 8005e30:	2304      	movs	r3, #4
 8005e32:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        const uint8_t MAX_SPEED = 60;          // 
 8005e36:	233c      	movs	r3, #60	@ 0x3c
 8005e38:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    
        // 4
        float current_distance = distances[3]; 
 8005e3c:	4b15      	ldr	r3, [pc, #84]	@ (8005e94 <main+0x6f8>)
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
        // 
        uint8_t motor_speed = MAX_SPEED;  // 
 8005e42:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8005e46:	f887 30fa 	strb.w	r3, [r7, #250]	@ 0xfa
    
        if (current_distance <= TARGET_DISTANCE) {
 8005e4a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8005e4e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8005e52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e5a:	d833      	bhi.n	8005ec4 <main+0x728>
            // 380mm
            motor_speed = MIN_SPEED;
 8005e5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005e60:	f887 30fa 	strb.w	r3, [r7, #250]	@ 0xfa
    
            // 
            if(current_distance<=45) {
 8005e64:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005e68:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8005ec0 <main+0x724>
 8005e6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e74:	d877      	bhi.n	8005f66 <main+0x7ca>
                path += 1;
 8005e76:	4b06      	ldr	r3, [pc, #24]	@ (8005e90 <main+0x6f4>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	4a04      	ldr	r2, [pc, #16]	@ (8005e90 <main+0x6f4>)
 8005e7e:	6013      	str	r3, [r2, #0]
                PID_ResetAll(); // PID
 8005e80:	f7ff fc74 	bl	800576c <PID_ResetAll>
 8005e84:	e06f      	b.n	8005f66 <main+0x7ca>
 8005e86:	bf00      	nop
 8005e88:	20000514 	.word	0x20000514
 8005e8c:	20000518 	.word	0x20000518
 8005e90:	20000414 	.word	0x20000414
 8005e94:	20000038 	.word	0x20000038
 8005e98:	2000004c 	.word	0x2000004c
 8005e9c:	20000450 	.word	0x20000450
 8005ea0:	2000044c 	.word	0x2000044c
 8005ea4:	447a0000 	.word	0x447a0000
 8005ea8:	43960000 	.word	0x43960000
 8005eac:	20000434 	.word	0x20000434
 8005eb0:	42c80000 	.word	0x42c80000
 8005eb4:	2000050c 	.word	0x2000050c
 8005eb8:	42a00000 	.word	0x42a00000
 8005ebc:	42c80000 	.word	0x42c80000
 8005ec0:	42340000 	.word	0x42340000
            }
        } 
        else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 8005ec4:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8005ec8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8005ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ed0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8005ed4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005edc:	d83f      	bhi.n	8005f5e <main+0x7c2>
            // 280~180mm
            // 180mm->60, 80mm->10
            float distance_from_target = current_distance - TARGET_DISTANCE;
 8005ede:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8005ee2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8005ee6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005eea:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float ratio = 1.0f - (distance_from_target / DECEL_RANGE);
 8005eee:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8005ef2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8005ef6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005efa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005efe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f02:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 8005f06:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8005f0a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	ee07 3a90 	vmov	s15, r3
 8005f14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005f18:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005f1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f24:	edc7 7a01 	vstr	s15, [r7, #4]
 8005f28:	793b      	ldrb	r3, [r7, #4]
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005f30:	4413      	add	r3, r2
 8005f32:	f887 30fa 	strb.w	r3, [r7, #250]	@ 0xfa
            motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8005f36:	f897 20fa 	ldrb.w	r2, [r7, #250]	@ 0xfa
 8005f3a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d308      	bcc.n	8005f54 <main+0x7b8>
 8005f42:	f897 20fa 	ldrb.w	r2, [r7, #250]	@ 0xfa
 8005f46:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	bf28      	it	cs
 8005f4e:	4613      	movcs	r3, r2
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	e001      	b.n	8005f58 <main+0x7bc>
 8005f54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005f58:	f887 30fa 	strb.w	r3, [r7, #250]	@ 0xfa
 8005f5c:	e003      	b.n	8005f66 <main+0x7ca>
        }
        else {
            // 1>170mm
            motor_speed = MAX_SPEED;
 8005f5e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8005f62:	f887 30fa 	strb.w	r3, [r7, #250]	@ 0xfa
        }
    
        // 
        static uint8_t last_speed = 0;
        motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8005f66:	4bb8      	ldr	r3, [pc, #736]	@ (8006248 <main+0xaac>)
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	f897 20fa 	ldrb.w	r2, [r7, #250]	@ 0xfa
 8005f6e:	4611      	mov	r1, r2
 8005f70:	4618      	mov	r0, r3
 8005f72:	f7ff fbad 	bl	80056d0 <smooth_speed_transition>
 8005f76:	4603      	mov	r3, r0
 8005f78:	f887 30fa 	strb.w	r3, [r7, #250]	@ 0xfa
        last_speed = motor_speed;
 8005f7c:	4ab2      	ldr	r2, [pc, #712]	@ (8006248 <main+0xaac>)
 8005f7e:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 8005f82:	7013      	strb	r3, [r2, #0]
    
        Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 8005f84:	f897 30fa 	ldrb.w	r3, [r7, #250]	@ 0xfa
 8005f88:	b21b      	sxth	r3, r3
 8005f8a:	4ab0      	ldr	r2, [pc, #704]	@ (800624c <main+0xab0>)
 8005f8c:	9202      	str	r2, [sp, #8]
 8005f8e:	4ab0      	ldr	r2, [pc, #704]	@ (8006250 <main+0xab4>)
 8005f90:	9201      	str	r2, [sp, #4]
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	2303      	movs	r3, #3
 8005f96:	2202      	movs	r2, #2
 8005f98:	2101      	movs	r1, #1
 8005f9a:	2000      	movs	r0, #0
 8005f9c:	f001 fb3e 	bl	800761c <Motor_Rightward>
    
        OLED_ShowNum(4, 4, motor_speed, 2);
 8005fa0:	f897 20fa 	ldrb.w	r2, [r7, #250]	@ 0xfa
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	2104      	movs	r1, #4
 8005fa8:	2004      	movs	r0, #4
 8005faa:	f7fe feff 	bl	8004dac <OLED_ShowNum>
        break;
 8005fae:	f001 b8de 	b.w	800716e <main+0x19d2>
    }
    
    case 2:
      if (path_change!=2)
 8005fb2:	4ba8      	ldr	r3, [pc, #672]	@ (8006254 <main+0xab8>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	f000 80b1 	beq.w	800611e <main+0x982>
      {
        if ((distances[0]>=70&& mean[0]>=70 && path_change==0)||(distances[0]<=70&& mean[0]<=70&& path_change==1))
 8005fbc:	4ba6      	ldr	r3, [pc, #664]	@ (8006258 <main+0xabc>)
 8005fbe:	edd3 7a00 	vldr	s15, [r3]
 8005fc2:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 800625c <main+0xac0>
 8005fc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fce:	db0d      	blt.n	8005fec <main+0x850>
 8005fd0:	4ba3      	ldr	r3, [pc, #652]	@ (8006260 <main+0xac4>)
 8005fd2:	edd3 7a00 	vldr	s15, [r3]
 8005fd6:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 800625c <main+0xac0>
 8005fda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fe2:	db03      	blt.n	8005fec <main+0x850>
 8005fe4:	4b9b      	ldr	r3, [pc, #620]	@ (8006254 <main+0xab8>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d017      	beq.n	800601c <main+0x880>
 8005fec:	4b9a      	ldr	r3, [pc, #616]	@ (8006258 <main+0xabc>)
 8005fee:	edd3 7a00 	vldr	s15, [r3]
 8005ff2:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800625c <main+0xac0>
 8005ff6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ffe:	d81b      	bhi.n	8006038 <main+0x89c>
 8006000:	4b97      	ldr	r3, [pc, #604]	@ (8006260 <main+0xac4>)
 8006002:	edd3 7a00 	vldr	s15, [r3]
 8006006:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 800625c <main+0xac0>
 800600a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800600e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006012:	d811      	bhi.n	8006038 <main+0x89c>
 8006014:	4b8f      	ldr	r3, [pc, #572]	@ (8006254 <main+0xab8>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d10d      	bne.n	8006038 <main+0x89c>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -33, &yaw, &target_yaw);
 800601c:	4b8b      	ldr	r3, [pc, #556]	@ (800624c <main+0xab0>)
 800601e:	9302      	str	r3, [sp, #8]
 8006020:	4b8b      	ldr	r3, [pc, #556]	@ (8006250 <main+0xab4>)
 8006022:	9301      	str	r3, [sp, #4]
 8006024:	f06f 0320 	mvn.w	r3, #32
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	2303      	movs	r3, #3
 800602c:	2202      	movs	r2, #2
 800602e:	2101      	movs	r1, #1
 8006030:	2000      	movs	r0, #0
 8006032:	f001 fd17 	bl	8007a64 <Motor_Straight>
 8006036:	e089      	b.n	800614c <main+0x9b0>
        }else if (distances[0]<=100&& mean[0]<=100 && path_change==0)
 8006038:	4b87      	ldr	r3, [pc, #540]	@ (8006258 <main+0xabc>)
 800603a:	edd3 7a00 	vldr	s15, [r3]
 800603e:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8006264 <main+0xac8>
 8006042:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800604a:	d82b      	bhi.n	80060a4 <main+0x908>
 800604c:	4b84      	ldr	r3, [pc, #528]	@ (8006260 <main+0xac4>)
 800604e:	edd3 7a00 	vldr	s15, [r3]
 8006052:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8006264 <main+0xac8>
 8006056:	eef4 7ac7 	vcmpe.f32	s15, s14
 800605a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800605e:	d821      	bhi.n	80060a4 <main+0x908>
 8006060:	4b7c      	ldr	r3, [pc, #496]	@ (8006254 <main+0xab8>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d11d      	bne.n	80060a4 <main+0x908>
        {
          if(flag){
 8006068:	4b7f      	ldr	r3, [pc, #508]	@ (8006268 <main+0xacc>)
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d007      	beq.n	8006080 <main+0x8e4>
            time_start = HAL_GetTick();
 8006070:	f003 fd3c 	bl	8009aec <HAL_GetTick>
 8006074:	4603      	mov	r3, r0
 8006076:	4a7d      	ldr	r2, [pc, #500]	@ (800626c <main+0xad0>)
 8006078:	6013      	str	r3, [r2, #0]
            flag = false;
 800607a:	4b7b      	ldr	r3, [pc, #492]	@ (8006268 <main+0xacc>)
 800607c:	2200      	movs	r2, #0
 800607e:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 8006080:	f003 fd34 	bl	8009aec <HAL_GetTick>
 8006084:	6438      	str	r0, [r7, #64]	@ 0x40
          if(time - time_start >=110){
 8006086:	4b79      	ldr	r3, [pc, #484]	@ (800626c <main+0xad0>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	2b6d      	cmp	r3, #109	@ 0x6d
 8006090:	d95b      	bls.n	800614a <main+0x9ae>
            path_change+=1;
 8006092:	4b70      	ldr	r3, [pc, #448]	@ (8006254 <main+0xab8>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	3301      	adds	r3, #1
 8006098:	4a6e      	ldr	r2, [pc, #440]	@ (8006254 <main+0xab8>)
 800609a:	6013      	str	r3, [r2, #0]
            flag = true;
 800609c:	4b72      	ldr	r3, [pc, #456]	@ (8006268 <main+0xacc>)
 800609e:	2201      	movs	r2, #1
 80060a0:	701a      	strb	r2, [r3, #0]
        {
 80060a2:	e052      	b.n	800614a <main+0x9ae>
          }
        }else if (distances[0]>=70&& mean[0]>=70&& path_change==1)
 80060a4:	4b6c      	ldr	r3, [pc, #432]	@ (8006258 <main+0xabc>)
 80060a6:	edd3 7a00 	vldr	s15, [r3]
 80060aa:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 800625c <main+0xac0>
 80060ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060b6:	da01      	bge.n	80060bc <main+0x920>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 80060b8:	f001 b847 	b.w	800714a <main+0x19ae>
        }else if (distances[0]>=70&& mean[0]>=70&& path_change==1)
 80060bc:	4b68      	ldr	r3, [pc, #416]	@ (8006260 <main+0xac4>)
 80060be:	edd3 7a00 	vldr	s15, [r3]
 80060c2:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800625c <main+0xac0>
 80060c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060ce:	da01      	bge.n	80060d4 <main+0x938>
      break;
 80060d0:	f001 b83b 	b.w	800714a <main+0x19ae>
        }else if (distances[0]>=70&& mean[0]>=70&& path_change==1)
 80060d4:	4b5f      	ldr	r3, [pc, #380]	@ (8006254 <main+0xab8>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	f041 8036 	bne.w	800714a <main+0x19ae>
          if(flag){
 80060de:	4b62      	ldr	r3, [pc, #392]	@ (8006268 <main+0xacc>)
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d007      	beq.n	80060f6 <main+0x95a>
            time_start = HAL_GetTick();
 80060e6:	f003 fd01 	bl	8009aec <HAL_GetTick>
 80060ea:	4603      	mov	r3, r0
 80060ec:	4a5f      	ldr	r2, [pc, #380]	@ (800626c <main+0xad0>)
 80060ee:	6013      	str	r3, [r2, #0]
            flag = false;
 80060f0:	4b5d      	ldr	r3, [pc, #372]	@ (8006268 <main+0xacc>)
 80060f2:	2200      	movs	r2, #0
 80060f4:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 80060f6:	f003 fcf9 	bl	8009aec <HAL_GetTick>
 80060fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
          if(time - time_start >=110){
 80060fc:	4b5b      	ldr	r3, [pc, #364]	@ (800626c <main+0xad0>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	2b6d      	cmp	r3, #109	@ 0x6d
 8006106:	f241 8020 	bls.w	800714a <main+0x19ae>
            path_change+=1;
 800610a:	4b52      	ldr	r3, [pc, #328]	@ (8006254 <main+0xab8>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	3301      	adds	r3, #1
 8006110:	4a50      	ldr	r2, [pc, #320]	@ (8006254 <main+0xab8>)
 8006112:	6013      	str	r3, [r2, #0]
            flag = true;
 8006114:	4b54      	ldr	r3, [pc, #336]	@ (8006268 <main+0xacc>)
 8006116:	2201      	movs	r2, #1
 8006118:	701a      	strb	r2, [r3, #0]
      break;
 800611a:	f001 b816 	b.w	800714a <main+0x19ae>
        path_change = 0;
 800611e:	4b4d      	ldr	r3, [pc, #308]	@ (8006254 <main+0xab8>)
 8006120:	2200      	movs	r2, #0
 8006122:	601a      	str	r2, [r3, #0]
        path +=1;
 8006124:	4b52      	ldr	r3, [pc, #328]	@ (8006270 <main+0xad4>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	3301      	adds	r3, #1
 800612a:	4a51      	ldr	r2, [pc, #324]	@ (8006270 <main+0xad4>)
 800612c:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 800612e:	4851      	ldr	r0, [pc, #324]	@ (8006274 <main+0xad8>)
 8006130:	f001 ff38 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_rear);
 8006134:	4850      	ldr	r0, [pc, #320]	@ (8006278 <main+0xadc>)
 8006136:	f001 ff35 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_front);
 800613a:	4850      	ldr	r0, [pc, #320]	@ (800627c <main+0xae0>)
 800613c:	f001 ff32 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_position);
 8006140:	484f      	ldr	r0, [pc, #316]	@ (8006280 <main+0xae4>)
 8006142:	f001 ff2f 	bl	8007fa4 <PID_Reset>
      break;
 8006146:	f001 b800 	b.w	800714a <main+0x19ae>
        {
 800614a:	bf00      	nop
      break;
 800614c:	f000 bffd 	b.w	800714a <main+0x19ae>

    case 3:{
      // 
      const float TARGET_DISTANCE = 80.0f;   // 
 8006150:	4b4c      	ldr	r3, [pc, #304]	@ (8006284 <main+0xae8>)
 8006152:	65bb      	str	r3, [r7, #88]	@ 0x58
      const float DECEL_RANGE = 100.0f;      // 70~170mm
 8006154:	4b4c      	ldr	r3, [pc, #304]	@ (8006288 <main+0xaec>)
 8006156:	657b      	str	r3, [r7, #84]	@ 0x54
      const uint8_t MIN_SPEED = -4;          // 
 8006158:	23fc      	movs	r3, #252	@ 0xfc
 800615a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
      const uint8_t MAX_SPEED = -60;          // 
 800615e:	23c4      	movs	r3, #196	@ 0xc4
 8006160:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  
      // 4
      float current_distance = distances[0]; 
 8006164:	4b3c      	ldr	r3, [pc, #240]	@ (8006258 <main+0xabc>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
      // 
      uint8_t motor_speed = MAX_SPEED;  // 
 800616a:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800616e:	f887 30f9 	strb.w	r3, [r7, #249]	@ 0xf9
  
      if (current_distance <= TARGET_DISTANCE) {
 8006172:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8006176:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800617a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800617e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006182:	d814      	bhi.n	80061ae <main+0xa12>
          // 370mm
          motor_speed = MIN_SPEED;
 8006184:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006188:	f887 30f9 	strb.w	r3, [r7, #249]	@ 0xf9
  
          // 
          if(current_distance<=50) {
 800618c:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8006190:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 800628c <main+0xaf0>
 8006194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800619c:	d87c      	bhi.n	8006298 <main+0xafc>
            path += 1;
 800619e:	4b34      	ldr	r3, [pc, #208]	@ (8006270 <main+0xad4>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	3301      	adds	r3, #1
 80061a4:	4a32      	ldr	r2, [pc, #200]	@ (8006270 <main+0xad4>)
 80061a6:	6013      	str	r3, [r2, #0]
            PID_ResetAll(); // PID
 80061a8:	f7ff fae0 	bl	800576c <PID_ResetAll>
 80061ac:	e074      	b.n	8006298 <main+0xafc>
          }
      } 
      else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 80061ae:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80061b2:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80061b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061ba:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80061be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80061c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061c6:	d863      	bhi.n	8006290 <main+0xaf4>
          // 270~170mm
          // 170mm->60, 70mm->10
          float distance_from_target = current_distance - TARGET_DISTANCE;
 80061c8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80061cc:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80061d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061d4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
          float ratio = 1.0f - (distance_from_target / DECEL_RANGE);
 80061d8:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80061dc:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80061e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80061e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061ec:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
          motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 80061f0:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80061f4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	ee07 3a90 	vmov	s15, r3
 80061fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006202:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8006206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800620a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800620e:	edc7 7a01 	vstr	s15, [r7, #4]
 8006212:	793b      	ldrb	r3, [r7, #4]
 8006214:	b2da      	uxtb	r2, r3
 8006216:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800621a:	4413      	add	r3, r2
 800621c:	f887 30f9 	strb.w	r3, [r7, #249]	@ 0xf9
          motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8006220:	f897 20f9 	ldrb.w	r2, [r7, #249]	@ 0xf9
 8006224:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006228:	429a      	cmp	r2, r3
 800622a:	d308      	bcc.n	800623e <main+0xaa2>
 800622c:	f897 20f9 	ldrb.w	r2, [r7, #249]	@ 0xf9
 8006230:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8006234:	4293      	cmp	r3, r2
 8006236:	bf28      	it	cs
 8006238:	4613      	movcs	r3, r2
 800623a:	b2db      	uxtb	r3, r3
 800623c:	e001      	b.n	8006242 <main+0xaa6>
 800623e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006242:	f887 30f9 	strb.w	r3, [r7, #249]	@ 0xf9
 8006246:	e027      	b.n	8006298 <main+0xafc>
 8006248:	2000050d 	.word	0x2000050d
 800624c:	20000514 	.word	0x20000514
 8006250:	20000518 	.word	0x20000518
 8006254:	20000418 	.word	0x20000418
 8006258:	20000038 	.word	0x20000038
 800625c:	428c0000 	.word	0x428c0000
 8006260:	20000434 	.word	0x20000434
 8006264:	42c80000 	.word	0x42c80000
 8006268:	2000004d 	.word	0x2000004d
 800626c:	20000420 	.word	0x20000420
 8006270:	20000414 	.word	0x20000414
 8006274:	20000074 	.word	0x20000074
 8006278:	200000a4 	.word	0x200000a4
 800627c:	2000008c 	.word	0x2000008c
 8006280:	200000bc 	.word	0x200000bc
 8006284:	42a00000 	.word	0x42a00000
 8006288:	42c80000 	.word	0x42c80000
 800628c:	42480000 	.word	0x42480000
      }
      else {
          // 1>170mm
          motor_speed = MAX_SPEED;
 8006290:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8006294:	f887 30f9 	strb.w	r3, [r7, #249]	@ 0xf9
      }
  
      // 
      static uint8_t last_speed = 0;
      motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8006298:	4bb9      	ldr	r3, [pc, #740]	@ (8006580 <main+0xde4>)
 800629a:	781b      	ldrb	r3, [r3, #0]
 800629c:	f897 20f9 	ldrb.w	r2, [r7, #249]	@ 0xf9
 80062a0:	4611      	mov	r1, r2
 80062a2:	4618      	mov	r0, r3
 80062a4:	f7ff fa14 	bl	80056d0 <smooth_speed_transition>
 80062a8:	4603      	mov	r3, r0
 80062aa:	f887 30f9 	strb.w	r3, [r7, #249]	@ 0xf9
      last_speed = motor_speed;
 80062ae:	4ab4      	ldr	r2, [pc, #720]	@ (8006580 <main+0xde4>)
 80062b0:	f897 30f9 	ldrb.w	r3, [r7, #249]	@ 0xf9
 80062b4:	7013      	strb	r3, [r2, #0]
  
      Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -motor_speed, &yaw, &target_yaw);
 80062b6:	f897 30f9 	ldrb.w	r3, [r7, #249]	@ 0xf9
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	425b      	negs	r3, r3
 80062be:	b29b      	uxth	r3, r3
 80062c0:	b21b      	sxth	r3, r3
 80062c2:	4ab0      	ldr	r2, [pc, #704]	@ (8006584 <main+0xde8>)
 80062c4:	9202      	str	r2, [sp, #8]
 80062c6:	4ab0      	ldr	r2, [pc, #704]	@ (8006588 <main+0xdec>)
 80062c8:	9201      	str	r2, [sp, #4]
 80062ca:	9300      	str	r3, [sp, #0]
 80062cc:	2303      	movs	r3, #3
 80062ce:	2202      	movs	r2, #2
 80062d0:	2101      	movs	r1, #1
 80062d2:	2000      	movs	r0, #0
 80062d4:	f001 f9a2 	bl	800761c <Motor_Rightward>
  
      OLED_ShowNum(4, 4, motor_speed, 2);
 80062d8:	f897 20f9 	ldrb.w	r2, [r7, #249]	@ 0xf9
 80062dc:	2302      	movs	r3, #2
 80062de:	2104      	movs	r1, #4
 80062e0:	2004      	movs	r0, #4
 80062e2:	f7fe fd63 	bl	8004dac <OLED_ShowNum>
      break;
 80062e6:	f000 bf42 	b.w	800716e <main+0x19d2>
  }

    case 4:

      if (path_change!=2)
 80062ea:	4ba8      	ldr	r3, [pc, #672]	@ (800658c <main+0xdf0>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	f000 80b1 	beq.w	8006456 <main+0xcba>
      {
        if ((distances[3]>=70 && mean[3]>=70  && path_change==0)||(distances[3]<=70 && mean[3]<=70 && path_change==1))
 80062f4:	4ba6      	ldr	r3, [pc, #664]	@ (8006590 <main+0xdf4>)
 80062f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80062fa:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8006594 <main+0xdf8>
 80062fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006306:	db0d      	blt.n	8006324 <main+0xb88>
 8006308:	4ba3      	ldr	r3, [pc, #652]	@ (8006598 <main+0xdfc>)
 800630a:	edd3 7a03 	vldr	s15, [r3, #12]
 800630e:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8006594 <main+0xdf8>
 8006312:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800631a:	db03      	blt.n	8006324 <main+0xb88>
 800631c:	4b9b      	ldr	r3, [pc, #620]	@ (800658c <main+0xdf0>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d017      	beq.n	8006354 <main+0xbb8>
 8006324:	4b9a      	ldr	r3, [pc, #616]	@ (8006590 <main+0xdf4>)
 8006326:	edd3 7a03 	vldr	s15, [r3, #12]
 800632a:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8006594 <main+0xdf8>
 800632e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006336:	d81b      	bhi.n	8006370 <main+0xbd4>
 8006338:	4b97      	ldr	r3, [pc, #604]	@ (8006598 <main+0xdfc>)
 800633a:	edd3 7a03 	vldr	s15, [r3, #12]
 800633e:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8006594 <main+0xdf8>
 8006342:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800634a:	d811      	bhi.n	8006370 <main+0xbd4>
 800634c:	4b8f      	ldr	r3, [pc, #572]	@ (800658c <main+0xdf0>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d10d      	bne.n	8006370 <main+0xbd4>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8006354:	4b8b      	ldr	r3, [pc, #556]	@ (8006584 <main+0xde8>)
 8006356:	9302      	str	r3, [sp, #8]
 8006358:	4b8b      	ldr	r3, [pc, #556]	@ (8006588 <main+0xdec>)
 800635a:	9301      	str	r3, [sp, #4]
 800635c:	f06f 031d 	mvn.w	r3, #29
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	2303      	movs	r3, #3
 8006364:	2202      	movs	r2, #2
 8006366:	2101      	movs	r1, #1
 8006368:	2000      	movs	r0, #0
 800636a:	f001 fb7b 	bl	8007a64 <Motor_Straight>
 800636e:	e089      	b.n	8006484 <main+0xce8>
        }else if (distances[3]<=70&& mean[3]<=70&& path_change==0)
 8006370:	4b87      	ldr	r3, [pc, #540]	@ (8006590 <main+0xdf4>)
 8006372:	edd3 7a03 	vldr	s15, [r3, #12]
 8006376:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8006594 <main+0xdf8>
 800637a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800637e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006382:	d82b      	bhi.n	80063dc <main+0xc40>
 8006384:	4b84      	ldr	r3, [pc, #528]	@ (8006598 <main+0xdfc>)
 8006386:	edd3 7a03 	vldr	s15, [r3, #12]
 800638a:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8006594 <main+0xdf8>
 800638e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006396:	d821      	bhi.n	80063dc <main+0xc40>
 8006398:	4b7c      	ldr	r3, [pc, #496]	@ (800658c <main+0xdf0>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d11d      	bne.n	80063dc <main+0xc40>
        {
          if(flag){
 80063a0:	4b7e      	ldr	r3, [pc, #504]	@ (800659c <main+0xe00>)
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d007      	beq.n	80063b8 <main+0xc1c>
            time_start = HAL_GetTick();
 80063a8:	f003 fba0 	bl	8009aec <HAL_GetTick>
 80063ac:	4603      	mov	r3, r0
 80063ae:	4a7c      	ldr	r2, [pc, #496]	@ (80065a0 <main+0xe04>)
 80063b0:	6013      	str	r3, [r2, #0]
            flag = false;
 80063b2:	4b7a      	ldr	r3, [pc, #488]	@ (800659c <main+0xe00>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 80063b8:	f003 fb98 	bl	8009aec <HAL_GetTick>
 80063bc:	6638      	str	r0, [r7, #96]	@ 0x60
          if(time - time_start >=100){
 80063be:	4b78      	ldr	r3, [pc, #480]	@ (80065a0 <main+0xe04>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	2b63      	cmp	r3, #99	@ 0x63
 80063c8:	d95b      	bls.n	8006482 <main+0xce6>
            path_change+=1;
 80063ca:	4b70      	ldr	r3, [pc, #448]	@ (800658c <main+0xdf0>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	3301      	adds	r3, #1
 80063d0:	4a6e      	ldr	r2, [pc, #440]	@ (800658c <main+0xdf0>)
 80063d2:	6013      	str	r3, [r2, #0]
            flag = true;
 80063d4:	4b71      	ldr	r3, [pc, #452]	@ (800659c <main+0xe00>)
 80063d6:	2201      	movs	r2, #1
 80063d8:	701a      	strb	r2, [r3, #0]
        {
 80063da:	e052      	b.n	8006482 <main+0xce6>
          }
        }else if (distances[3]>=70&& mean[3]>=70&& path_change==1)
 80063dc:	4b6c      	ldr	r3, [pc, #432]	@ (8006590 <main+0xdf4>)
 80063de:	edd3 7a03 	vldr	s15, [r3, #12]
 80063e2:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8006594 <main+0xdf8>
 80063e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ee:	da01      	bge.n	80063f4 <main+0xc58>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 80063f0:	f000 beae 	b.w	8007150 <main+0x19b4>
        }else if (distances[3]>=70&& mean[3]>=70&& path_change==1)
 80063f4:	4b68      	ldr	r3, [pc, #416]	@ (8006598 <main+0xdfc>)
 80063f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80063fa:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8006594 <main+0xdf8>
 80063fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006406:	da01      	bge.n	800640c <main+0xc70>
      break;
 8006408:	f000 bea2 	b.w	8007150 <main+0x19b4>
        }else if (distances[3]>=70&& mean[3]>=70&& path_change==1)
 800640c:	4b5f      	ldr	r3, [pc, #380]	@ (800658c <main+0xdf0>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2b01      	cmp	r3, #1
 8006412:	f040 869d 	bne.w	8007150 <main+0x19b4>
          if(flag){
 8006416:	4b61      	ldr	r3, [pc, #388]	@ (800659c <main+0xe00>)
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d007      	beq.n	800642e <main+0xc92>
            time_start = HAL_GetTick();
 800641e:	f003 fb65 	bl	8009aec <HAL_GetTick>
 8006422:	4603      	mov	r3, r0
 8006424:	4a5e      	ldr	r2, [pc, #376]	@ (80065a0 <main+0xe04>)
 8006426:	6013      	str	r3, [r2, #0]
            flag = false;
 8006428:	4b5c      	ldr	r3, [pc, #368]	@ (800659c <main+0xe00>)
 800642a:	2200      	movs	r2, #0
 800642c:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 800642e:	f003 fb5d 	bl	8009aec <HAL_GetTick>
 8006432:	65f8      	str	r0, [r7, #92]	@ 0x5c
          if(time - time_start >=100){
 8006434:	4b5a      	ldr	r3, [pc, #360]	@ (80065a0 <main+0xe04>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	2b63      	cmp	r3, #99	@ 0x63
 800643e:	f240 8687 	bls.w	8007150 <main+0x19b4>
            path_change+=1;
 8006442:	4b52      	ldr	r3, [pc, #328]	@ (800658c <main+0xdf0>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3301      	adds	r3, #1
 8006448:	4a50      	ldr	r2, [pc, #320]	@ (800658c <main+0xdf0>)
 800644a:	6013      	str	r3, [r2, #0]
            flag = true;
 800644c:	4b53      	ldr	r3, [pc, #332]	@ (800659c <main+0xe00>)
 800644e:	2201      	movs	r2, #1
 8006450:	701a      	strb	r2, [r3, #0]
      break;
 8006452:	f000 be7d 	b.w	8007150 <main+0x19b4>
        path_change = 0;
 8006456:	4b4d      	ldr	r3, [pc, #308]	@ (800658c <main+0xdf0>)
 8006458:	2200      	movs	r2, #0
 800645a:	601a      	str	r2, [r3, #0]
        path +=1;
 800645c:	4b51      	ldr	r3, [pc, #324]	@ (80065a4 <main+0xe08>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	3301      	adds	r3, #1
 8006462:	4a50      	ldr	r2, [pc, #320]	@ (80065a4 <main+0xe08>)
 8006464:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 8006466:	4850      	ldr	r0, [pc, #320]	@ (80065a8 <main+0xe0c>)
 8006468:	f001 fd9c 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_rear);
 800646c:	484f      	ldr	r0, [pc, #316]	@ (80065ac <main+0xe10>)
 800646e:	f001 fd99 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_front);
 8006472:	484f      	ldr	r0, [pc, #316]	@ (80065b0 <main+0xe14>)
 8006474:	f001 fd96 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_position);
 8006478:	484e      	ldr	r0, [pc, #312]	@ (80065b4 <main+0xe18>)
 800647a:	f001 fd93 	bl	8007fa4 <PID_Reset>
      break;
 800647e:	f000 be67 	b.w	8007150 <main+0x19b4>
        {
 8006482:	bf00      	nop
      break;
 8006484:	f000 be64 	b.w	8007150 <main+0x19b4>

    case 5:{
      // 
      const float TARGET_DISTANCE = 80.0f;   // 
 8006488:	4b4b      	ldr	r3, [pc, #300]	@ (80065b8 <main+0xe1c>)
 800648a:	67bb      	str	r3, [r7, #120]	@ 0x78
      const float DECEL_RANGE = 100.0f;      // 70~170mm
 800648c:	4b4b      	ldr	r3, [pc, #300]	@ (80065bc <main+0xe20>)
 800648e:	677b      	str	r3, [r7, #116]	@ 0x74
      const uint8_t MIN_SPEED = 4;          // 
 8006490:	2304      	movs	r3, #4
 8006492:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
      const uint8_t MAX_SPEED = 60;          // 
 8006496:	233c      	movs	r3, #60	@ 0x3c
 8006498:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
  
      // 4
      float current_distance = distances[3]; 
 800649c:	4b3c      	ldr	r3, [pc, #240]	@ (8006590 <main+0xdf4>)
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  
      // 
      uint8_t motor_speed = MAX_SPEED;  // 
 80064a2:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80064a6:	f887 30f8 	strb.w	r3, [r7, #248]	@ 0xf8
  
      if (current_distance <= TARGET_DISTANCE) {
 80064aa:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80064ae:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80064b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064ba:	d814      	bhi.n	80064e6 <main+0xd4a>
          // 370mm
          motor_speed = MIN_SPEED;
 80064bc:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80064c0:	f887 30f8 	strb.w	r3, [r7, #248]	@ 0xf8
  
          // 
          if(current_distance<=50) {
 80064c4:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80064c8:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80065c0 <main+0xe24>
 80064cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80064d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064d4:	d87a      	bhi.n	80065cc <main+0xe30>
            path += 1;
 80064d6:	4b33      	ldr	r3, [pc, #204]	@ (80065a4 <main+0xe08>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3301      	adds	r3, #1
 80064dc:	4a31      	ldr	r2, [pc, #196]	@ (80065a4 <main+0xe08>)
 80064de:	6013      	str	r3, [r2, #0]
            PID_ResetAll(); // PID
 80064e0:	f7ff f944 	bl	800576c <PID_ResetAll>
 80064e4:	e072      	b.n	80065cc <main+0xe30>
          }
      } 
      else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 80064e6:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 80064ea:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80064ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064f2:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80064f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064fe:	d861      	bhi.n	80065c4 <main+0xe28>
          // 270~170mm
          // 170mm->60, 70mm->10
          float distance_from_target = current_distance - TARGET_DISTANCE;
 8006500:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8006504:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8006508:	ee77 7a67 	vsub.f32	s15, s14, s15
 800650c:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
          float ratio = 1.0f - (distance_from_target / DECEL_RANGE);
 8006510:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8006514:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8006518:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800651c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006524:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
          motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 8006528:	f897 2072 	ldrb.w	r2, [r7, #114]	@ 0x72
 800652c:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	ee07 3a90 	vmov	s15, r3
 8006536:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800653a:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800653e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006542:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006546:	edc7 7a01 	vstr	s15, [r7, #4]
 800654a:	793b      	ldrb	r3, [r7, #4]
 800654c:	b2da      	uxtb	r2, r3
 800654e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8006552:	4413      	add	r3, r2
 8006554:	f887 30f8 	strb.w	r3, [r7, #248]	@ 0xf8
          motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8006558:	f897 20f8 	ldrb.w	r2, [r7, #248]	@ 0xf8
 800655c:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8006560:	429a      	cmp	r2, r3
 8006562:	d308      	bcc.n	8006576 <main+0xdda>
 8006564:	f897 20f8 	ldrb.w	r2, [r7, #248]	@ 0xf8
 8006568:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800656c:	4293      	cmp	r3, r2
 800656e:	bf28      	it	cs
 8006570:	4613      	movcs	r3, r2
 8006572:	b2db      	uxtb	r3, r3
 8006574:	e001      	b.n	800657a <main+0xdde>
 8006576:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800657a:	f887 30f8 	strb.w	r3, [r7, #248]	@ 0xf8
 800657e:	e025      	b.n	80065cc <main+0xe30>
 8006580:	2000050e 	.word	0x2000050e
 8006584:	20000514 	.word	0x20000514
 8006588:	20000518 	.word	0x20000518
 800658c:	20000418 	.word	0x20000418
 8006590:	20000038 	.word	0x20000038
 8006594:	428c0000 	.word	0x428c0000
 8006598:	20000434 	.word	0x20000434
 800659c:	2000004d 	.word	0x2000004d
 80065a0:	20000420 	.word	0x20000420
 80065a4:	20000414 	.word	0x20000414
 80065a8:	20000074 	.word	0x20000074
 80065ac:	200000a4 	.word	0x200000a4
 80065b0:	2000008c 	.word	0x2000008c
 80065b4:	200000bc 	.word	0x200000bc
 80065b8:	42a00000 	.word	0x42a00000
 80065bc:	42c80000 	.word	0x42c80000
 80065c0:	42480000 	.word	0x42480000
      }
      else {
          // 1>170mm
          motor_speed = MAX_SPEED;
 80065c4:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80065c8:	f887 30f8 	strb.w	r3, [r7, #248]	@ 0xf8
      }
  
      // 
      static uint8_t last_speed = 0;
      motor_speed = smooth_speed_transition(last_speed, motor_speed);
 80065cc:	4bba      	ldr	r3, [pc, #744]	@ (80068b8 <main+0x111c>)
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	f897 20f8 	ldrb.w	r2, [r7, #248]	@ 0xf8
 80065d4:	4611      	mov	r1, r2
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7ff f87a 	bl	80056d0 <smooth_speed_transition>
 80065dc:	4603      	mov	r3, r0
 80065de:	f887 30f8 	strb.w	r3, [r7, #248]	@ 0xf8
      last_speed = motor_speed;
 80065e2:	4ab5      	ldr	r2, [pc, #724]	@ (80068b8 <main+0x111c>)
 80065e4:	f897 30f8 	ldrb.w	r3, [r7, #248]	@ 0xf8
 80065e8:	7013      	strb	r3, [r2, #0]
  
      Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 80065ea:	f897 30f8 	ldrb.w	r3, [r7, #248]	@ 0xf8
 80065ee:	b21b      	sxth	r3, r3
 80065f0:	4ab2      	ldr	r2, [pc, #712]	@ (80068bc <main+0x1120>)
 80065f2:	9202      	str	r2, [sp, #8]
 80065f4:	4ab2      	ldr	r2, [pc, #712]	@ (80068c0 <main+0x1124>)
 80065f6:	9201      	str	r2, [sp, #4]
 80065f8:	9300      	str	r3, [sp, #0]
 80065fa:	2303      	movs	r3, #3
 80065fc:	2202      	movs	r2, #2
 80065fe:	2101      	movs	r1, #1
 8006600:	2000      	movs	r0, #0
 8006602:	f001 f80b 	bl	800761c <Motor_Rightward>
  
      OLED_ShowNum(4, 4, motor_speed, 2);
 8006606:	f897 20f8 	ldrb.w	r2, [r7, #248]	@ 0xf8
 800660a:	2302      	movs	r3, #2
 800660c:	2104      	movs	r1, #4
 800660e:	2004      	movs	r0, #4
 8006610:	f7fe fbcc 	bl	8004dac <OLED_ShowNum>
      break;
 8006614:	f000 bdab 	b.w	800716e <main+0x19d2>
  }

      case 6:
      if (path_change!=2)
 8006618:	4baa      	ldr	r3, [pc, #680]	@ (80068c4 <main+0x1128>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2b02      	cmp	r3, #2
 800661e:	f000 80b3 	beq.w	8006788 <main+0xfec>
      {
        if ((distances[0]>=70 && mean[0]>=70 && path_change==0)||(distances[0]<=70 && mean[0]<=70 && path_change==1))
 8006622:	4ba9      	ldr	r3, [pc, #676]	@ (80068c8 <main+0x112c>)
 8006624:	edd3 7a00 	vldr	s15, [r3]
 8006628:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 80068cc <main+0x1130>
 800662c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006634:	db0d      	blt.n	8006652 <main+0xeb6>
 8006636:	4ba6      	ldr	r3, [pc, #664]	@ (80068d0 <main+0x1134>)
 8006638:	edd3 7a00 	vldr	s15, [r3]
 800663c:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 80068cc <main+0x1130>
 8006640:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006648:	db03      	blt.n	8006652 <main+0xeb6>
 800664a:	4b9e      	ldr	r3, [pc, #632]	@ (80068c4 <main+0x1128>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d017      	beq.n	8006682 <main+0xee6>
 8006652:	4b9d      	ldr	r3, [pc, #628]	@ (80068c8 <main+0x112c>)
 8006654:	edd3 7a00 	vldr	s15, [r3]
 8006658:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 80068cc <main+0x1130>
 800665c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006664:	d81b      	bhi.n	800669e <main+0xf02>
 8006666:	4b9a      	ldr	r3, [pc, #616]	@ (80068d0 <main+0x1134>)
 8006668:	edd3 7a00 	vldr	s15, [r3]
 800666c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80068cc <main+0x1130>
 8006670:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006678:	d811      	bhi.n	800669e <main+0xf02>
 800667a:	4b92      	ldr	r3, [pc, #584]	@ (80068c4 <main+0x1128>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	2b01      	cmp	r3, #1
 8006680:	d10d      	bne.n	800669e <main+0xf02>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8006682:	4b8e      	ldr	r3, [pc, #568]	@ (80068bc <main+0x1120>)
 8006684:	9302      	str	r3, [sp, #8]
 8006686:	4b8e      	ldr	r3, [pc, #568]	@ (80068c0 <main+0x1124>)
 8006688:	9301      	str	r3, [sp, #4]
 800668a:	f06f 031d 	mvn.w	r3, #29
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	2303      	movs	r3, #3
 8006692:	2202      	movs	r2, #2
 8006694:	2101      	movs	r1, #1
 8006696:	2000      	movs	r0, #0
 8006698:	f001 f9e4 	bl	8007a64 <Motor_Straight>
 800669c:	e08b      	b.n	80067b6 <main+0x101a>
        }else if (distances[0]<=70 && mean[0]<=70 && path_change==0)
 800669e:	4b8a      	ldr	r3, [pc, #552]	@ (80068c8 <main+0x112c>)
 80066a0:	edd3 7a00 	vldr	s15, [r3]
 80066a4:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 80068cc <main+0x1130>
 80066a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80066ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066b0:	d82d      	bhi.n	800670e <main+0xf72>
 80066b2:	4b87      	ldr	r3, [pc, #540]	@ (80068d0 <main+0x1134>)
 80066b4:	edd3 7a00 	vldr	s15, [r3]
 80066b8:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80068cc <main+0x1130>
 80066bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80066c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066c4:	d823      	bhi.n	800670e <main+0xf72>
 80066c6:	4b7f      	ldr	r3, [pc, #508]	@ (80068c4 <main+0x1128>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d11f      	bne.n	800670e <main+0xf72>
        {
          if(flag){
 80066ce:	4b81      	ldr	r3, [pc, #516]	@ (80068d4 <main+0x1138>)
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d007      	beq.n	80066e6 <main+0xf4a>
            time_start = HAL_GetTick();
 80066d6:	f003 fa09 	bl	8009aec <HAL_GetTick>
 80066da:	4603      	mov	r3, r0
 80066dc:	4a7e      	ldr	r2, [pc, #504]	@ (80068d8 <main+0x113c>)
 80066de:	6013      	str	r3, [r2, #0]
            flag = false;
 80066e0:	4b7c      	ldr	r3, [pc, #496]	@ (80068d4 <main+0x1138>)
 80066e2:	2200      	movs	r2, #0
 80066e4:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 80066e6:	f003 fa01 	bl	8009aec <HAL_GetTick>
 80066ea:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
          if(time - time_start >=100){
 80066ee:	4b7a      	ldr	r3, [pc, #488]	@ (80068d8 <main+0x113c>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	2b63      	cmp	r3, #99	@ 0x63
 80066fa:	d95b      	bls.n	80067b4 <main+0x1018>
            path_change+=1;
 80066fc:	4b71      	ldr	r3, [pc, #452]	@ (80068c4 <main+0x1128>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	3301      	adds	r3, #1
 8006702:	4a70      	ldr	r2, [pc, #448]	@ (80068c4 <main+0x1128>)
 8006704:	6013      	str	r3, [r2, #0]
            flag = true;
 8006706:	4b73      	ldr	r3, [pc, #460]	@ (80068d4 <main+0x1138>)
 8006708:	2201      	movs	r2, #1
 800670a:	701a      	strb	r2, [r3, #0]
        {
 800670c:	e052      	b.n	80067b4 <main+0x1018>
          }
        }else if (distances[0]>=70 && mean[0]>=70 && path_change==1)
 800670e:	4b6e      	ldr	r3, [pc, #440]	@ (80068c8 <main+0x112c>)
 8006710:	edd3 7a00 	vldr	s15, [r3]
 8006714:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80068cc <main+0x1130>
 8006718:	eef4 7ac7 	vcmpe.f32	s15, s14
 800671c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006720:	da01      	bge.n	8006726 <main+0xf8a>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 8006722:	f000 bd18 	b.w	8007156 <main+0x19ba>
        }else if (distances[0]>=70 && mean[0]>=70 && path_change==1)
 8006726:	4b6a      	ldr	r3, [pc, #424]	@ (80068d0 <main+0x1134>)
 8006728:	edd3 7a00 	vldr	s15, [r3]
 800672c:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80068cc <main+0x1130>
 8006730:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006738:	da01      	bge.n	800673e <main+0xfa2>
      break;
 800673a:	f000 bd0c 	b.w	8007156 <main+0x19ba>
        }else if (distances[0]>=70 && mean[0]>=70 && path_change==1)
 800673e:	4b61      	ldr	r3, [pc, #388]	@ (80068c4 <main+0x1128>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2b01      	cmp	r3, #1
 8006744:	f040 8507 	bne.w	8007156 <main+0x19ba>
          if(flag){
 8006748:	4b62      	ldr	r3, [pc, #392]	@ (80068d4 <main+0x1138>)
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d007      	beq.n	8006760 <main+0xfc4>
            time_start = HAL_GetTick();
 8006750:	f003 f9cc 	bl	8009aec <HAL_GetTick>
 8006754:	4603      	mov	r3, r0
 8006756:	4a60      	ldr	r2, [pc, #384]	@ (80068d8 <main+0x113c>)
 8006758:	6013      	str	r3, [r2, #0]
            flag = false;
 800675a:	4b5e      	ldr	r3, [pc, #376]	@ (80068d4 <main+0x1138>)
 800675c:	2200      	movs	r2, #0
 800675e:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 8006760:	f003 f9c4 	bl	8009aec <HAL_GetTick>
 8006764:	67f8      	str	r0, [r7, #124]	@ 0x7c
          if(time - time_start >=100){
 8006766:	4b5c      	ldr	r3, [pc, #368]	@ (80068d8 <main+0x113c>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	2b63      	cmp	r3, #99	@ 0x63
 8006770:	f240 84f1 	bls.w	8007156 <main+0x19ba>
            path_change+=1;
 8006774:	4b53      	ldr	r3, [pc, #332]	@ (80068c4 <main+0x1128>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	3301      	adds	r3, #1
 800677a:	4a52      	ldr	r2, [pc, #328]	@ (80068c4 <main+0x1128>)
 800677c:	6013      	str	r3, [r2, #0]
            flag = true;
 800677e:	4b55      	ldr	r3, [pc, #340]	@ (80068d4 <main+0x1138>)
 8006780:	2201      	movs	r2, #1
 8006782:	701a      	strb	r2, [r3, #0]
      break;
 8006784:	f000 bce7 	b.w	8007156 <main+0x19ba>
        path_change = 0;
 8006788:	4b4e      	ldr	r3, [pc, #312]	@ (80068c4 <main+0x1128>)
 800678a:	2200      	movs	r2, #0
 800678c:	601a      	str	r2, [r3, #0]
        path +=1;
 800678e:	4b53      	ldr	r3, [pc, #332]	@ (80068dc <main+0x1140>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	3301      	adds	r3, #1
 8006794:	4a51      	ldr	r2, [pc, #324]	@ (80068dc <main+0x1140>)
 8006796:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 8006798:	4851      	ldr	r0, [pc, #324]	@ (80068e0 <main+0x1144>)
 800679a:	f001 fc03 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_rear);
 800679e:	4851      	ldr	r0, [pc, #324]	@ (80068e4 <main+0x1148>)
 80067a0:	f001 fc00 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_front);
 80067a4:	4850      	ldr	r0, [pc, #320]	@ (80068e8 <main+0x114c>)
 80067a6:	f001 fbfd 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_position);
 80067aa:	4850      	ldr	r0, [pc, #320]	@ (80068ec <main+0x1150>)
 80067ac:	f001 fbfa 	bl	8007fa4 <PID_Reset>
      break;
 80067b0:	f000 bcd1 	b.w	8007156 <main+0x19ba>
        {
 80067b4:	bf00      	nop
      break;
 80067b6:	f000 bcce 	b.w	8007156 <main+0x19ba>

    case 7:{
        // 
        const float TARGET_DISTANCE = 80.0f;   // 
 80067ba:	4b4d      	ldr	r3, [pc, #308]	@ (80068f0 <main+0x1154>)
 80067bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        const float DECEL_RANGE = 100.0f;      // 70~170mm
 80067c0:	4b4c      	ldr	r3, [pc, #304]	@ (80068f4 <main+0x1158>)
 80067c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        const uint8_t MIN_SPEED = -4;          // 
 80067c6:	23fc      	movs	r3, #252	@ 0xfc
 80067c8:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
        const uint8_t MAX_SPEED = -60;          // 
 80067cc:	23c4      	movs	r3, #196	@ 0xc4
 80067ce:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    
        // 4
        float current_distance = distances[0]; 
 80067d2:	4b3d      	ldr	r3, [pc, #244]	@ (80068c8 <main+0x112c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    
        // 
        uint8_t motor_speed = MAX_SPEED;  // 
 80067da:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 80067de:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
    
        if (current_distance <= TARGET_DISTANCE) {
 80067e2:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80067e6:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80067ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80067ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067f2:	d814      	bhi.n	800681e <main+0x1082>
            // 370mm
            motor_speed = MIN_SPEED;
 80067f4:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 80067f8:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
    
            // 
            if(current_distance<=50) {
 80067fc:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8006800:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80068f8 <main+0x115c>
 8006804:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800680c:	d87a      	bhi.n	8006904 <main+0x1168>
              path += 1;
 800680e:	4b33      	ldr	r3, [pc, #204]	@ (80068dc <main+0x1140>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	3301      	adds	r3, #1
 8006814:	4a31      	ldr	r2, [pc, #196]	@ (80068dc <main+0x1140>)
 8006816:	6013      	str	r3, [r2, #0]
              PID_ResetAll(); // PID
 8006818:	f7fe ffa8 	bl	800576c <PID_ResetAll>
 800681c:	e072      	b.n	8006904 <main+0x1168>
            }
        } 
        else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 800681e:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8006822:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8006826:	ee77 7a27 	vadd.f32	s15, s14, s15
 800682a:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 800682e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006836:	d861      	bhi.n	80068fc <main+0x1160>
            // 270~170mm
            // 170mm->60, 70mm->10
            float distance_from_target = current_distance - TARGET_DISTANCE;
 8006838:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 800683c:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8006840:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006844:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            float ratio = 1.0f - (distance_from_target / DECEL_RANGE);
 8006848:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 800684c:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8006850:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006854:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800685c:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 8006860:	f897 2092 	ldrb.w	r2, [r7, #146]	@ 0x92
 8006864:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	ee07 3a90 	vmov	s15, r3
 800686e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006872:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8006876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800687a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800687e:	edc7 7a01 	vstr	s15, [r7, #4]
 8006882:	793b      	ldrb	r3, [r7, #4]
 8006884:	b2da      	uxtb	r2, r3
 8006886:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800688a:	4413      	add	r3, r2
 800688c:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
            motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8006890:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 8006894:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8006898:	429a      	cmp	r2, r3
 800689a:	d308      	bcc.n	80068ae <main+0x1112>
 800689c:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 80068a0:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 80068a4:	4293      	cmp	r3, r2
 80068a6:	bf28      	it	cs
 80068a8:	4613      	movcs	r3, r2
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	e001      	b.n	80068b2 <main+0x1116>
 80068ae:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 80068b2:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
 80068b6:	e025      	b.n	8006904 <main+0x1168>
 80068b8:	2000050f 	.word	0x2000050f
 80068bc:	20000514 	.word	0x20000514
 80068c0:	20000518 	.word	0x20000518
 80068c4:	20000418 	.word	0x20000418
 80068c8:	20000038 	.word	0x20000038
 80068cc:	428c0000 	.word	0x428c0000
 80068d0:	20000434 	.word	0x20000434
 80068d4:	2000004d 	.word	0x2000004d
 80068d8:	20000420 	.word	0x20000420
 80068dc:	20000414 	.word	0x20000414
 80068e0:	20000074 	.word	0x20000074
 80068e4:	200000a4 	.word	0x200000a4
 80068e8:	2000008c 	.word	0x2000008c
 80068ec:	200000bc 	.word	0x200000bc
 80068f0:	42a00000 	.word	0x42a00000
 80068f4:	42c80000 	.word	0x42c80000
 80068f8:	42480000 	.word	0x42480000
        }
        else {
            // 1>170mm
            motor_speed = MAX_SPEED;
 80068fc:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8006900:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
        }
    
        // 
        static uint8_t last_speed = 0;
        motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8006904:	4bb9      	ldr	r3, [pc, #740]	@ (8006bec <main+0x1450>)
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 800690c:	4611      	mov	r1, r2
 800690e:	4618      	mov	r0, r3
 8006910:	f7fe fede 	bl	80056d0 <smooth_speed_transition>
 8006914:	4603      	mov	r3, r0
 8006916:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
        last_speed = motor_speed;
 800691a:	4ab4      	ldr	r2, [pc, #720]	@ (8006bec <main+0x1450>)
 800691c:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 8006920:	7013      	strb	r3, [r2, #0]
    
        Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 8006922:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 8006926:	b21b      	sxth	r3, r3
 8006928:	4ab1      	ldr	r2, [pc, #708]	@ (8006bf0 <main+0x1454>)
 800692a:	9202      	str	r2, [sp, #8]
 800692c:	4ab1      	ldr	r2, [pc, #708]	@ (8006bf4 <main+0x1458>)
 800692e:	9201      	str	r2, [sp, #4]
 8006930:	9300      	str	r3, [sp, #0]
 8006932:	2303      	movs	r3, #3
 8006934:	2202      	movs	r2, #2
 8006936:	2101      	movs	r1, #1
 8006938:	2000      	movs	r0, #0
 800693a:	f000 fe6f 	bl	800761c <Motor_Rightward>
    
        OLED_ShowNum(4, 4, motor_speed, 2);
 800693e:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 8006942:	2302      	movs	r3, #2
 8006944:	2104      	movs	r1, #4
 8006946:	2004      	movs	r0, #4
 8006948:	f7fe fa30 	bl	8004dac <OLED_ShowNum>
        break;
 800694c:	f000 bc0f 	b.w	800716e <main+0x19d2>
    }

    case 8:

      if (path_change!=2)
 8006950:	4ba9      	ldr	r3, [pc, #676]	@ (8006bf8 <main+0x145c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2b02      	cmp	r3, #2
 8006956:	f000 80b2 	beq.w	8006abe <main+0x1322>
      {
        if ((distances[3]>=70 && mean[3]>=70 && path_change==0)||(distances[3]<=70 && mean[3]<=70 && path_change==1))
 800695a:	4ba8      	ldr	r3, [pc, #672]	@ (8006bfc <main+0x1460>)
 800695c:	edd3 7a03 	vldr	s15, [r3, #12]
 8006960:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8006c00 <main+0x1464>
 8006964:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800696c:	db0d      	blt.n	800698a <main+0x11ee>
 800696e:	4ba5      	ldr	r3, [pc, #660]	@ (8006c04 <main+0x1468>)
 8006970:	edd3 7a03 	vldr	s15, [r3, #12]
 8006974:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8006c00 <main+0x1464>
 8006978:	eef4 7ac7 	vcmpe.f32	s15, s14
 800697c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006980:	db03      	blt.n	800698a <main+0x11ee>
 8006982:	4b9d      	ldr	r3, [pc, #628]	@ (8006bf8 <main+0x145c>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d017      	beq.n	80069ba <main+0x121e>
 800698a:	4b9c      	ldr	r3, [pc, #624]	@ (8006bfc <main+0x1460>)
 800698c:	edd3 7a03 	vldr	s15, [r3, #12]
 8006990:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8006c00 <main+0x1464>
 8006994:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800699c:	d81b      	bhi.n	80069d6 <main+0x123a>
 800699e:	4b99      	ldr	r3, [pc, #612]	@ (8006c04 <main+0x1468>)
 80069a0:	edd3 7a03 	vldr	s15, [r3, #12]
 80069a4:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8006c00 <main+0x1464>
 80069a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069b0:	d811      	bhi.n	80069d6 <main+0x123a>
 80069b2:	4b91      	ldr	r3, [pc, #580]	@ (8006bf8 <main+0x145c>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d10d      	bne.n	80069d6 <main+0x123a>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 80069ba:	4b8d      	ldr	r3, [pc, #564]	@ (8006bf0 <main+0x1454>)
 80069bc:	9302      	str	r3, [sp, #8]
 80069be:	4b8d      	ldr	r3, [pc, #564]	@ (8006bf4 <main+0x1458>)
 80069c0:	9301      	str	r3, [sp, #4]
 80069c2:	f06f 031d 	mvn.w	r3, #29
 80069c6:	9300      	str	r3, [sp, #0]
 80069c8:	2303      	movs	r3, #3
 80069ca:	2202      	movs	r2, #2
 80069cc:	2101      	movs	r1, #1
 80069ce:	2000      	movs	r0, #0
 80069d0:	f001 f848 	bl	8007a64 <Motor_Straight>
 80069d4:	e089      	b.n	8006aea <main+0x134e>
        }else if (distances[3]<=70 && mean[3]<=70 && path_change==0)
 80069d6:	4b89      	ldr	r3, [pc, #548]	@ (8006bfc <main+0x1460>)
 80069d8:	edd3 7a03 	vldr	s15, [r3, #12]
 80069dc:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8006c00 <main+0x1464>
 80069e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069e8:	d82d      	bhi.n	8006a46 <main+0x12aa>
 80069ea:	4b86      	ldr	r3, [pc, #536]	@ (8006c04 <main+0x1468>)
 80069ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80069f0:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8006c00 <main+0x1464>
 80069f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069fc:	d823      	bhi.n	8006a46 <main+0x12aa>
 80069fe:	4b7e      	ldr	r3, [pc, #504]	@ (8006bf8 <main+0x145c>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d11f      	bne.n	8006a46 <main+0x12aa>
        {
          if(flag){
 8006a06:	4b80      	ldr	r3, [pc, #512]	@ (8006c08 <main+0x146c>)
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d007      	beq.n	8006a1e <main+0x1282>
            time_start = HAL_GetTick();
 8006a0e:	f003 f86d 	bl	8009aec <HAL_GetTick>
 8006a12:	4603      	mov	r3, r0
 8006a14:	4a7d      	ldr	r2, [pc, #500]	@ (8006c0c <main+0x1470>)
 8006a16:	6013      	str	r3, [r2, #0]
            flag = false;
 8006a18:	4b7b      	ldr	r3, [pc, #492]	@ (8006c08 <main+0x146c>)
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 8006a1e:	f003 f865 	bl	8009aec <HAL_GetTick>
 8006a22:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
          if(time - time_start >=100){
 8006a26:	4b79      	ldr	r3, [pc, #484]	@ (8006c0c <main+0x1470>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	2b63      	cmp	r3, #99	@ 0x63
 8006a32:	d959      	bls.n	8006ae8 <main+0x134c>
            path_change+=1;
 8006a34:	4b70      	ldr	r3, [pc, #448]	@ (8006bf8 <main+0x145c>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	3301      	adds	r3, #1
 8006a3a:	4a6f      	ldr	r2, [pc, #444]	@ (8006bf8 <main+0x145c>)
 8006a3c:	6013      	str	r3, [r2, #0]
            flag = true;
 8006a3e:	4b72      	ldr	r3, [pc, #456]	@ (8006c08 <main+0x146c>)
 8006a40:	2201      	movs	r2, #1
 8006a42:	701a      	strb	r2, [r3, #0]
        {
 8006a44:	e050      	b.n	8006ae8 <main+0x134c>
          }
        }else if (distances[3]>=70 && mean[3]>=70 && path_change==1)
 8006a46:	4b6d      	ldr	r3, [pc, #436]	@ (8006bfc <main+0x1460>)
 8006a48:	edd3 7a03 	vldr	s15, [r3, #12]
 8006a4c:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8006c00 <main+0x1464>
 8006a50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a58:	da00      	bge.n	8006a5c <main+0x12c0>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 8006a5a:	e37f      	b.n	800715c <main+0x19c0>
        }else if (distances[3]>=70 && mean[3]>=70 && path_change==1)
 8006a5c:	4b69      	ldr	r3, [pc, #420]	@ (8006c04 <main+0x1468>)
 8006a5e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006a62:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8006c00 <main+0x1464>
 8006a66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a6e:	da00      	bge.n	8006a72 <main+0x12d6>
      break;
 8006a70:	e374      	b.n	800715c <main+0x19c0>
        }else if (distances[3]>=70 && mean[3]>=70 && path_change==1)
 8006a72:	4b61      	ldr	r3, [pc, #388]	@ (8006bf8 <main+0x145c>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	f040 8370 	bne.w	800715c <main+0x19c0>
          if(flag){
 8006a7c:	4b62      	ldr	r3, [pc, #392]	@ (8006c08 <main+0x146c>)
 8006a7e:	781b      	ldrb	r3, [r3, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d007      	beq.n	8006a94 <main+0x12f8>
            time_start = HAL_GetTick();
 8006a84:	f003 f832 	bl	8009aec <HAL_GetTick>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	4a60      	ldr	r2, [pc, #384]	@ (8006c0c <main+0x1470>)
 8006a8c:	6013      	str	r3, [r2, #0]
            flag = false;
 8006a8e:	4b5e      	ldr	r3, [pc, #376]	@ (8006c08 <main+0x146c>)
 8006a90:	2200      	movs	r2, #0
 8006a92:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 8006a94:	f003 f82a 	bl	8009aec <HAL_GetTick>
 8006a98:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
          if(time - time_start >=100){
 8006a9c:	4b5b      	ldr	r3, [pc, #364]	@ (8006c0c <main+0x1470>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	2b63      	cmp	r3, #99	@ 0x63
 8006aa8:	f240 8358 	bls.w	800715c <main+0x19c0>
            path_change+=1;
 8006aac:	4b52      	ldr	r3, [pc, #328]	@ (8006bf8 <main+0x145c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	4a51      	ldr	r2, [pc, #324]	@ (8006bf8 <main+0x145c>)
 8006ab4:	6013      	str	r3, [r2, #0]
            flag = true;
 8006ab6:	4b54      	ldr	r3, [pc, #336]	@ (8006c08 <main+0x146c>)
 8006ab8:	2201      	movs	r2, #1
 8006aba:	701a      	strb	r2, [r3, #0]
      break;
 8006abc:	e34e      	b.n	800715c <main+0x19c0>
        path_change = 0;
 8006abe:	4b4e      	ldr	r3, [pc, #312]	@ (8006bf8 <main+0x145c>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	601a      	str	r2, [r3, #0]
        path +=1;
 8006ac4:	4b52      	ldr	r3, [pc, #328]	@ (8006c10 <main+0x1474>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	3301      	adds	r3, #1
 8006aca:	4a51      	ldr	r2, [pc, #324]	@ (8006c10 <main+0x1474>)
 8006acc:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 8006ace:	4851      	ldr	r0, [pc, #324]	@ (8006c14 <main+0x1478>)
 8006ad0:	f001 fa68 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_rear);
 8006ad4:	4850      	ldr	r0, [pc, #320]	@ (8006c18 <main+0x147c>)
 8006ad6:	f001 fa65 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_front);
 8006ada:	4850      	ldr	r0, [pc, #320]	@ (8006c1c <main+0x1480>)
 8006adc:	f001 fa62 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_position);
 8006ae0:	484f      	ldr	r0, [pc, #316]	@ (8006c20 <main+0x1484>)
 8006ae2:	f001 fa5f 	bl	8007fa4 <PID_Reset>
      break;
 8006ae6:	e339      	b.n	800715c <main+0x19c0>
        {
 8006ae8:	bf00      	nop
      break;
 8006aea:	e337      	b.n	800715c <main+0x19c0>

    case 9:{
      // 
      const float TARGET_DISTANCE = 80.0f;   // 
 8006aec:	4b4d      	ldr	r3, [pc, #308]	@ (8006c24 <main+0x1488>)
 8006aee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
      const float DECEL_RANGE = 100.0f;      // 70~170mm
 8006af2:	4b4d      	ldr	r3, [pc, #308]	@ (8006c28 <main+0x148c>)
 8006af4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      const uint8_t MIN_SPEED = 4;          // 
 8006af8:	2304      	movs	r3, #4
 8006afa:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
      const uint8_t MAX_SPEED = 60;          // 
 8006afe:	233c      	movs	r3, #60	@ 0x3c
 8006b00:	f887 30b2 	strb.w	r3, [r7, #178]	@ 0xb2
  
      // 4
      float current_distance = distances[3]; 
 8006b04:	4b3d      	ldr	r3, [pc, #244]	@ (8006bfc <main+0x1460>)
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
      // 
      uint8_t motor_speed = MAX_SPEED;  // 
 8006b0c:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 8006b10:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6
  
      if (current_distance <= TARGET_DISTANCE) {
 8006b14:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8006b18:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006b1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b24:	d814      	bhi.n	8006b50 <main+0x13b4>
          // 370mm
          motor_speed = MIN_SPEED;
 8006b26:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8006b2a:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6
  
          // 
          if(current_distance<=50) {
 8006b2e:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8006b32:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8006c2c <main+0x1490>
 8006b36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b3e:	d87b      	bhi.n	8006c38 <main+0x149c>
            path += 1;
 8006b40:	4b33      	ldr	r3, [pc, #204]	@ (8006c10 <main+0x1474>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	3301      	adds	r3, #1
 8006b46:	4a32      	ldr	r2, [pc, #200]	@ (8006c10 <main+0x1474>)
 8006b48:	6013      	str	r3, [r2, #0]
            PID_ResetAll(); // PID
 8006b4a:	f7fe fe0f 	bl	800576c <PID_ResetAll>
 8006b4e:	e073      	b.n	8006c38 <main+0x149c>
          }
      } 
      else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 8006b50:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006b54:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8006b58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b5c:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8006b60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b68:	d862      	bhi.n	8006c30 <main+0x1494>
          // 270~170mm
          // 170mm->60, 70mm->10
          float distance_from_target = current_distance - TARGET_DISTANCE;
 8006b6a:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8006b6e:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006b72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b76:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
          float ratio = 1.0f - (distance_from_target / DECEL_RANGE);
 8006b7a:	edd7 6a2a 	vldr	s13, [r7, #168]	@ 0xa8
 8006b7e:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8006b82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b8e:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
          motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 8006b92:	f897 20b2 	ldrb.w	r2, [r7, #178]	@ 0xb2
 8006b96:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8006b9a:	1ad3      	subs	r3, r2, r3
 8006b9c:	ee07 3a90 	vmov	s15, r3
 8006ba0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006ba4:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8006ba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bb0:	edc7 7a01 	vstr	s15, [r7, #4]
 8006bb4:	793b      	ldrb	r3, [r7, #4]
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8006bbc:	4413      	add	r3, r2
 8006bbe:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6
          motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8006bc2:	f897 20f6 	ldrb.w	r2, [r7, #246]	@ 0xf6
 8006bc6:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d308      	bcc.n	8006be0 <main+0x1444>
 8006bce:	f897 20f6 	ldrb.w	r2, [r7, #246]	@ 0xf6
 8006bd2:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	bf28      	it	cs
 8006bda:	4613      	movcs	r3, r2
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	e001      	b.n	8006be4 <main+0x1448>
 8006be0:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8006be4:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6
 8006be8:	e026      	b.n	8006c38 <main+0x149c>
 8006bea:	bf00      	nop
 8006bec:	20000510 	.word	0x20000510
 8006bf0:	20000514 	.word	0x20000514
 8006bf4:	20000518 	.word	0x20000518
 8006bf8:	20000418 	.word	0x20000418
 8006bfc:	20000038 	.word	0x20000038
 8006c00:	428c0000 	.word	0x428c0000
 8006c04:	20000434 	.word	0x20000434
 8006c08:	2000004d 	.word	0x2000004d
 8006c0c:	20000420 	.word	0x20000420
 8006c10:	20000414 	.word	0x20000414
 8006c14:	20000074 	.word	0x20000074
 8006c18:	200000a4 	.word	0x200000a4
 8006c1c:	2000008c 	.word	0x2000008c
 8006c20:	200000bc 	.word	0x200000bc
 8006c24:	42a00000 	.word	0x42a00000
 8006c28:	42c80000 	.word	0x42c80000
 8006c2c:	42480000 	.word	0x42480000
      }
      else {
          // 1>170mm
          motor_speed = MAX_SPEED;
 8006c30:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 8006c34:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6
      }
  
      // 
      static uint8_t last_speed = 0;
      motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8006c38:	4bb8      	ldr	r3, [pc, #736]	@ (8006f1c <main+0x1780>)
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	f897 20f6 	ldrb.w	r2, [r7, #246]	@ 0xf6
 8006c40:	4611      	mov	r1, r2
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7fe fd44 	bl	80056d0 <smooth_speed_transition>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6
      last_speed = motor_speed;
 8006c4e:	4ab3      	ldr	r2, [pc, #716]	@ (8006f1c <main+0x1780>)
 8006c50:	f897 30f6 	ldrb.w	r3, [r7, #246]	@ 0xf6
 8006c54:	7013      	strb	r3, [r2, #0]
  
      Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 8006c56:	f897 30f6 	ldrb.w	r3, [r7, #246]	@ 0xf6
 8006c5a:	b21b      	sxth	r3, r3
 8006c5c:	4ab0      	ldr	r2, [pc, #704]	@ (8006f20 <main+0x1784>)
 8006c5e:	9202      	str	r2, [sp, #8]
 8006c60:	4ab0      	ldr	r2, [pc, #704]	@ (8006f24 <main+0x1788>)
 8006c62:	9201      	str	r2, [sp, #4]
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	2303      	movs	r3, #3
 8006c68:	2202      	movs	r2, #2
 8006c6a:	2101      	movs	r1, #1
 8006c6c:	2000      	movs	r0, #0
 8006c6e:	f000 fcd5 	bl	800761c <Motor_Rightward>
  
      OLED_ShowNum(4, 4, motor_speed, 2);
 8006c72:	f897 20f6 	ldrb.w	r2, [r7, #246]	@ 0xf6
 8006c76:	2302      	movs	r3, #2
 8006c78:	2104      	movs	r1, #4
 8006c7a:	2004      	movs	r0, #4
 8006c7c:	f7fe f896 	bl	8004dac <OLED_ShowNum>
      break;
 8006c80:	e275      	b.n	800716e <main+0x19d2>
  }

    case 10:
      if (path_change!=2)
 8006c82:	4ba9      	ldr	r3, [pc, #676]	@ (8006f28 <main+0x178c>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	f000 80b2 	beq.w	8006df0 <main+0x1654>
      {
        if ((distances[0]>=70 && mean[0]>=70 && path_change==0)||(distances[0]<=70 && mean[0]<=70 && path_change==1))
 8006c8c:	4ba7      	ldr	r3, [pc, #668]	@ (8006f2c <main+0x1790>)
 8006c8e:	edd3 7a00 	vldr	s15, [r3]
 8006c92:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8006f30 <main+0x1794>
 8006c96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c9e:	db0d      	blt.n	8006cbc <main+0x1520>
 8006ca0:	4ba4      	ldr	r3, [pc, #656]	@ (8006f34 <main+0x1798>)
 8006ca2:	edd3 7a00 	vldr	s15, [r3]
 8006ca6:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8006f30 <main+0x1794>
 8006caa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cb2:	db03      	blt.n	8006cbc <main+0x1520>
 8006cb4:	4b9c      	ldr	r3, [pc, #624]	@ (8006f28 <main+0x178c>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d017      	beq.n	8006cec <main+0x1550>
 8006cbc:	4b9b      	ldr	r3, [pc, #620]	@ (8006f2c <main+0x1790>)
 8006cbe:	edd3 7a00 	vldr	s15, [r3]
 8006cc2:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8006f30 <main+0x1794>
 8006cc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cce:	d81b      	bhi.n	8006d08 <main+0x156c>
 8006cd0:	4b98      	ldr	r3, [pc, #608]	@ (8006f34 <main+0x1798>)
 8006cd2:	edd3 7a00 	vldr	s15, [r3]
 8006cd6:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8006f30 <main+0x1794>
 8006cda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ce2:	d811      	bhi.n	8006d08 <main+0x156c>
 8006ce4:	4b90      	ldr	r3, [pc, #576]	@ (8006f28 <main+0x178c>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d10d      	bne.n	8006d08 <main+0x156c>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8006cec:	4b8c      	ldr	r3, [pc, #560]	@ (8006f20 <main+0x1784>)
 8006cee:	9302      	str	r3, [sp, #8]
 8006cf0:	4b8c      	ldr	r3, [pc, #560]	@ (8006f24 <main+0x1788>)
 8006cf2:	9301      	str	r3, [sp, #4]
 8006cf4:	f06f 031d 	mvn.w	r3, #29
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	2303      	movs	r3, #3
 8006cfc:	2202      	movs	r2, #2
 8006cfe:	2101      	movs	r1, #1
 8006d00:	2000      	movs	r0, #0
 8006d02:	f000 feaf 	bl	8007a64 <Motor_Straight>
 8006d06:	e089      	b.n	8006e1c <main+0x1680>
        }else if (distances[0]<=70 && mean[0]<=70 && path_change==0)
 8006d08:	4b88      	ldr	r3, [pc, #544]	@ (8006f2c <main+0x1790>)
 8006d0a:	edd3 7a00 	vldr	s15, [r3]
 8006d0e:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8006f30 <main+0x1794>
 8006d12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d1a:	d82d      	bhi.n	8006d78 <main+0x15dc>
 8006d1c:	4b85      	ldr	r3, [pc, #532]	@ (8006f34 <main+0x1798>)
 8006d1e:	edd3 7a00 	vldr	s15, [r3]
 8006d22:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8006f30 <main+0x1794>
 8006d26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d2e:	d823      	bhi.n	8006d78 <main+0x15dc>
 8006d30:	4b7d      	ldr	r3, [pc, #500]	@ (8006f28 <main+0x178c>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d11f      	bne.n	8006d78 <main+0x15dc>
        {
          if(flag){
 8006d38:	4b7f      	ldr	r3, [pc, #508]	@ (8006f38 <main+0x179c>)
 8006d3a:	781b      	ldrb	r3, [r3, #0]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d007      	beq.n	8006d50 <main+0x15b4>
            time_start = HAL_GetTick();
 8006d40:	f002 fed4 	bl	8009aec <HAL_GetTick>
 8006d44:	4603      	mov	r3, r0
 8006d46:	4a7d      	ldr	r2, [pc, #500]	@ (8006f3c <main+0x17a0>)
 8006d48:	6013      	str	r3, [r2, #0]
            flag = false;
 8006d4a:	4b7b      	ldr	r3, [pc, #492]	@ (8006f38 <main+0x179c>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 8006d50:	f002 fecc 	bl	8009aec <HAL_GetTick>
 8006d54:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
          if(time - time_start >=100){
 8006d58:	4b78      	ldr	r3, [pc, #480]	@ (8006f3c <main+0x17a0>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006d60:	1ad3      	subs	r3, r2, r3
 8006d62:	2b63      	cmp	r3, #99	@ 0x63
 8006d64:	d959      	bls.n	8006e1a <main+0x167e>
            path_change+=1;
 8006d66:	4b70      	ldr	r3, [pc, #448]	@ (8006f28 <main+0x178c>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	4a6e      	ldr	r2, [pc, #440]	@ (8006f28 <main+0x178c>)
 8006d6e:	6013      	str	r3, [r2, #0]
            flag = true;
 8006d70:	4b71      	ldr	r3, [pc, #452]	@ (8006f38 <main+0x179c>)
 8006d72:	2201      	movs	r2, #1
 8006d74:	701a      	strb	r2, [r3, #0]
        {
 8006d76:	e050      	b.n	8006e1a <main+0x167e>
          }
        }else if (distances[0]>=70 && mean[0]>=70 && path_change==1)
 8006d78:	4b6c      	ldr	r3, [pc, #432]	@ (8006f2c <main+0x1790>)
 8006d7a:	edd3 7a00 	vldr	s15, [r3]
 8006d7e:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8006f30 <main+0x1794>
 8006d82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d8a:	da00      	bge.n	8006d8e <main+0x15f2>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 8006d8c:	e1e9      	b.n	8007162 <main+0x19c6>
        }else if (distances[0]>=70 && mean[0]>=70 && path_change==1)
 8006d8e:	4b69      	ldr	r3, [pc, #420]	@ (8006f34 <main+0x1798>)
 8006d90:	edd3 7a00 	vldr	s15, [r3]
 8006d94:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8006f30 <main+0x1794>
 8006d98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006da0:	da00      	bge.n	8006da4 <main+0x1608>
      break;
 8006da2:	e1de      	b.n	8007162 <main+0x19c6>
        }else if (distances[0]>=70 && mean[0]>=70 && path_change==1)
 8006da4:	4b60      	ldr	r3, [pc, #384]	@ (8006f28 <main+0x178c>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	f040 81da 	bne.w	8007162 <main+0x19c6>
          if(flag){
 8006dae:	4b62      	ldr	r3, [pc, #392]	@ (8006f38 <main+0x179c>)
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d007      	beq.n	8006dc6 <main+0x162a>
            time_start = HAL_GetTick();
 8006db6:	f002 fe99 	bl	8009aec <HAL_GetTick>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	4a5f      	ldr	r2, [pc, #380]	@ (8006f3c <main+0x17a0>)
 8006dbe:	6013      	str	r3, [r2, #0]
            flag = false;
 8006dc0:	4b5d      	ldr	r3, [pc, #372]	@ (8006f38 <main+0x179c>)
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 8006dc6:	f002 fe91 	bl	8009aec <HAL_GetTick>
 8006dca:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
          if(time - time_start >=100){
 8006dce:	4b5b      	ldr	r3, [pc, #364]	@ (8006f3c <main+0x17a0>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	2b63      	cmp	r3, #99	@ 0x63
 8006dda:	f240 81c2 	bls.w	8007162 <main+0x19c6>
            path_change+=1;
 8006dde:	4b52      	ldr	r3, [pc, #328]	@ (8006f28 <main+0x178c>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3301      	adds	r3, #1
 8006de4:	4a50      	ldr	r2, [pc, #320]	@ (8006f28 <main+0x178c>)
 8006de6:	6013      	str	r3, [r2, #0]
            flag = true;
 8006de8:	4b53      	ldr	r3, [pc, #332]	@ (8006f38 <main+0x179c>)
 8006dea:	2201      	movs	r2, #1
 8006dec:	701a      	strb	r2, [r3, #0]
      break;
 8006dee:	e1b8      	b.n	8007162 <main+0x19c6>
        path_change = 0;
 8006df0:	4b4d      	ldr	r3, [pc, #308]	@ (8006f28 <main+0x178c>)
 8006df2:	2200      	movs	r2, #0
 8006df4:	601a      	str	r2, [r3, #0]
        path +=1;
 8006df6:	4b52      	ldr	r3, [pc, #328]	@ (8006f40 <main+0x17a4>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	4a50      	ldr	r2, [pc, #320]	@ (8006f40 <main+0x17a4>)
 8006dfe:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 8006e00:	4850      	ldr	r0, [pc, #320]	@ (8006f44 <main+0x17a8>)
 8006e02:	f001 f8cf 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_rear);
 8006e06:	4850      	ldr	r0, [pc, #320]	@ (8006f48 <main+0x17ac>)
 8006e08:	f001 f8cc 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_front);
 8006e0c:	484f      	ldr	r0, [pc, #316]	@ (8006f4c <main+0x17b0>)
 8006e0e:	f001 f8c9 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_position);
 8006e12:	484f      	ldr	r0, [pc, #316]	@ (8006f50 <main+0x17b4>)
 8006e14:	f001 f8c6 	bl	8007fa4 <PID_Reset>
      break;
 8006e18:	e1a3      	b.n	8007162 <main+0x19c6>
        {
 8006e1a:	bf00      	nop
      break;
 8006e1c:	e1a1      	b.n	8007162 <main+0x19c6>

    case 11:{
      // 
      const float TARGET_DISTANCE = 80.0f;   // 
 8006e1e:	4b4d      	ldr	r3, [pc, #308]	@ (8006f54 <main+0x17b8>)
 8006e20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      const float DECEL_RANGE = 100.0f;      // 70~170mm
 8006e24:	4b4c      	ldr	r3, [pc, #304]	@ (8006f58 <main+0x17bc>)
 8006e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      const uint8_t MIN_SPEED = -4;          // 
 8006e2a:	23fc      	movs	r3, #252	@ 0xfc
 8006e2c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
      const uint8_t MAX_SPEED = -60;          // 
 8006e30:	23c4      	movs	r3, #196	@ 0xc4
 8006e32:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
  
      // 4
      float current_distance = distances[0]; 
 8006e36:	4b3d      	ldr	r3, [pc, #244]	@ (8006f2c <main+0x1790>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  
      // 
      uint8_t motor_speed = MAX_SPEED;  // 
 8006e3e:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8006e42:	f887 30f5 	strb.w	r3, [r7, #245]	@ 0xf5
  
      if (current_distance <= TARGET_DISTANCE) {
 8006e46:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8006e4a:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8006e4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e56:	d814      	bhi.n	8006e82 <main+0x16e6>
          // 370mm
          motor_speed = MIN_SPEED;
 8006e58:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006e5c:	f887 30f5 	strb.w	r3, [r7, #245]	@ 0xf5
  
          // 
          if(current_distance<=50) {
 8006e60:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8006e64:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8006f5c <main+0x17c0>
 8006e68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e70:	d87a      	bhi.n	8006f68 <main+0x17cc>
            path += 1;
 8006e72:	4b33      	ldr	r3, [pc, #204]	@ (8006f40 <main+0x17a4>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	3301      	adds	r3, #1
 8006e78:	4a31      	ldr	r2, [pc, #196]	@ (8006f40 <main+0x17a4>)
 8006e7a:	6013      	str	r3, [r2, #0]
            PID_ResetAll(); // PID
 8006e7c:	f7fe fc76 	bl	800576c <PID_ResetAll>
 8006e80:	e072      	b.n	8006f68 <main+0x17cc>
          }
      } 
      else if (current_distance <= (TARGET_DISTANCE + DECEL_RANGE)) {
 8006e82:	ed97 7a36 	vldr	s14, [r7, #216]	@ 0xd8
 8006e86:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8006e8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e8e:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8006e92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e9a:	d861      	bhi.n	8006f60 <main+0x17c4>
          // 270~170mm
          // 170mm->60, 70mm->10
          float distance_from_target = current_distance - TARGET_DISTANCE;
 8006e9c:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8006ea0:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8006ea4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ea8:	edc7 7a32 	vstr	s15, [r7, #200]	@ 0xc8
          float ratio = 1.0f - (distance_from_target / DECEL_RANGE);
 8006eac:	edd7 6a32 	vldr	s13, [r7, #200]	@ 0xc8
 8006eb0:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 8006eb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006eb8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ebc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ec0:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4
          motor_speed = MIN_SPEED + (uint8_t)((MAX_SPEED - MIN_SPEED) * ratio);
 8006ec4:	f897 20d2 	ldrb.w	r2, [r7, #210]	@ 0xd2
 8006ec8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	ee07 3a90 	vmov	s15, r3
 8006ed2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006ed6:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8006eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ede:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ee2:	edc7 7a01 	vstr	s15, [r7, #4]
 8006ee6:	793b      	ldrb	r3, [r7, #4]
 8006ee8:	b2da      	uxtb	r2, r3
 8006eea:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006eee:	4413      	add	r3, r2
 8006ef0:	f887 30f5 	strb.w	r3, [r7, #245]	@ 0xf5
          motor_speed = CLAMP(motor_speed, MIN_SPEED, MAX_SPEED);
 8006ef4:	f897 20f5 	ldrb.w	r2, [r7, #245]	@ 0xf5
 8006ef8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d308      	bcc.n	8006f12 <main+0x1776>
 8006f00:	f897 20f5 	ldrb.w	r2, [r7, #245]	@ 0xf5
 8006f04:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	bf28      	it	cs
 8006f0c:	4613      	movcs	r3, r2
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	e001      	b.n	8006f16 <main+0x177a>
 8006f12:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006f16:	f887 30f5 	strb.w	r3, [r7, #245]	@ 0xf5
 8006f1a:	e025      	b.n	8006f68 <main+0x17cc>
 8006f1c:	20000511 	.word	0x20000511
 8006f20:	20000514 	.word	0x20000514
 8006f24:	20000518 	.word	0x20000518
 8006f28:	20000418 	.word	0x20000418
 8006f2c:	20000038 	.word	0x20000038
 8006f30:	428c0000 	.word	0x428c0000
 8006f34:	20000434 	.word	0x20000434
 8006f38:	2000004d 	.word	0x2000004d
 8006f3c:	20000420 	.word	0x20000420
 8006f40:	20000414 	.word	0x20000414
 8006f44:	20000074 	.word	0x20000074
 8006f48:	200000a4 	.word	0x200000a4
 8006f4c:	2000008c 	.word	0x2000008c
 8006f50:	200000bc 	.word	0x200000bc
 8006f54:	42a00000 	.word	0x42a00000
 8006f58:	42c80000 	.word	0x42c80000
 8006f5c:	42480000 	.word	0x42480000
      }
      else {
          // 1>170mm
          motor_speed = MAX_SPEED;
 8006f60:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8006f64:	f887 30f5 	strb.w	r3, [r7, #245]	@ 0xf5
      }
  
      // 
      static uint8_t last_speed = 0;
      motor_speed = smooth_speed_transition(last_speed, motor_speed);
 8006f68:	4b82      	ldr	r3, [pc, #520]	@ (8007174 <main+0x19d8>)
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	f897 20f5 	ldrb.w	r2, [r7, #245]	@ 0xf5
 8006f70:	4611      	mov	r1, r2
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fe fbac 	bl	80056d0 <smooth_speed_transition>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	f887 30f5 	strb.w	r3, [r7, #245]	@ 0xf5
      last_speed = motor_speed;
 8006f7e:	4a7d      	ldr	r2, [pc, #500]	@ (8007174 <main+0x19d8>)
 8006f80:	f897 30f5 	ldrb.w	r3, [r7, #245]	@ 0xf5
 8006f84:	7013      	strb	r3, [r2, #0]
  
      Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, motor_speed, &yaw, &target_yaw);
 8006f86:	f897 30f5 	ldrb.w	r3, [r7, #245]	@ 0xf5
 8006f8a:	b21b      	sxth	r3, r3
 8006f8c:	4a7a      	ldr	r2, [pc, #488]	@ (8007178 <main+0x19dc>)
 8006f8e:	9202      	str	r2, [sp, #8]
 8006f90:	4a7a      	ldr	r2, [pc, #488]	@ (800717c <main+0x19e0>)
 8006f92:	9201      	str	r2, [sp, #4]
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	2303      	movs	r3, #3
 8006f98:	2202      	movs	r2, #2
 8006f9a:	2101      	movs	r1, #1
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	f000 fb3d 	bl	800761c <Motor_Rightward>
  
      OLED_ShowNum(4, 4, motor_speed, 2);
 8006fa2:	f897 20f5 	ldrb.w	r2, [r7, #245]	@ 0xf5
 8006fa6:	2302      	movs	r3, #2
 8006fa8:	2104      	movs	r1, #4
 8006faa:	2004      	movs	r0, #4
 8006fac:	f7fd fefe 	bl	8004dac <OLED_ShowNum>
      break;
 8006fb0:	e0dd      	b.n	800716e <main+0x19d2>
  }

    case 12:

      if (path_change!=2)
 8006fb2:	4b73      	ldr	r3, [pc, #460]	@ (8007180 <main+0x19e4>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	f000 80b0 	beq.w	800711c <main+0x1980>
      {
        if ((distances[3]>=70 && mean[3]>=70 && path_change==0)||(distances[3]<=70 && mean[3]<=70 && path_change==1))
 8006fbc:	4b71      	ldr	r3, [pc, #452]	@ (8007184 <main+0x19e8>)
 8006fbe:	edd3 7a03 	vldr	s15, [r3, #12]
 8006fc2:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8007188 <main+0x19ec>
 8006fc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fce:	db0d      	blt.n	8006fec <main+0x1850>
 8006fd0:	4b6e      	ldr	r3, [pc, #440]	@ (800718c <main+0x19f0>)
 8006fd2:	edd3 7a03 	vldr	s15, [r3, #12]
 8006fd6:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8007188 <main+0x19ec>
 8006fda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fe2:	db03      	blt.n	8006fec <main+0x1850>
 8006fe4:	4b66      	ldr	r3, [pc, #408]	@ (8007180 <main+0x19e4>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d017      	beq.n	800701c <main+0x1880>
 8006fec:	4b65      	ldr	r3, [pc, #404]	@ (8007184 <main+0x19e8>)
 8006fee:	edd3 7a03 	vldr	s15, [r3, #12]
 8006ff2:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8007188 <main+0x19ec>
 8006ff6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ffe:	d81b      	bhi.n	8007038 <main+0x189c>
 8007000:	4b62      	ldr	r3, [pc, #392]	@ (800718c <main+0x19f0>)
 8007002:	edd3 7a03 	vldr	s15, [r3, #12]
 8007006:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8007188 <main+0x19ec>
 800700a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800700e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007012:	d811      	bhi.n	8007038 <main+0x189c>
 8007014:	4b5a      	ldr	r3, [pc, #360]	@ (8007180 <main+0x19e4>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2b01      	cmp	r3, #1
 800701a:	d10d      	bne.n	8007038 <main+0x189c>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 800701c:	4b56      	ldr	r3, [pc, #344]	@ (8007178 <main+0x19dc>)
 800701e:	9302      	str	r3, [sp, #8]
 8007020:	4b56      	ldr	r3, [pc, #344]	@ (800717c <main+0x19e0>)
 8007022:	9301      	str	r3, [sp, #4]
 8007024:	f06f 031d 	mvn.w	r3, #29
 8007028:	9300      	str	r3, [sp, #0]
 800702a:	2303      	movs	r3, #3
 800702c:	2202      	movs	r2, #2
 800702e:	2101      	movs	r1, #1
 8007030:	2000      	movs	r0, #0
 8007032:	f000 fd17 	bl	8007a64 <Motor_Straight>
 8007036:	e087      	b.n	8007148 <main+0x19ac>
        }else if (distances[3]<=70 && mean[3]<=70 && path_change==0)
 8007038:	4b52      	ldr	r3, [pc, #328]	@ (8007184 <main+0x19e8>)
 800703a:	edd3 7a03 	vldr	s15, [r3, #12]
 800703e:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8007188 <main+0x19ec>
 8007042:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800704a:	d82d      	bhi.n	80070a8 <main+0x190c>
 800704c:	4b4f      	ldr	r3, [pc, #316]	@ (800718c <main+0x19f0>)
 800704e:	edd3 7a03 	vldr	s15, [r3, #12]
 8007052:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8007188 <main+0x19ec>
 8007056:	eef4 7ac7 	vcmpe.f32	s15, s14
 800705a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800705e:	d823      	bhi.n	80070a8 <main+0x190c>
 8007060:	4b47      	ldr	r3, [pc, #284]	@ (8007180 <main+0x19e4>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d11f      	bne.n	80070a8 <main+0x190c>
        {
          if(flag){
 8007068:	4b49      	ldr	r3, [pc, #292]	@ (8007190 <main+0x19f4>)
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d007      	beq.n	8007080 <main+0x18e4>
            time_start = HAL_GetTick();
 8007070:	f002 fd3c 	bl	8009aec <HAL_GetTick>
 8007074:	4603      	mov	r3, r0
 8007076:	4a47      	ldr	r2, [pc, #284]	@ (8007194 <main+0x19f8>)
 8007078:	6013      	str	r3, [r2, #0]
            flag = false;
 800707a:	4b45      	ldr	r3, [pc, #276]	@ (8007190 <main+0x19f4>)
 800707c:	2200      	movs	r2, #0
 800707e:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 8007080:	f002 fd34 	bl	8009aec <HAL_GetTick>
 8007084:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
          if(time - time_start >=100){
 8007088:	4b42      	ldr	r3, [pc, #264]	@ (8007194 <main+0x19f8>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	2b63      	cmp	r3, #99	@ 0x63
 8007094:	d957      	bls.n	8007146 <main+0x19aa>
            path_change+=1;
 8007096:	4b3a      	ldr	r3, [pc, #232]	@ (8007180 <main+0x19e4>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	3301      	adds	r3, #1
 800709c:	4a38      	ldr	r2, [pc, #224]	@ (8007180 <main+0x19e4>)
 800709e:	6013      	str	r3, [r2, #0]
            flag = true;
 80070a0:	4b3b      	ldr	r3, [pc, #236]	@ (8007190 <main+0x19f4>)
 80070a2:	2201      	movs	r2, #1
 80070a4:	701a      	strb	r2, [r3, #0]
        {
 80070a6:	e04e      	b.n	8007146 <main+0x19aa>
          }
        }else if (distances[3]>=70 && mean[3]>=70 && path_change==1)
 80070a8:	4b36      	ldr	r3, [pc, #216]	@ (8007184 <main+0x19e8>)
 80070aa:	edd3 7a03 	vldr	s15, [r3, #12]
 80070ae:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007188 <main+0x19ec>
 80070b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ba:	da00      	bge.n	80070be <main+0x1922>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 80070bc:	e054      	b.n	8007168 <main+0x19cc>
        }else if (distances[3]>=70 && mean[3]>=70 && path_change==1)
 80070be:	4b33      	ldr	r3, [pc, #204]	@ (800718c <main+0x19f0>)
 80070c0:	edd3 7a03 	vldr	s15, [r3, #12]
 80070c4:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8007188 <main+0x19ec>
 80070c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070d0:	da00      	bge.n	80070d4 <main+0x1938>
      break;
 80070d2:	e049      	b.n	8007168 <main+0x19cc>
        }else if (distances[3]>=70 && mean[3]>=70 && path_change==1)
 80070d4:	4b2a      	ldr	r3, [pc, #168]	@ (8007180 <main+0x19e4>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d145      	bne.n	8007168 <main+0x19cc>
          if(flag){
 80070dc:	4b2c      	ldr	r3, [pc, #176]	@ (8007190 <main+0x19f4>)
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d007      	beq.n	80070f4 <main+0x1958>
            time_start = HAL_GetTick();
 80070e4:	f002 fd02 	bl	8009aec <HAL_GetTick>
 80070e8:	4603      	mov	r3, r0
 80070ea:	4a2a      	ldr	r2, [pc, #168]	@ (8007194 <main+0x19f8>)
 80070ec:	6013      	str	r3, [r2, #0]
            flag = false;
 80070ee:	4b28      	ldr	r3, [pc, #160]	@ (8007190 <main+0x19f4>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 80070f4:	f002 fcfa 	bl	8009aec <HAL_GetTick>
 80070f8:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
          if(time - time_start >=100){
 80070fc:	4b25      	ldr	r3, [pc, #148]	@ (8007194 <main+0x19f8>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	2b63      	cmp	r3, #99	@ 0x63
 8007108:	d92e      	bls.n	8007168 <main+0x19cc>
            path_change+=1;
 800710a:	4b1d      	ldr	r3, [pc, #116]	@ (8007180 <main+0x19e4>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	3301      	adds	r3, #1
 8007110:	4a1b      	ldr	r2, [pc, #108]	@ (8007180 <main+0x19e4>)
 8007112:	6013      	str	r3, [r2, #0]
            flag = true;
 8007114:	4b1e      	ldr	r3, [pc, #120]	@ (8007190 <main+0x19f4>)
 8007116:	2201      	movs	r2, #1
 8007118:	701a      	strb	r2, [r3, #0]
      break;
 800711a:	e025      	b.n	8007168 <main+0x19cc>
        path_change = 0;
 800711c:	4b18      	ldr	r3, [pc, #96]	@ (8007180 <main+0x19e4>)
 800711e:	2200      	movs	r2, #0
 8007120:	601a      	str	r2, [r3, #0]
        path +=1;
 8007122:	4b1d      	ldr	r3, [pc, #116]	@ (8007198 <main+0x19fc>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	3301      	adds	r3, #1
 8007128:	4a1b      	ldr	r2, [pc, #108]	@ (8007198 <main+0x19fc>)
 800712a:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 800712c:	481b      	ldr	r0, [pc, #108]	@ (800719c <main+0x1a00>)
 800712e:	f000 ff39 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_rear);
 8007132:	481b      	ldr	r0, [pc, #108]	@ (80071a0 <main+0x1a04>)
 8007134:	f000 ff36 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_front);
 8007138:	481a      	ldr	r0, [pc, #104]	@ (80071a4 <main+0x1a08>)
 800713a:	f000 ff33 	bl	8007fa4 <PID_Reset>
        PID_Reset(&pid_position);
 800713e:	481a      	ldr	r0, [pc, #104]	@ (80071a8 <main+0x1a0c>)
 8007140:	f000 ff30 	bl	8007fa4 <PID_Reset>
      break;
 8007144:	e010      	b.n	8007168 <main+0x19cc>
        {
 8007146:	bf00      	nop
      break;
 8007148:	e00e      	b.n	8007168 <main+0x19cc>
      break;
 800714a:	bf00      	nop
 800714c:	f7fe bc67 	b.w	8005a1e <main+0x282>
      break;
 8007150:	bf00      	nop
 8007152:	f7fe bc64 	b.w	8005a1e <main+0x282>
      break;
 8007156:	bf00      	nop
 8007158:	f7fe bc61 	b.w	8005a1e <main+0x282>
      break;
 800715c:	bf00      	nop
 800715e:	f7fe bc5e 	b.w	8005a1e <main+0x282>
      break;
 8007162:	bf00      	nop
 8007164:	f7fe bc5b 	b.w	8005a1e <main+0x282>
      break;
 8007168:	bf00      	nop
 800716a:	f7fe bc58 	b.w	8005a1e <main+0x282>
  {
 800716e:	f7fe bc56 	b.w	8005a1e <main+0x282>
 8007172:	bf00      	nop
 8007174:	20000512 	.word	0x20000512
 8007178:	20000514 	.word	0x20000514
 800717c:	20000518 	.word	0x20000518
 8007180:	20000418 	.word	0x20000418
 8007184:	20000038 	.word	0x20000038
 8007188:	428c0000 	.word	0x428c0000
 800718c:	20000434 	.word	0x20000434
 8007190:	2000004d 	.word	0x2000004d
 8007194:	20000420 	.word	0x20000420
 8007198:	20000414 	.word	0x20000414
 800719c:	20000074 	.word	0x20000074
 80071a0:	200000a4 	.word	0x200000a4
 80071a4:	2000008c 	.word	0x2000008c
 80071a8:	200000bc 	.word	0x200000bc

080071ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b094      	sub	sp, #80	@ 0x50
 80071b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80071b2:	f107 0320 	add.w	r3, r7, #32
 80071b6:	2230      	movs	r2, #48	@ 0x30
 80071b8:	2100      	movs	r1, #0
 80071ba:	4618      	mov	r0, r3
 80071bc:	f007 fdb2 	bl	800ed24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80071c0:	f107 030c 	add.w	r3, r7, #12
 80071c4:	2200      	movs	r2, #0
 80071c6:	601a      	str	r2, [r3, #0]
 80071c8:	605a      	str	r2, [r3, #4]
 80071ca:	609a      	str	r2, [r3, #8]
 80071cc:	60da      	str	r2, [r3, #12]
 80071ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80071d0:	2300      	movs	r3, #0
 80071d2:	60bb      	str	r3, [r7, #8]
 80071d4:	4b28      	ldr	r3, [pc, #160]	@ (8007278 <SystemClock_Config+0xcc>)
 80071d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d8:	4a27      	ldr	r2, [pc, #156]	@ (8007278 <SystemClock_Config+0xcc>)
 80071da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071de:	6413      	str	r3, [r2, #64]	@ 0x40
 80071e0:	4b25      	ldr	r3, [pc, #148]	@ (8007278 <SystemClock_Config+0xcc>)
 80071e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071e8:	60bb      	str	r3, [r7, #8]
 80071ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80071ec:	2300      	movs	r3, #0
 80071ee:	607b      	str	r3, [r7, #4]
 80071f0:	4b22      	ldr	r3, [pc, #136]	@ (800727c <SystemClock_Config+0xd0>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a21      	ldr	r2, [pc, #132]	@ (800727c <SystemClock_Config+0xd0>)
 80071f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80071fa:	6013      	str	r3, [r2, #0]
 80071fc:	4b1f      	ldr	r3, [pc, #124]	@ (800727c <SystemClock_Config+0xd0>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007204:	607b      	str	r3, [r7, #4]
 8007206:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007208:	2302      	movs	r3, #2
 800720a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800720c:	2301      	movs	r3, #1
 800720e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007210:	2310      	movs	r3, #16
 8007212:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007214:	2302      	movs	r3, #2
 8007216:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007218:	2300      	movs	r3, #0
 800721a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800721c:	2308      	movs	r3, #8
 800721e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8007220:	23a8      	movs	r3, #168	@ 0xa8
 8007222:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007224:	2302      	movs	r3, #2
 8007226:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8007228:	2304      	movs	r3, #4
 800722a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800722c:	f107 0320 	add.w	r3, r7, #32
 8007230:	4618      	mov	r0, r3
 8007232:	f004 f9b9 	bl	800b5a8 <HAL_RCC_OscConfig>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d001      	beq.n	8007240 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800723c:	f000 f820 	bl	8007280 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007240:	230f      	movs	r3, #15
 8007242:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007244:	2302      	movs	r3, #2
 8007246:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007248:	2300      	movs	r3, #0
 800724a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800724c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8007250:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007252:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007256:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8007258:	f107 030c 	add.w	r3, r7, #12
 800725c:	2105      	movs	r1, #5
 800725e:	4618      	mov	r0, r3
 8007260:	f004 fc1a 	bl	800ba98 <HAL_RCC_ClockConfig>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	d001      	beq.n	800726e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800726a:	f000 f809 	bl	8007280 <Error_Handler>
  }
}
 800726e:	bf00      	nop
 8007270:	3750      	adds	r7, #80	@ 0x50
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	40023800 	.word	0x40023800
 800727c:	40007000 	.word	0x40007000

08007280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007280:	b480      	push	{r7}
 8007282:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007284:	b672      	cpsid	i
}
 8007286:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007288:	bf00      	nop
 800728a:	e7fd      	b.n	8007288 <Error_Handler+0x8>

0800728c <Motor_Init>:
void Motor_Init(Motor_ID id,
                TIM_HandleTypeDef* pwm_tim, uint32_t pwm_ch,
                GPIO_TypeDef* in1_port, uint16_t in1_pin,
                GPIO_TypeDef* in2_port, uint16_t in2_pin,
                TIM_HandleTypeDef* encoder_tim)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	60b9      	str	r1, [r7, #8]
 8007294:	607a      	str	r2, [r7, #4]
 8007296:	603b      	str	r3, [r7, #0]
 8007298:	4603      	mov	r3, r0
 800729a:	73fb      	strb	r3, [r7, #15]
    motors[id].pwm_tim = pwm_tim;
 800729c:	7bfa      	ldrb	r2, [r7, #15]
 800729e:	4938      	ldr	r1, [pc, #224]	@ (8007380 <Motor_Init+0xf4>)
 80072a0:	4613      	mov	r3, r2
 80072a2:	00db      	lsls	r3, r3, #3
 80072a4:	4413      	add	r3, r2
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	440b      	add	r3, r1
 80072aa:	68ba      	ldr	r2, [r7, #8]
 80072ac:	601a      	str	r2, [r3, #0]
    motors[id].pwm_channel = pwm_ch;
 80072ae:	7bfa      	ldrb	r2, [r7, #15]
 80072b0:	4933      	ldr	r1, [pc, #204]	@ (8007380 <Motor_Init+0xf4>)
 80072b2:	4613      	mov	r3, r2
 80072b4:	00db      	lsls	r3, r3, #3
 80072b6:	4413      	add	r3, r2
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	440b      	add	r3, r1
 80072bc:	3304      	adds	r3, #4
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	601a      	str	r2, [r3, #0]

    motors[id].in1_port = in1_port;
 80072c2:	7bfa      	ldrb	r2, [r7, #15]
 80072c4:	492e      	ldr	r1, [pc, #184]	@ (8007380 <Motor_Init+0xf4>)
 80072c6:	4613      	mov	r3, r2
 80072c8:	00db      	lsls	r3, r3, #3
 80072ca:	4413      	add	r3, r2
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	440b      	add	r3, r1
 80072d0:	3308      	adds	r3, #8
 80072d2:	683a      	ldr	r2, [r7, #0]
 80072d4:	601a      	str	r2, [r3, #0]
    motors[id].in1_pin = in1_pin;
 80072d6:	7bfa      	ldrb	r2, [r7, #15]
 80072d8:	4929      	ldr	r1, [pc, #164]	@ (8007380 <Motor_Init+0xf4>)
 80072da:	4613      	mov	r3, r2
 80072dc:	00db      	lsls	r3, r3, #3
 80072de:	4413      	add	r3, r2
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	440b      	add	r3, r1
 80072e4:	330c      	adds	r3, #12
 80072e6:	8b3a      	ldrh	r2, [r7, #24]
 80072e8:	801a      	strh	r2, [r3, #0]
    motors[id].in2_port = in2_port;
 80072ea:	7bfa      	ldrb	r2, [r7, #15]
 80072ec:	4924      	ldr	r1, [pc, #144]	@ (8007380 <Motor_Init+0xf4>)
 80072ee:	4613      	mov	r3, r2
 80072f0:	00db      	lsls	r3, r3, #3
 80072f2:	4413      	add	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	440b      	add	r3, r1
 80072f8:	3310      	adds	r3, #16
 80072fa:	69fa      	ldr	r2, [r7, #28]
 80072fc:	601a      	str	r2, [r3, #0]
    motors[id].in2_pin = in2_pin;
 80072fe:	7bfa      	ldrb	r2, [r7, #15]
 8007300:	491f      	ldr	r1, [pc, #124]	@ (8007380 <Motor_Init+0xf4>)
 8007302:	4613      	mov	r3, r2
 8007304:	00db      	lsls	r3, r3, #3
 8007306:	4413      	add	r3, r2
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	440b      	add	r3, r1
 800730c:	3314      	adds	r3, #20
 800730e:	8c3a      	ldrh	r2, [r7, #32]
 8007310:	801a      	strh	r2, [r3, #0]

    motors[id].encoder_tim = encoder_tim;
 8007312:	7bfa      	ldrb	r2, [r7, #15]
 8007314:	491a      	ldr	r1, [pc, #104]	@ (8007380 <Motor_Init+0xf4>)
 8007316:	4613      	mov	r3, r2
 8007318:	00db      	lsls	r3, r3, #3
 800731a:	4413      	add	r3, r2
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	440b      	add	r3, r1
 8007320:	3318      	adds	r3, #24
 8007322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007324:	601a      	str	r2, [r3, #0]
    motors[id].encoder_offset = 0;
 8007326:	7bfa      	ldrb	r2, [r7, #15]
 8007328:	4915      	ldr	r1, [pc, #84]	@ (8007380 <Motor_Init+0xf4>)
 800732a:	4613      	mov	r3, r2
 800732c:	00db      	lsls	r3, r3, #3
 800732e:	4413      	add	r3, r2
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	440b      	add	r3, r1
 8007334:	331c      	adds	r3, #28
 8007336:	2200      	movs	r2, #0
 8007338:	601a      	str	r2, [r3, #0]
    motors[id].encoder_total = 0;
 800733a:	7bfa      	ldrb	r2, [r7, #15]
 800733c:	4910      	ldr	r1, [pc, #64]	@ (8007380 <Motor_Init+0xf4>)
 800733e:	4613      	mov	r3, r2
 8007340:	00db      	lsls	r3, r3, #3
 8007342:	4413      	add	r3, r2
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	440b      	add	r3, r1
 8007348:	3320      	adds	r3, #32
 800734a:	2200      	movs	r2, #0
 800734c:	601a      	str	r2, [r3, #0]

    HAL_TIM_PWM_Start(pwm_tim, pwm_ch);
 800734e:	6879      	ldr	r1, [r7, #4]
 8007350:	68b8      	ldr	r0, [r7, #8]
 8007352:	f004 fe93 	bl	800c07c <HAL_TIM_PWM_Start>
    HAL_TIM_Encoder_Start(encoder_tim, TIM_CHANNEL_1|TIM_CHANNEL_2);
 8007356:	2104      	movs	r1, #4
 8007358:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800735a:	f004 fffd 	bl	800c358 <HAL_TIM_Encoder_Start>
    motors[id].encoder_offset = (int32_t)__HAL_TIM_GET_COUNTER(encoder_tim);
 800735e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007364:	7bfa      	ldrb	r2, [r7, #15]
 8007366:	4618      	mov	r0, r3
 8007368:	4905      	ldr	r1, [pc, #20]	@ (8007380 <Motor_Init+0xf4>)
 800736a:	4613      	mov	r3, r2
 800736c:	00db      	lsls	r3, r3, #3
 800736e:	4413      	add	r3, r2
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	440b      	add	r3, r1
 8007374:	331c      	adds	r3, #28
 8007376:	6018      	str	r0, [r3, #0]
}
 8007378:	bf00      	nop
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}
 8007380:	2000037c 	.word	0x2000037c

08007384 <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_ID id, int16_t speed)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	4603      	mov	r3, r0
 800738c:	460a      	mov	r2, r1
 800738e:	71fb      	strb	r3, [r7, #7]
 8007390:	4613      	mov	r3, r2
 8007392:	80bb      	strh	r3, [r7, #4]
    speed = (speed > 100) ? 100 : (speed < -100) ? -100 : speed;
 8007394:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007398:	2b64      	cmp	r3, #100	@ 0x64
 800739a:	dc08      	bgt.n	80073ae <Motor_SetSpeed+0x2a>
 800739c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80073a0:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 80073a4:	4293      	cmp	r3, r2
 80073a6:	bfb8      	it	lt
 80073a8:	4613      	movlt	r3, r2
 80073aa:	b21b      	sxth	r3, r3
 80073ac:	e000      	b.n	80073b0 <Motor_SetSpeed+0x2c>
 80073ae:	2364      	movs	r3, #100	@ 0x64
 80073b0:	80bb      	strh	r3, [r7, #4]

    if(speed >= 0) {
 80073b2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	db2c      	blt.n	8007414 <Motor_SetSpeed+0x90>
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_SET);
 80073ba:	79fa      	ldrb	r2, [r7, #7]
 80073bc:	495e      	ldr	r1, [pc, #376]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 80073be:	4613      	mov	r3, r2
 80073c0:	00db      	lsls	r3, r3, #3
 80073c2:	4413      	add	r3, r2
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	440b      	add	r3, r1
 80073c8:	3308      	adds	r3, #8
 80073ca:	6818      	ldr	r0, [r3, #0]
 80073cc:	79fa      	ldrb	r2, [r7, #7]
 80073ce:	495a      	ldr	r1, [pc, #360]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 80073d0:	4613      	mov	r3, r2
 80073d2:	00db      	lsls	r3, r3, #3
 80073d4:	4413      	add	r3, r2
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	440b      	add	r3, r1
 80073da:	330c      	adds	r3, #12
 80073dc:	881b      	ldrh	r3, [r3, #0]
 80073de:	2201      	movs	r2, #1
 80073e0:	4619      	mov	r1, r3
 80073e2:	f002 ff0b 	bl	800a1fc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_RESET);
 80073e6:	79fa      	ldrb	r2, [r7, #7]
 80073e8:	4953      	ldr	r1, [pc, #332]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 80073ea:	4613      	mov	r3, r2
 80073ec:	00db      	lsls	r3, r3, #3
 80073ee:	4413      	add	r3, r2
 80073f0:	009b      	lsls	r3, r3, #2
 80073f2:	440b      	add	r3, r1
 80073f4:	3310      	adds	r3, #16
 80073f6:	6818      	ldr	r0, [r3, #0]
 80073f8:	79fa      	ldrb	r2, [r7, #7]
 80073fa:	494f      	ldr	r1, [pc, #316]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 80073fc:	4613      	mov	r3, r2
 80073fe:	00db      	lsls	r3, r3, #3
 8007400:	4413      	add	r3, r2
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	440b      	add	r3, r1
 8007406:	3314      	adds	r3, #20
 8007408:	881b      	ldrh	r3, [r3, #0]
 800740a:	2200      	movs	r2, #0
 800740c:	4619      	mov	r1, r3
 800740e:	f002 fef5 	bl	800a1fc <HAL_GPIO_WritePin>
 8007412:	e02f      	b.n	8007474 <Motor_SetSpeed+0xf0>
    } else {
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_RESET);
 8007414:	79fa      	ldrb	r2, [r7, #7]
 8007416:	4948      	ldr	r1, [pc, #288]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 8007418:	4613      	mov	r3, r2
 800741a:	00db      	lsls	r3, r3, #3
 800741c:	4413      	add	r3, r2
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	440b      	add	r3, r1
 8007422:	3308      	adds	r3, #8
 8007424:	6818      	ldr	r0, [r3, #0]
 8007426:	79fa      	ldrb	r2, [r7, #7]
 8007428:	4943      	ldr	r1, [pc, #268]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 800742a:	4613      	mov	r3, r2
 800742c:	00db      	lsls	r3, r3, #3
 800742e:	4413      	add	r3, r2
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	440b      	add	r3, r1
 8007434:	330c      	adds	r3, #12
 8007436:	881b      	ldrh	r3, [r3, #0]
 8007438:	2200      	movs	r2, #0
 800743a:	4619      	mov	r1, r3
 800743c:	f002 fede 	bl	800a1fc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_SET);
 8007440:	79fa      	ldrb	r2, [r7, #7]
 8007442:	493d      	ldr	r1, [pc, #244]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 8007444:	4613      	mov	r3, r2
 8007446:	00db      	lsls	r3, r3, #3
 8007448:	4413      	add	r3, r2
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	440b      	add	r3, r1
 800744e:	3310      	adds	r3, #16
 8007450:	6818      	ldr	r0, [r3, #0]
 8007452:	79fa      	ldrb	r2, [r7, #7]
 8007454:	4938      	ldr	r1, [pc, #224]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 8007456:	4613      	mov	r3, r2
 8007458:	00db      	lsls	r3, r3, #3
 800745a:	4413      	add	r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	440b      	add	r3, r1
 8007460:	3314      	adds	r3, #20
 8007462:	881b      	ldrh	r3, [r3, #0]
 8007464:	2201      	movs	r2, #1
 8007466:	4619      	mov	r1, r3
 8007468:	f002 fec8 	bl	800a1fc <HAL_GPIO_WritePin>
        speed = -speed;
 800746c:	88bb      	ldrh	r3, [r7, #4]
 800746e:	425b      	negs	r3, r3
 8007470:	b29b      	uxth	r3, r3
 8007472:	80bb      	strh	r3, [r7, #4]
    }

    uint32_t duty = (speed * 9999) / 100;
 8007474:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007478:	f242 720f 	movw	r2, #9999	@ 0x270f
 800747c:	fb02 f303 	mul.w	r3, r2, r3
 8007480:	4a2e      	ldr	r2, [pc, #184]	@ (800753c <Motor_SetSpeed+0x1b8>)
 8007482:	fb82 1203 	smull	r1, r2, r2, r3
 8007486:	1152      	asrs	r2, r2, #5
 8007488:	17db      	asrs	r3, r3, #31
 800748a:	1ad3      	subs	r3, r2, r3
 800748c:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 800748e:	79fa      	ldrb	r2, [r7, #7]
 8007490:	4929      	ldr	r1, [pc, #164]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 8007492:	4613      	mov	r3, r2
 8007494:	00db      	lsls	r3, r3, #3
 8007496:	4413      	add	r3, r2
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	440b      	add	r3, r1
 800749c:	3304      	adds	r3, #4
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d10b      	bne.n	80074bc <Motor_SetSpeed+0x138>
 80074a4:	79fa      	ldrb	r2, [r7, #7]
 80074a6:	4924      	ldr	r1, [pc, #144]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 80074a8:	4613      	mov	r3, r2
 80074aa:	00db      	lsls	r3, r3, #3
 80074ac:	4413      	add	r3, r2
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	440b      	add	r3, r1
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	68fa      	ldr	r2, [r7, #12]
 80074b8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80074ba:	e038      	b.n	800752e <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 80074bc:	79fa      	ldrb	r2, [r7, #7]
 80074be:	491e      	ldr	r1, [pc, #120]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 80074c0:	4613      	mov	r3, r2
 80074c2:	00db      	lsls	r3, r3, #3
 80074c4:	4413      	add	r3, r2
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	440b      	add	r3, r1
 80074ca:	3304      	adds	r3, #4
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b04      	cmp	r3, #4
 80074d0:	d10b      	bne.n	80074ea <Motor_SetSpeed+0x166>
 80074d2:	79fa      	ldrb	r2, [r7, #7]
 80074d4:	4918      	ldr	r1, [pc, #96]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 80074d6:	4613      	mov	r3, r2
 80074d8:	00db      	lsls	r3, r3, #3
 80074da:	4413      	add	r3, r2
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	440b      	add	r3, r1
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80074e8:	e021      	b.n	800752e <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 80074ea:	79fa      	ldrb	r2, [r7, #7]
 80074ec:	4912      	ldr	r1, [pc, #72]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 80074ee:	4613      	mov	r3, r2
 80074f0:	00db      	lsls	r3, r3, #3
 80074f2:	4413      	add	r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	440b      	add	r3, r1
 80074f8:	3304      	adds	r3, #4
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2b08      	cmp	r3, #8
 80074fe:	d10b      	bne.n	8007518 <Motor_SetSpeed+0x194>
 8007500:	79fa      	ldrb	r2, [r7, #7]
 8007502:	490d      	ldr	r1, [pc, #52]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 8007504:	4613      	mov	r3, r2
 8007506:	00db      	lsls	r3, r3, #3
 8007508:	4413      	add	r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	440b      	add	r3, r1
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8007516:	e00a      	b.n	800752e <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8007518:	79fa      	ldrb	r2, [r7, #7]
 800751a:	4907      	ldr	r1, [pc, #28]	@ (8007538 <Motor_SetSpeed+0x1b4>)
 800751c:	4613      	mov	r3, r2
 800751e:	00db      	lsls	r3, r3, #3
 8007520:	4413      	add	r3, r2
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	440b      	add	r3, r1
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800752e:	bf00      	nop
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	2000037c 	.word	0x2000037c
 800753c:	51eb851f 	.word	0x51eb851f

08007540 <Motor_GetEncoder>:

int32_t Motor_GetEncoder(Motor_ID id)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	4603      	mov	r3, r0
 8007548:	71fb      	strb	r3, [r7, #7]
    int32_t current_cnt = (int32_t)__HAL_TIM_GET_COUNTER(motors[id].encoder_tim);
 800754a:	79fa      	ldrb	r2, [r7, #7]
 800754c:	492a      	ldr	r1, [pc, #168]	@ (80075f8 <Motor_GetEncoder+0xb8>)
 800754e:	4613      	mov	r3, r2
 8007550:	00db      	lsls	r3, r3, #3
 8007552:	4413      	add	r3, r2
 8007554:	009b      	lsls	r3, r3, #2
 8007556:	440b      	add	r3, r1
 8007558:	3318      	adds	r3, #24
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007560:	60bb      	str	r3, [r7, #8]
    int32_t diff = current_cnt - motors[id].encoder_offset;
 8007562:	79fa      	ldrb	r2, [r7, #7]
 8007564:	4924      	ldr	r1, [pc, #144]	@ (80075f8 <Motor_GetEncoder+0xb8>)
 8007566:	4613      	mov	r3, r2
 8007568:	00db      	lsls	r3, r3, #3
 800756a:	4413      	add	r3, r2
 800756c:	009b      	lsls	r3, r3, #2
 800756e:	440b      	add	r3, r1
 8007570:	331c      	adds	r3, #28
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	60fb      	str	r3, [r7, #12]
    
    if (diff > 32767) diff -= 65536;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007580:	db04      	blt.n	800758c <Motor_GetEncoder+0x4c>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8007588:	60fb      	str	r3, [r7, #12]
 800758a:	e007      	b.n	800759c <Motor_GetEncoder+0x5c>
    else if (diff < -32768) diff += 65536;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8007592:	da03      	bge.n	800759c <Motor_GetEncoder+0x5c>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800759a:	60fb      	str	r3, [r7, #12]
    
    motors[id].encoder_total += diff;
 800759c:	79fa      	ldrb	r2, [r7, #7]
 800759e:	4916      	ldr	r1, [pc, #88]	@ (80075f8 <Motor_GetEncoder+0xb8>)
 80075a0:	4613      	mov	r3, r2
 80075a2:	00db      	lsls	r3, r3, #3
 80075a4:	4413      	add	r3, r2
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	440b      	add	r3, r1
 80075aa:	3320      	adds	r3, #32
 80075ac:	6819      	ldr	r1, [r3, #0]
 80075ae:	79fa      	ldrb	r2, [r7, #7]
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	4419      	add	r1, r3
 80075b4:	4810      	ldr	r0, [pc, #64]	@ (80075f8 <Motor_GetEncoder+0xb8>)
 80075b6:	4613      	mov	r3, r2
 80075b8:	00db      	lsls	r3, r3, #3
 80075ba:	4413      	add	r3, r2
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	4403      	add	r3, r0
 80075c0:	3320      	adds	r3, #32
 80075c2:	6019      	str	r1, [r3, #0]
    motors[id].encoder_offset = current_cnt;
 80075c4:	79fa      	ldrb	r2, [r7, #7]
 80075c6:	490c      	ldr	r1, [pc, #48]	@ (80075f8 <Motor_GetEncoder+0xb8>)
 80075c8:	4613      	mov	r3, r2
 80075ca:	00db      	lsls	r3, r3, #3
 80075cc:	4413      	add	r3, r2
 80075ce:	009b      	lsls	r3, r3, #2
 80075d0:	440b      	add	r3, r1
 80075d2:	331c      	adds	r3, #28
 80075d4:	68ba      	ldr	r2, [r7, #8]
 80075d6:	601a      	str	r2, [r3, #0]
    
    return motors[id].encoder_total;
 80075d8:	79fa      	ldrb	r2, [r7, #7]
 80075da:	4907      	ldr	r1, [pc, #28]	@ (80075f8 <Motor_GetEncoder+0xb8>)
 80075dc:	4613      	mov	r3, r2
 80075de:	00db      	lsls	r3, r3, #3
 80075e0:	4413      	add	r3, r2
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	440b      	add	r3, r1
 80075e6:	3320      	adds	r3, #32
 80075e8:	681b      	ldr	r3, [r3, #0]
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3714      	adds	r7, #20
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	2000037c 	.word	0x2000037c

080075fc <Reset_Timer>:
    prev_counter = current_counter;
    return diff ; 
}

void Reset_Timer(void)
{
 80075fc:	b480      	push	{r7}
 80075fe:	af00      	add	r7, sp, #0
    prev_counter = __HAL_TIM_GET_COUNTER(&htim6);
 8007600:	4b04      	ldr	r3, [pc, #16]	@ (8007614 <Reset_Timer+0x18>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007606:	4a04      	ldr	r2, [pc, #16]	@ (8007618 <Reset_Timer+0x1c>)
 8007608:	6013      	str	r3, [r2, #0]
}
 800760a:	bf00      	nop
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr
 8007614:	200006b4 	.word	0x200006b4
 8007618:	2000051c 	.word	0x2000051c

0800761c <Motor_Rightward>:

void Motor_Rightward(Motor_ID id1, Motor_ID id2, Motor_ID id3, Motor_ID id4, int16_t speed, float* yaw, float* target_yaw) {
 800761c:	b590      	push	{r4, r7, lr}
 800761e:	b09f      	sub	sp, #124	@ 0x7c
 8007620:	af00      	add	r7, sp, #0
 8007622:	4604      	mov	r4, r0
 8007624:	4608      	mov	r0, r1
 8007626:	4611      	mov	r1, r2
 8007628:	461a      	mov	r2, r3
 800762a:	4623      	mov	r3, r4
 800762c:	71fb      	strb	r3, [r7, #7]
 800762e:	4603      	mov	r3, r0
 8007630:	71bb      	strb	r3, [r7, #6]
 8007632:	460b      	mov	r3, r1
 8007634:	717b      	strb	r3, [r7, #5]
 8007636:	4613      	mov	r3, r2
 8007638:	713b      	strb	r3, [r7, #4]
    //  HAL_GetTick 
    static uint32_t prev_tick = 0;
    uint32_t current_tick = HAL_GetTick();
 800763a:	f002 fa57 	bl	8009aec <HAL_GetTick>
 800763e:	66b8      	str	r0, [r7, #104]	@ 0x68
    float dt = (current_tick - prev_tick) / 1000.0f;  // 
 8007640:	4b87      	ldr	r3, [pc, #540]	@ (8007860 <Motor_Rightward+0x244>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	ee07 3a90 	vmov	s15, r3
 800764c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007650:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8007864 <Motor_Rightward+0x248>
 8007654:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007658:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    prev_tick = current_tick;
 800765c:	4a80      	ldr	r2, [pc, #512]	@ (8007860 <Motor_Rightward+0x244>)
 800765e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007660:	6013      	str	r3, [r2, #0]

    if (dt <= 0.001f) {
 8007662:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8007666:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8007868 <Motor_Rightward+0x24c>
 800766a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800766e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007672:	d801      	bhi.n	8007678 <Motor_Rightward+0x5c>
        dt = 0.001f;  // 1ms
 8007674:	4b7d      	ldr	r3, [pc, #500]	@ (800786c <Motor_Rightward+0x250>)
 8007676:	677b      	str	r3, [r7, #116]	@ 0x74

    // 
    static int32_t prev_enc1 = 0, prev_enc2 = 0, prev_enc3 = 0, prev_enc4 = 0;

    // 
    int32_t enc1 = Motor_GetEncoder(id1);
 8007678:	79fb      	ldrb	r3, [r7, #7]
 800767a:	4618      	mov	r0, r3
 800767c:	f7ff ff60 	bl	8007540 <Motor_GetEncoder>
 8007680:	6678      	str	r0, [r7, #100]	@ 0x64
    int32_t enc2 = -Motor_GetEncoder(id2);
 8007682:	79bb      	ldrb	r3, [r7, #6]
 8007684:	4618      	mov	r0, r3
 8007686:	f7ff ff5b 	bl	8007540 <Motor_GetEncoder>
 800768a:	4603      	mov	r3, r0
 800768c:	425b      	negs	r3, r3
 800768e:	663b      	str	r3, [r7, #96]	@ 0x60
    int32_t enc3 = -Motor_GetEncoder(id3);
 8007690:	797b      	ldrb	r3, [r7, #5]
 8007692:	4618      	mov	r0, r3
 8007694:	f7ff ff54 	bl	8007540 <Motor_GetEncoder>
 8007698:	4603      	mov	r3, r0
 800769a:	425b      	negs	r3, r3
 800769c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    int32_t enc4 = Motor_GetEncoder(id4);
 800769e:	793b      	ldrb	r3, [r7, #4]
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7ff ff4d 	bl	8007540 <Motor_GetEncoder>
 80076a6:	65b8      	str	r0, [r7, #88]	@ 0x58

    // 
    float speed1 = (enc1 - prev_enc1) / dt;
 80076a8:	4b71      	ldr	r3, [pc, #452]	@ (8007870 <Motor_Rightward+0x254>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80076ae:	1ad3      	subs	r3, r2, r3
 80076b0:	ee07 3a90 	vmov	s15, r3
 80076b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80076b8:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80076bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076c0:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float speed2 = (enc2 - prev_enc2) / dt;
 80076c4:	4b6b      	ldr	r3, [pc, #428]	@ (8007874 <Motor_Rightward+0x258>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	ee07 3a90 	vmov	s15, r3
 80076d0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80076d4:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80076d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076dc:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float speed3 = (enc3 - prev_enc3) / dt;
 80076e0:	4b65      	ldr	r3, [pc, #404]	@ (8007878 <Motor_Rightward+0x25c>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	ee07 3a90 	vmov	s15, r3
 80076ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80076f0:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80076f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076f8:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float speed4 = (enc4 - prev_enc4) / dt;
 80076fc:	4b5f      	ldr	r3, [pc, #380]	@ (800787c <Motor_Rightward+0x260>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	ee07 3a90 	vmov	s15, r3
 8007708:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800770c:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007714:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    // OLED_ShowNum(2,2,(int16_t)fabsf(speed3),4);  // 
    // OLED_ShowChar(2,9,speed4 >= 0 ? '+' : '-');  // 
    // OLED_ShowNum(2,10,(int16_t)fabsf(speed4),4);  // 

    // 
    prev_enc1 = enc1;
 8007718:	4a55      	ldr	r2, [pc, #340]	@ (8007870 <Motor_Rightward+0x254>)
 800771a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800771c:	6013      	str	r3, [r2, #0]
    prev_enc2 = enc2;
 800771e:	4a55      	ldr	r2, [pc, #340]	@ (8007874 <Motor_Rightward+0x258>)
 8007720:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007722:	6013      	str	r3, [r2, #0]
    prev_enc3 = enc3;
 8007724:	4a54      	ldr	r2, [pc, #336]	@ (8007878 <Motor_Rightward+0x25c>)
 8007726:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007728:	6013      	str	r3, [r2, #0]
    prev_enc4 = enc4;
 800772a:	4a54      	ldr	r2, [pc, #336]	@ (800787c <Motor_Rightward+0x260>)
 800772c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800772e:	6013      	str	r3, [r2, #0]

    // 
    float pitch, roll, current_yaw;
    if (MPU6050_DMP_Get_Data(&pitch, &roll, &current_yaw) != 0) {
 8007730:	f107 020c 	add.w	r2, r7, #12
 8007734:	f107 0110 	add.w	r1, r7, #16
 8007738:	f107 0314 	add.w	r3, r7, #20
 800773c:	4618      	mov	r0, r3
 800773e:	f7fd f8ab 	bl	8004898 <MPU6050_DMP_Get_Data>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d014      	beq.n	8007772 <Motor_Rightward+0x156>
        Motor_SetSpeed(id1, 0);
 8007748:	79fb      	ldrb	r3, [r7, #7]
 800774a:	2100      	movs	r1, #0
 800774c:	4618      	mov	r0, r3
 800774e:	f7ff fe19 	bl	8007384 <Motor_SetSpeed>
        Motor_SetSpeed(id2, 0);
 8007752:	79bb      	ldrb	r3, [r7, #6]
 8007754:	2100      	movs	r1, #0
 8007756:	4618      	mov	r0, r3
 8007758:	f7ff fe14 	bl	8007384 <Motor_SetSpeed>
        Motor_SetSpeed(id3, 0);
 800775c:	797b      	ldrb	r3, [r7, #5]
 800775e:	2100      	movs	r1, #0
 8007760:	4618      	mov	r0, r3
 8007762:	f7ff fe0f 	bl	8007384 <Motor_SetSpeed>
        Motor_SetSpeed(id4, 0);
 8007766:	793b      	ldrb	r3, [r7, #4]
 8007768:	2100      	movs	r1, #0
 800776a:	4618      	mov	r0, r3
 800776c:	f7ff fe0a 	bl	8007384 <Motor_SetSpeed>
 8007770:	e168      	b.n	8007a44 <Motor_Rightward+0x428>
        return;
    }
    *yaw = current_yaw;
 8007772:	68fa      	ldr	r2, [r7, #12]
 8007774:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007778:	601a      	str	r2, [r3, #0]
        
    float yaw_error = *target_yaw - *yaw;
 800777a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800777e:	ed93 7a00 	vldr	s14, [r3]
 8007782:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007786:	edd3 7a00 	vldr	s15, [r3]
 800778a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800778e:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    if (yaw_error > 180) yaw_error -= 360;
 8007792:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007796:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8007880 <Motor_Rightward+0x264>
 800779a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800779e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077a2:	dd08      	ble.n	80077b6 <Motor_Rightward+0x19a>
 80077a4:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80077a8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007884 <Motor_Rightward+0x268>
 80077ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80077b0:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 80077b4:	e010      	b.n	80077d8 <Motor_Rightward+0x1bc>
    else if (yaw_error < -180) yaw_error += 360;
 80077b6:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80077ba:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8007888 <Motor_Rightward+0x26c>
 80077be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80077c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077c6:	d507      	bpl.n	80077d8 <Motor_Rightward+0x1bc>
 80077c8:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80077cc:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8007884 <Motor_Rightward+0x268>
 80077d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80077d4:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

    // 
    float front_speed_error = speed1 - speed4;  // -
 80077d8:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80077dc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80077e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80077e4:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float rear_speed_error = speed2 - speed3;   // -
 80077e8:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80077ec:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80077f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80077f4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float position_speed_error = (front_speed_error - rear_speed_error) / 2;  // 
 80077f8:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80077fc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8007800:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007804:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007808:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800780c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    //  - 
    float base_speed = speed;
 8007810:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	@ 0x88
 8007814:	ee07 3a90 	vmov	s15, r3
 8007818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800781c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    
    // PID
    float max_pid_output = base_speed * 0.3f;  // PID30%
 8007820:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8007824:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800788c <Motor_Rightward+0x270>
 8007828:	ee67 7a87 	vmul.f32	s15, s15, s14
 800782c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    
    // PID
    float yaw_pid_output = 0.0f;
 8007830:	f04f 0300 	mov.w	r3, #0
 8007834:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (fabs(yaw_error) > 1.0f) {
 8007836:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800783a:	eef0 7ae7 	vabs.f32	s15, s15
 800783e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800784a:	dd23      	ble.n	8007894 <Motor_Rightward+0x278>
        yaw_pid_output = PID_Calculate(&pid_yaw, yaw_error, dt);
 800784c:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 8007850:	ed97 0a1c 	vldr	s0, [r7, #112]	@ 0x70
 8007854:	480e      	ldr	r0, [pc, #56]	@ (8007890 <Motor_Rightward+0x274>)
 8007856:	f000 fb29 	bl	8007eac <PID_Calculate>
 800785a:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
 800785e:	e01c      	b.n	800789a <Motor_Rightward+0x27e>
 8007860:	20000520 	.word	0x20000520
 8007864:	447a0000 	.word	0x447a0000
 8007868:	3a83126f 	.word	0x3a83126f
 800786c:	3a83126f 	.word	0x3a83126f
 8007870:	20000524 	.word	0x20000524
 8007874:	20000528 	.word	0x20000528
 8007878:	2000052c 	.word	0x2000052c
 800787c:	20000530 	.word	0x20000530
 8007880:	43340000 	.word	0x43340000
 8007884:	43b40000 	.word	0x43b40000
 8007888:	c3340000 	.word	0xc3340000
 800788c:	3e99999a 	.word	0x3e99999a
 8007890:	20000074 	.word	0x20000074
        // yaw_pid_output = fmaxf(fminf(yaw_pid_output, max_pid_output*1), -max_pid_output*1);
    } else {
        // 1PID
        PID_Reset(&pid_yaw);
 8007894:	486d      	ldr	r0, [pc, #436]	@ (8007a4c <Motor_Rightward+0x430>)
 8007896:	f000 fb85 	bl	8007fa4 <PID_Reset>
    }
    
    // PID
    float front_pid_output = PID_Calculate(&pid_front, front_speed_error, dt);
 800789a:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 800789e:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80078a2:	486b      	ldr	r0, [pc, #428]	@ (8007a50 <Motor_Rightward+0x434>)
 80078a4:	f000 fb02 	bl	8007eac <PID_Calculate>
 80078a8:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float rear_pid_output = PID_Calculate(&pid_rear, rear_speed_error, dt);
 80078ac:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 80078b0:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 80078b4:	4867      	ldr	r0, [pc, #412]	@ (8007a54 <Motor_Rightward+0x438>)
 80078b6:	f000 faf9 	bl	8007eac <PID_Calculate>
 80078ba:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float position_pid_output = PID_Calculate(&pid_position, position_speed_error + yaw_pid_output, dt);
 80078be:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80078c2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80078c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078ca:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 80078ce:	eeb0 0a67 	vmov.f32	s0, s15
 80078d2:	4861      	ldr	r0, [pc, #388]	@ (8007a58 <Motor_Rightward+0x43c>)
 80078d4:	f000 faea 	bl	8007eac <PID_Calculate>
 80078d8:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    // front_pid_output = fmaxf(fminf(front_pid_output, max_pid_output*1), -max_pid_output*1);
    // rear_pid_output = fmaxf(fminf(rear_pid_output, max_pid_output*1), -max_pid_output*1);
    // position_pid_output = fmaxf(fminf(position_pid_output, max_pid_output*1), -max_pid_output*1);
    
    //  - 
    float motor_speed1 = -(base_speed - front_pid_output - position_pid_output - yaw_pid_output);  // 
 80078dc:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80078e0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80078e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80078e8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80078ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80078f0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80078f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078f8:	eef1 7a67 	vneg.f32	s15, s15
 80078fc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float motor_speed4 = (base_speed + front_pid_output - position_pid_output - yaw_pid_output);   // 
 8007900:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007904:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8007908:	ee37 7a27 	vadd.f32	s14, s14, s15
 800790c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007910:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007914:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007918:	ee77 7a67 	vsub.f32	s15, s14, s15
 800791c:	edc7 7a08 	vstr	s15, [r7, #32]
    
    //  - 
    float motor_speed2 = (base_speed - rear_pid_output + position_pid_output + yaw_pid_output);   // 
 8007920:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007924:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8007928:	ee37 7a67 	vsub.f32	s14, s14, s15
 800792c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007930:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007934:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8007938:	ee77 7a27 	vadd.f32	s15, s14, s15
 800793c:	edc7 7a07 	vstr	s15, [r7, #28]
    float motor_speed3 = -(base_speed + rear_pid_output + position_pid_output + yaw_pid_output);  // 
 8007940:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007944:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8007948:	ee37 7a27 	vadd.f32	s14, s14, s15
 800794c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007950:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007954:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007958:	ee77 7a27 	vadd.f32	s15, s14, s15
 800795c:	eef1 7a67 	vneg.f32	s15, s15
 8007960:	edc7 7a06 	vstr	s15, [r7, #24]

    // 
    motor_speed1 = fmaxf(fminf(motor_speed1, 100.0f), -100.0f);
 8007964:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 8007a5c <Motor_Rightward+0x440>
 8007968:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800796c:	f009 f949 	bl	8010c02 <fminf>
 8007970:	eef0 7a40 	vmov.f32	s15, s0
 8007974:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8007a60 <Motor_Rightward+0x444>
 8007978:	eeb0 0a67 	vmov.f32	s0, s15
 800797c:	f009 f924 	bl	8010bc8 <fmaxf>
 8007980:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    motor_speed2 = fmaxf(fminf(motor_speed2, 100.0f), -100.0f);
 8007984:	eddf 0a35 	vldr	s1, [pc, #212]	@ 8007a5c <Motor_Rightward+0x440>
 8007988:	ed97 0a07 	vldr	s0, [r7, #28]
 800798c:	f009 f939 	bl	8010c02 <fminf>
 8007990:	eef0 7a40 	vmov.f32	s15, s0
 8007994:	eddf 0a32 	vldr	s1, [pc, #200]	@ 8007a60 <Motor_Rightward+0x444>
 8007998:	eeb0 0a67 	vmov.f32	s0, s15
 800799c:	f009 f914 	bl	8010bc8 <fmaxf>
 80079a0:	ed87 0a07 	vstr	s0, [r7, #28]
    motor_speed3 = fmaxf(fminf(motor_speed3, 100.0f), -100.0f);
 80079a4:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8007a5c <Motor_Rightward+0x440>
 80079a8:	ed97 0a06 	vldr	s0, [r7, #24]
 80079ac:	f009 f929 	bl	8010c02 <fminf>
 80079b0:	eef0 7a40 	vmov.f32	s15, s0
 80079b4:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8007a60 <Motor_Rightward+0x444>
 80079b8:	eeb0 0a67 	vmov.f32	s0, s15
 80079bc:	f009 f904 	bl	8010bc8 <fmaxf>
 80079c0:	ed87 0a06 	vstr	s0, [r7, #24]
    motor_speed4 = fmaxf(fminf(motor_speed4, 100.0f), -100.0f);
 80079c4:	eddf 0a25 	vldr	s1, [pc, #148]	@ 8007a5c <Motor_Rightward+0x440>
 80079c8:	ed97 0a08 	vldr	s0, [r7, #32]
 80079cc:	f009 f919 	bl	8010c02 <fminf>
 80079d0:	eef0 7a40 	vmov.f32	s15, s0
 80079d4:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8007a60 <Motor_Rightward+0x444>
 80079d8:	eeb0 0a67 	vmov.f32	s0, s15
 80079dc:	f009 f8f4 	bl	8010bc8 <fmaxf>
 80079e0:	ed87 0a08 	vstr	s0, [r7, #32]

    // 
    Motor_SetSpeed(id1, motor_speed1);
 80079e4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80079e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80079ec:	ee17 3a90 	vmov	r3, s15
 80079f0:	b21a      	sxth	r2, r3
 80079f2:	79fb      	ldrb	r3, [r7, #7]
 80079f4:	4611      	mov	r1, r2
 80079f6:	4618      	mov	r0, r3
 80079f8:	f7ff fcc4 	bl	8007384 <Motor_SetSpeed>
    Motor_SetSpeed(id2, motor_speed2);
 80079fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8007a00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007a04:	ee17 3a90 	vmov	r3, s15
 8007a08:	b21a      	sxth	r2, r3
 8007a0a:	79bb      	ldrb	r3, [r7, #6]
 8007a0c:	4611      	mov	r1, r2
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7ff fcb8 	bl	8007384 <Motor_SetSpeed>
    Motor_SetSpeed(id3, motor_speed3);
 8007a14:	edd7 7a06 	vldr	s15, [r7, #24]
 8007a18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007a1c:	ee17 3a90 	vmov	r3, s15
 8007a20:	b21a      	sxth	r2, r3
 8007a22:	797b      	ldrb	r3, [r7, #5]
 8007a24:	4611      	mov	r1, r2
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7ff fcac 	bl	8007384 <Motor_SetSpeed>
    Motor_SetSpeed(id4, motor_speed4);
 8007a2c:	edd7 7a08 	vldr	s15, [r7, #32]
 8007a30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007a34:	ee17 3a90 	vmov	r3, s15
 8007a38:	b21a      	sxth	r2, r3
 8007a3a:	793b      	ldrb	r3, [r7, #4]
 8007a3c:	4611      	mov	r1, r2
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7ff fca0 	bl	8007384 <Motor_SetSpeed>
}
 8007a44:	377c      	adds	r7, #124	@ 0x7c
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd90      	pop	{r4, r7, pc}
 8007a4a:	bf00      	nop
 8007a4c:	20000074 	.word	0x20000074
 8007a50:	2000008c 	.word	0x2000008c
 8007a54:	200000a4 	.word	0x200000a4
 8007a58:	200000bc 	.word	0x200000bc
 8007a5c:	42c80000 	.word	0x42c80000
 8007a60:	c2c80000 	.word	0xc2c80000

08007a64 <Motor_Straight>:

void Motor_Straight(Motor_ID id1, Motor_ID id2, Motor_ID id3, Motor_ID id4, int16_t speed, float* yaw, float* target_yaw) {
 8007a64:	b590      	push	{r4, r7, lr}
 8007a66:	b09f      	sub	sp, #124	@ 0x7c
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	4604      	mov	r4, r0
 8007a6c:	4608      	mov	r0, r1
 8007a6e:	4611      	mov	r1, r2
 8007a70:	461a      	mov	r2, r3
 8007a72:	4623      	mov	r3, r4
 8007a74:	71fb      	strb	r3, [r7, #7]
 8007a76:	4603      	mov	r3, r0
 8007a78:	71bb      	strb	r3, [r7, #6]
 8007a7a:	460b      	mov	r3, r1
 8007a7c:	717b      	strb	r3, [r7, #5]
 8007a7e:	4613      	mov	r3, r2
 8007a80:	713b      	strb	r3, [r7, #4]
    //  HAL_GetTick 
    static uint32_t prev_tick = 0;
    uint32_t current_tick = HAL_GetTick();
 8007a82:	f002 f833 	bl	8009aec <HAL_GetTick>
 8007a86:	66b8      	str	r0, [r7, #104]	@ 0x68
    float dt = (current_tick - prev_tick) / 1000.0f;  // 
 8007a88:	4b87      	ldr	r3, [pc, #540]	@ (8007ca8 <Motor_Straight+0x244>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007a8e:	1ad3      	subs	r3, r2, r3
 8007a90:	ee07 3a90 	vmov	s15, r3
 8007a94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007a98:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8007cac <Motor_Straight+0x248>
 8007a9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007aa0:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    prev_tick = current_tick;
 8007aa4:	4a80      	ldr	r2, [pc, #512]	@ (8007ca8 <Motor_Straight+0x244>)
 8007aa6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007aa8:	6013      	str	r3, [r2, #0]
        
    // 
    if (dt <= 0.001f) {
 8007aaa:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8007aae:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8007cb0 <Motor_Straight+0x24c>
 8007ab2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aba:	d801      	bhi.n	8007ac0 <Motor_Straight+0x5c>
        dt = 0.001f;  // 1ms
 8007abc:	4b7d      	ldr	r3, [pc, #500]	@ (8007cb4 <Motor_Straight+0x250>)
 8007abe:	677b      	str	r3, [r7, #116]	@ 0x74

    // 
    static int32_t prev_enc1 = 0, prev_enc2 = 0, prev_enc3 = 0, prev_enc4 = 0;

    // 
    int32_t enc1 = Motor_GetEncoder(id1);
 8007ac0:	79fb      	ldrb	r3, [r7, #7]
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f7ff fd3c 	bl	8007540 <Motor_GetEncoder>
 8007ac8:	6678      	str	r0, [r7, #100]	@ 0x64
    int32_t enc2 = -Motor_GetEncoder(id2);
 8007aca:	79bb      	ldrb	r3, [r7, #6]
 8007acc:	4618      	mov	r0, r3
 8007ace:	f7ff fd37 	bl	8007540 <Motor_GetEncoder>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	425b      	negs	r3, r3
 8007ad6:	663b      	str	r3, [r7, #96]	@ 0x60
    int32_t enc3 = Motor_GetEncoder(id3);
 8007ad8:	797b      	ldrb	r3, [r7, #5]
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7ff fd30 	bl	8007540 <Motor_GetEncoder>
 8007ae0:	65f8      	str	r0, [r7, #92]	@ 0x5c
    int32_t enc4 = -Motor_GetEncoder(id4);
 8007ae2:	793b      	ldrb	r3, [r7, #4]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f7ff fd2b 	bl	8007540 <Motor_GetEncoder>
 8007aea:	4603      	mov	r3, r0
 8007aec:	425b      	negs	r3, r3
 8007aee:	65bb      	str	r3, [r7, #88]	@ 0x58

    // 
    float speed1 = (enc1 - prev_enc1) / dt;
 8007af0:	4b71      	ldr	r3, [pc, #452]	@ (8007cb8 <Motor_Straight+0x254>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007af6:	1ad3      	subs	r3, r2, r3
 8007af8:	ee07 3a90 	vmov	s15, r3
 8007afc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007b00:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007b04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b08:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float speed2 = (enc2 - prev_enc2) / dt;
 8007b0c:	4b6b      	ldr	r3, [pc, #428]	@ (8007cbc <Motor_Straight+0x258>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007b12:	1ad3      	subs	r3, r2, r3
 8007b14:	ee07 3a90 	vmov	s15, r3
 8007b18:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007b1c:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007b20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b24:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float speed3 = (enc3 - prev_enc3) / dt;
 8007b28:	4b65      	ldr	r3, [pc, #404]	@ (8007cc0 <Motor_Straight+0x25c>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007b2e:	1ad3      	subs	r3, r2, r3
 8007b30:	ee07 3a90 	vmov	s15, r3
 8007b34:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007b38:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007b3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b40:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float speed4 = (enc4 - prev_enc4) / dt;
 8007b44:	4b5f      	ldr	r3, [pc, #380]	@ (8007cc4 <Motor_Straight+0x260>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b4a:	1ad3      	subs	r3, r2, r3
 8007b4c:	ee07 3a90 	vmov	s15, r3
 8007b50:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007b54:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007b58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b5c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    // OLED_ShowNum(2,2,(int16_t)fabsf(speed3),4);  // 
    // OLED_ShowChar(2,9,speed4 >= 0 ? '+' : '-');  // 
    // OLED_ShowNum(2,10,(int16_t)fabsf(speed4),4);  // 

    // 
    prev_enc1 = enc1;
 8007b60:	4a55      	ldr	r2, [pc, #340]	@ (8007cb8 <Motor_Straight+0x254>)
 8007b62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b64:	6013      	str	r3, [r2, #0]
    prev_enc2 = enc2;
 8007b66:	4a55      	ldr	r2, [pc, #340]	@ (8007cbc <Motor_Straight+0x258>)
 8007b68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b6a:	6013      	str	r3, [r2, #0]
    prev_enc3 = enc3;
 8007b6c:	4a54      	ldr	r2, [pc, #336]	@ (8007cc0 <Motor_Straight+0x25c>)
 8007b6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b70:	6013      	str	r3, [r2, #0]
    prev_enc4 = enc4;
 8007b72:	4a54      	ldr	r2, [pc, #336]	@ (8007cc4 <Motor_Straight+0x260>)
 8007b74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b76:	6013      	str	r3, [r2, #0]

    // 
    float pitch, roll, current_yaw;
    if (MPU6050_DMP_Get_Data(&pitch, &roll, &current_yaw) != 0) {
 8007b78:	f107 020c 	add.w	r2, r7, #12
 8007b7c:	f107 0110 	add.w	r1, r7, #16
 8007b80:	f107 0314 	add.w	r3, r7, #20
 8007b84:	4618      	mov	r0, r3
 8007b86:	f7fc fe87 	bl	8004898 <MPU6050_DMP_Get_Data>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d014      	beq.n	8007bba <Motor_Straight+0x156>
        Motor_SetSpeed(id1, 0);
 8007b90:	79fb      	ldrb	r3, [r7, #7]
 8007b92:	2100      	movs	r1, #0
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7ff fbf5 	bl	8007384 <Motor_SetSpeed>
        Motor_SetSpeed(id2, 0);
 8007b9a:	79bb      	ldrb	r3, [r7, #6]
 8007b9c:	2100      	movs	r1, #0
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7ff fbf0 	bl	8007384 <Motor_SetSpeed>
        Motor_SetSpeed(id3, 0);
 8007ba4:	797b      	ldrb	r3, [r7, #5]
 8007ba6:	2100      	movs	r1, #0
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7ff fbeb 	bl	8007384 <Motor_SetSpeed>
        Motor_SetSpeed(id4, 0);
 8007bae:	793b      	ldrb	r3, [r7, #4]
 8007bb0:	2100      	movs	r1, #0
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7ff fbe6 	bl	8007384 <Motor_SetSpeed>
 8007bb8:	e168      	b.n	8007e8c <Motor_Straight+0x428>
        return;
    }
    *yaw = current_yaw;
 8007bba:	68fa      	ldr	r2, [r7, #12]
 8007bbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bc0:	601a      	str	r2, [r3, #0]

    // 
    float yaw_error = *target_yaw - *yaw;
 8007bc2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007bc6:	ed93 7a00 	vldr	s14, [r3]
 8007bca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bce:	edd3 7a00 	vldr	s15, [r3]
 8007bd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007bd6:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    if (yaw_error > 180) yaw_error -= 360;
 8007bda:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007bde:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8007cc8 <Motor_Straight+0x264>
 8007be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bea:	dd08      	ble.n	8007bfe <Motor_Straight+0x19a>
 8007bec:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007bf0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007ccc <Motor_Straight+0x268>
 8007bf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007bf8:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 8007bfc:	e010      	b.n	8007c20 <Motor_Straight+0x1bc>
    else if (yaw_error < -180) yaw_error += 360;
 8007bfe:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007c02:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8007cd0 <Motor_Straight+0x26c>
 8007c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c0e:	d507      	bpl.n	8007c20 <Motor_Straight+0x1bc>
 8007c10:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007c14:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8007ccc <Motor_Straight+0x268>
 8007c18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007c1c:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

    // 
    float left_speed_error = speed1 - speed3;  // 
 8007c20:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8007c24:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8007c28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c2c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float right_speed_error = speed2 - speed4;  // 
 8007c30:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8007c34:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8007c38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c3c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float position_speed_error = (left_speed_error + right_speed_error) / 2;  // 
 8007c40:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8007c44:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8007c48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007c4c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007c50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007c54:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    //  - 
    float base_speed = speed;
 8007c58:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	@ 0x88
 8007c5c:	ee07 3a90 	vmov	s15, r3
 8007c60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c64:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    
    // PID
    float max_pid_output = base_speed * 0.3f;
 8007c68:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8007c6c:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8007cd4 <Motor_Straight+0x270>
 8007c70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c74:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    
    // PID
    float yaw_pid_output = 0.0f;
 8007c78:	f04f 0300 	mov.w	r3, #0
 8007c7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (fabs(yaw_error) > 1.0f) {
 8007c7e:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007c82:	eef0 7ae7 	vabs.f32	s15, s15
 8007c86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c92:	dd23      	ble.n	8007cdc <Motor_Straight+0x278>
        yaw_pid_output = PID_Calculate(&pid_yaw, yaw_error, dt);
 8007c94:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 8007c98:	ed97 0a1c 	vldr	s0, [r7, #112]	@ 0x70
 8007c9c:	480e      	ldr	r0, [pc, #56]	@ (8007cd8 <Motor_Straight+0x274>)
 8007c9e:	f000 f905 	bl	8007eac <PID_Calculate>
 8007ca2:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
 8007ca6:	e01c      	b.n	8007ce2 <Motor_Straight+0x27e>
 8007ca8:	20000534 	.word	0x20000534
 8007cac:	447a0000 	.word	0x447a0000
 8007cb0:	3a83126f 	.word	0x3a83126f
 8007cb4:	3a83126f 	.word	0x3a83126f
 8007cb8:	20000538 	.word	0x20000538
 8007cbc:	2000053c 	.word	0x2000053c
 8007cc0:	20000540 	.word	0x20000540
 8007cc4:	20000544 	.word	0x20000544
 8007cc8:	43340000 	.word	0x43340000
 8007ccc:	43b40000 	.word	0x43b40000
 8007cd0:	c3340000 	.word	0xc3340000
 8007cd4:	3e99999a 	.word	0x3e99999a
 8007cd8:	20000074 	.word	0x20000074
        // yaw_pid_output = fmaxf(fminf(yaw_pid_output, max_pid_output*1), -max_pid_output*1);
    } else {
        // 1PID
        PID_Reset(&pid_yaw);
 8007cdc:	486d      	ldr	r0, [pc, #436]	@ (8007e94 <Motor_Straight+0x430>)
 8007cde:	f000 f961 	bl	8007fa4 <PID_Reset>
    }
    
    // PID
    float left_pid_output = PID_Calculate(&pid_front, left_speed_error, dt);
 8007ce2:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 8007ce6:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8007cea:	486b      	ldr	r0, [pc, #428]	@ (8007e98 <Motor_Straight+0x434>)
 8007cec:	f000 f8de 	bl	8007eac <PID_Calculate>
 8007cf0:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float right_pid_output = PID_Calculate(&pid_rear, right_speed_error, dt);
 8007cf4:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 8007cf8:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8007cfc:	4867      	ldr	r0, [pc, #412]	@ (8007e9c <Motor_Straight+0x438>)
 8007cfe:	f000 f8d5 	bl	8007eac <PID_Calculate>
 8007d02:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float position_pid_output = PID_Calculate(&pid_position, position_speed_error + yaw_pid_output, dt);
 8007d06:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8007d0a:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d12:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 8007d16:	eeb0 0a67 	vmov.f32	s0, s15
 8007d1a:	4861      	ldr	r0, [pc, #388]	@ (8007ea0 <Motor_Straight+0x43c>)
 8007d1c:	f000 f8c6 	bl	8007eac <PID_Calculate>
 8007d20:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    // left_pid_output = fmaxf(fminf(left_pid_output, max_pid_output*1), -max_pid_output*1);
    // right_pid_output = fmaxf(fminf(right_pid_output, max_pid_output*1), -max_pid_output*1);
    // position_pid_output = fmaxf(fminf(position_pid_output, max_pid_output*1), -max_pid_output*1);
    
    //  - 
    float motor_speed1 = -(base_speed - left_pid_output - position_pid_output - yaw_pid_output);  // 
 8007d24:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007d28:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8007d2c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007d30:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007d34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007d38:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007d3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007d40:	eef1 7a67 	vneg.f32	s15, s15
 8007d44:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float motor_speed3 = (base_speed + left_pid_output - position_pid_output - yaw_pid_output);   // 
 8007d48:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007d4c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8007d50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007d54:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007d58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007d5c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007d60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007d64:	edc7 7a08 	vstr	s15, [r7, #32]
    
    //  - 
    float motor_speed2 = (base_speed - right_pid_output + position_pid_output + yaw_pid_output);  // 
 8007d68:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007d6c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8007d70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007d74:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007d78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d7c:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8007d80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d84:	edc7 7a07 	vstr	s15, [r7, #28]
    float motor_speed4 = -(base_speed + right_pid_output + position_pid_output + yaw_pid_output); // 
 8007d88:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007d8c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8007d90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007d94:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007d98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007d9c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007da0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007da4:	eef1 7a67 	vneg.f32	s15, s15
 8007da8:	edc7 7a06 	vstr	s15, [r7, #24]

    // 
    motor_speed1 = fmaxf(fminf(motor_speed1, 100.0f), -100.0f);
 8007dac:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 8007ea4 <Motor_Straight+0x440>
 8007db0:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8007db4:	f008 ff25 	bl	8010c02 <fminf>
 8007db8:	eef0 7a40 	vmov.f32	s15, s0
 8007dbc:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8007ea8 <Motor_Straight+0x444>
 8007dc0:	eeb0 0a67 	vmov.f32	s0, s15
 8007dc4:	f008 ff00 	bl	8010bc8 <fmaxf>
 8007dc8:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    motor_speed2 = fmaxf(fminf(motor_speed2, 100.0f), -100.0f);
 8007dcc:	eddf 0a35 	vldr	s1, [pc, #212]	@ 8007ea4 <Motor_Straight+0x440>
 8007dd0:	ed97 0a07 	vldr	s0, [r7, #28]
 8007dd4:	f008 ff15 	bl	8010c02 <fminf>
 8007dd8:	eef0 7a40 	vmov.f32	s15, s0
 8007ddc:	eddf 0a32 	vldr	s1, [pc, #200]	@ 8007ea8 <Motor_Straight+0x444>
 8007de0:	eeb0 0a67 	vmov.f32	s0, s15
 8007de4:	f008 fef0 	bl	8010bc8 <fmaxf>
 8007de8:	ed87 0a07 	vstr	s0, [r7, #28]
    motor_speed3 = fmaxf(fminf(motor_speed3, 100.0f), -100.0f);
 8007dec:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8007ea4 <Motor_Straight+0x440>
 8007df0:	ed97 0a08 	vldr	s0, [r7, #32]
 8007df4:	f008 ff05 	bl	8010c02 <fminf>
 8007df8:	eef0 7a40 	vmov.f32	s15, s0
 8007dfc:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8007ea8 <Motor_Straight+0x444>
 8007e00:	eeb0 0a67 	vmov.f32	s0, s15
 8007e04:	f008 fee0 	bl	8010bc8 <fmaxf>
 8007e08:	ed87 0a08 	vstr	s0, [r7, #32]
    motor_speed4 = fmaxf(fminf(motor_speed4, 100.0f), -100.0f);
 8007e0c:	eddf 0a25 	vldr	s1, [pc, #148]	@ 8007ea4 <Motor_Straight+0x440>
 8007e10:	ed97 0a06 	vldr	s0, [r7, #24]
 8007e14:	f008 fef5 	bl	8010c02 <fminf>
 8007e18:	eef0 7a40 	vmov.f32	s15, s0
 8007e1c:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8007ea8 <Motor_Straight+0x444>
 8007e20:	eeb0 0a67 	vmov.f32	s0, s15
 8007e24:	f008 fed0 	bl	8010bc8 <fmaxf>
 8007e28:	ed87 0a06 	vstr	s0, [r7, #24]

    // 
    Motor_SetSpeed(id1, motor_speed1);
 8007e2c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8007e30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007e34:	ee17 3a90 	vmov	r3, s15
 8007e38:	b21a      	sxth	r2, r3
 8007e3a:	79fb      	ldrb	r3, [r7, #7]
 8007e3c:	4611      	mov	r1, r2
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7ff faa0 	bl	8007384 <Motor_SetSpeed>
    Motor_SetSpeed(id2, motor_speed2);
 8007e44:	edd7 7a07 	vldr	s15, [r7, #28]
 8007e48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007e4c:	ee17 3a90 	vmov	r3, s15
 8007e50:	b21a      	sxth	r2, r3
 8007e52:	79bb      	ldrb	r3, [r7, #6]
 8007e54:	4611      	mov	r1, r2
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7ff fa94 	bl	8007384 <Motor_SetSpeed>
    Motor_SetSpeed(id3, motor_speed3);
 8007e5c:	edd7 7a08 	vldr	s15, [r7, #32]
 8007e60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007e64:	ee17 3a90 	vmov	r3, s15
 8007e68:	b21a      	sxth	r2, r3
 8007e6a:	797b      	ldrb	r3, [r7, #5]
 8007e6c:	4611      	mov	r1, r2
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7ff fa88 	bl	8007384 <Motor_SetSpeed>
    Motor_SetSpeed(id4, motor_speed4);
 8007e74:	edd7 7a06 	vldr	s15, [r7, #24]
 8007e78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007e7c:	ee17 3a90 	vmov	r3, s15
 8007e80:	b21a      	sxth	r2, r3
 8007e82:	793b      	ldrb	r3, [r7, #4]
 8007e84:	4611      	mov	r1, r2
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7ff fa7c 	bl	8007384 <Motor_SetSpeed>
}
 8007e8c:	377c      	adds	r7, #124	@ 0x7c
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd90      	pop	{r4, r7, pc}
 8007e92:	bf00      	nop
 8007e94:	20000074 	.word	0x20000074
 8007e98:	2000008c 	.word	0x2000008c
 8007e9c:	200000a4 	.word	0x200000a4
 8007ea0:	200000bc 	.word	0x200000bc
 8007ea4:	42c80000 	.word	0x42c80000
 8007ea8:	c2c80000 	.word	0xc2c80000

08007eac <PID_Calculate>:
    .prev_error = 0.0f,
    .max_integral = 50.0f
};

/* Exported functions --------------------------------------------------------*/
float PID_Calculate(PIDController* pid, float error, float dt) {
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b088      	sub	sp, #32
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60f8      	str	r0, [r7, #12]
 8007eb4:	ed87 0a02 	vstr	s0, [r7, #8]
 8007eb8:	edc7 0a01 	vstr	s1, [r7, #4]
    // 
    if (dt <= 0.001f) {
 8007ebc:	edd7 7a01 	vldr	s15, [r7, #4]
 8007ec0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007f9c <PID_Calculate+0xf0>
 8007ec4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ecc:	d801      	bhi.n	8007ed2 <PID_Calculate+0x26>
        dt = 0.001f;  // 1ms
 8007ece:	4b34      	ldr	r3, [pc, #208]	@ (8007fa0 <PID_Calculate+0xf4>)
 8007ed0:	607b      	str	r3, [r7, #4]
    }

    float proportional = pid->Kp * error;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	edd3 7a00 	vldr	s15, [r3]
 8007ed8:	ed97 7a02 	vldr	s14, [r7, #8]
 8007edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ee0:	edc7 7a07 	vstr	s15, [r7, #28]

    pid->integral += error * dt;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	ed93 7a03 	vldr	s14, [r3, #12]
 8007eea:	edd7 6a02 	vldr	s13, [r7, #8]
 8007eee:	edd7 7a01 	vldr	s15, [r7, #4]
 8007ef2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007ef6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	edc3 7a03 	vstr	s15, [r3, #12]
    pid->integral = fmaxf(fminf(pid->integral, pid->max_integral), -pid->max_integral);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	edd3 7a03 	vldr	s15, [r3, #12]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	ed93 7a05 	vldr	s14, [r3, #20]
 8007f0c:	eef0 0a47 	vmov.f32	s1, s14
 8007f10:	eeb0 0a67 	vmov.f32	s0, s15
 8007f14:	f008 fe75 	bl	8010c02 <fminf>
 8007f18:	eeb0 7a40 	vmov.f32	s14, s0
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	edd3 7a05 	vldr	s15, [r3, #20]
 8007f22:	eef1 7a67 	vneg.f32	s15, s15
 8007f26:	eef0 0a67 	vmov.f32	s1, s15
 8007f2a:	eeb0 0a47 	vmov.f32	s0, s14
 8007f2e:	f008 fe4b 	bl	8010bc8 <fmaxf>
 8007f32:	eef0 7a40 	vmov.f32	s15, s0
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	edc3 7a03 	vstr	s15, [r3, #12]

    float derivative = pid->Kd * (error - pid->prev_error) / dt;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	ed93 7a02 	vldr	s14, [r3, #8]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	edd3 7a04 	vldr	s15, [r3, #16]
 8007f48:	edd7 6a02 	vldr	s13, [r7, #8]
 8007f4c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007f50:	ee67 6a27 	vmul.f32	s13, s14, s15
 8007f54:	ed97 7a01 	vldr	s14, [r7, #4]
 8007f58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f5c:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = proportional + (pid->Ki * pid->integral) + derivative;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	ed93 7a01 	vldr	s14, [r3, #4]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	edd3 7a03 	vldr	s15, [r3, #12]
 8007f6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007f70:	edd7 7a07 	vldr	s15, [r7, #28]
 8007f74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f78:	ed97 7a06 	vldr	s14, [r7, #24]
 8007f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f80:	edc7 7a05 	vstr	s15, [r7, #20]

    pid->prev_error = error;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	68ba      	ldr	r2, [r7, #8]
 8007f88:	611a      	str	r2, [r3, #16]

    return output;
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	ee07 3a90 	vmov	s15, r3
}
 8007f90:	eeb0 0a67 	vmov.f32	s0, s15
 8007f94:	3720      	adds	r7, #32
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	3a83126f 	.word	0x3a83126f
 8007fa0:	3a83126f 	.word	0x3a83126f

08007fa4 <PID_Reset>:

void PID_Reset(PIDController* pid) {
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
    pid->integral = 0.0f;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f04f 0200 	mov.w	r2, #0
 8007fb2:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0.0f;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f04f 0200 	mov.w	r2, #0
 8007fba:	611a      	str	r2, [r3, #16]
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007fce:	2300      	movs	r3, #0
 8007fd0:	607b      	str	r3, [r7, #4]
 8007fd2:	4b10      	ldr	r3, [pc, #64]	@ (8008014 <HAL_MspInit+0x4c>)
 8007fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fd6:	4a0f      	ldr	r2, [pc, #60]	@ (8008014 <HAL_MspInit+0x4c>)
 8007fd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007fdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8007fde:	4b0d      	ldr	r3, [pc, #52]	@ (8008014 <HAL_MspInit+0x4c>)
 8007fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fe6:	607b      	str	r3, [r7, #4]
 8007fe8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007fea:	2300      	movs	r3, #0
 8007fec:	603b      	str	r3, [r7, #0]
 8007fee:	4b09      	ldr	r3, [pc, #36]	@ (8008014 <HAL_MspInit+0x4c>)
 8007ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff2:	4a08      	ldr	r2, [pc, #32]	@ (8008014 <HAL_MspInit+0x4c>)
 8007ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ff8:	6413      	str	r3, [r2, #64]	@ 0x40
 8007ffa:	4b06      	ldr	r3, [pc, #24]	@ (8008014 <HAL_MspInit+0x4c>)
 8007ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008002:	603b      	str	r3, [r7, #0]
 8008004:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008006:	bf00      	nop
 8008008:	370c      	adds	r7, #12
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop
 8008014:	40023800 	.word	0x40023800

08008018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008018:	b480      	push	{r7}
 800801a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800801c:	bf00      	nop
 800801e:	e7fd      	b.n	800801c <NMI_Handler+0x4>

08008020 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008020:	b480      	push	{r7}
 8008022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008024:	bf00      	nop
 8008026:	e7fd      	b.n	8008024 <HardFault_Handler+0x4>

08008028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008028:	b480      	push	{r7}
 800802a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800802c:	bf00      	nop
 800802e:	e7fd      	b.n	800802c <MemManage_Handler+0x4>

08008030 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008030:	b480      	push	{r7}
 8008032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008034:	bf00      	nop
 8008036:	e7fd      	b.n	8008034 <BusFault_Handler+0x4>

08008038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008038:	b480      	push	{r7}
 800803a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800803c:	bf00      	nop
 800803e:	e7fd      	b.n	800803c <UsageFault_Handler+0x4>

08008040 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008040:	b480      	push	{r7}
 8008042:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008044:	bf00      	nop
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr

0800804e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800804e:	b480      	push	{r7}
 8008050:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008052:	bf00      	nop
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800805c:	b480      	push	{r7}
 800805e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008060:	bf00      	nop
 8008062:	46bd      	mov	sp, r7
 8008064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008068:	4770      	bx	lr

0800806a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800806a:	b580      	push	{r7, lr}
 800806c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800806e:	f001 fd29 	bl	8009ac4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008072:	bf00      	nop
 8008074:	bd80      	pop	{r7, pc}
	...

08008078 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800807c:	4802      	ldr	r0, [pc, #8]	@ (8008088 <USART1_IRQHandler+0x10>)
 800807e:	f005 f86d 	bl	800d15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8008082:	bf00      	nop
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	2000091c 	.word	0x2000091c

0800808c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008090:	4802      	ldr	r0, [pc, #8]	@ (800809c <USART2_IRQHandler+0x10>)
 8008092:	f005 f863 	bl	800d15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8008096:	bf00      	nop
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop
 800809c:	20000964 	.word	0x20000964

080080a0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80080a4:	4802      	ldr	r0, [pc, #8]	@ (80080b0 <USART3_IRQHandler+0x10>)
 80080a6:	f005 f859 	bl	800d15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80080aa:	bf00      	nop
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	200009ac 	.word	0x200009ac

080080b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Echo_4_Pin);
 80080b8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80080bc:	f002 f8b8 	bl	800a230 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Echo_3_Pin);
 80080c0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80080c4:	f002 f8b4 	bl	800a230 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Echo_2_Pin);
 80080c8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80080cc:	f002 f8b0 	bl	800a230 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80080d0:	bf00      	nop
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80080d8:	4802      	ldr	r0, [pc, #8]	@ (80080e4 <UART4_IRQHandler+0x10>)
 80080da:	f005 f83f 	bl	800d15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80080de:	bf00      	nop
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	bf00      	nop
 80080e4:	2000088c 	.word	0x2000088c

080080e8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80080ec:	4802      	ldr	r0, [pc, #8]	@ (80080f8 <UART5_IRQHandler+0x10>)
 80080ee:	f005 f835 	bl	800d15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80080f2:	bf00      	nop
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	200008d4 	.word	0x200008d4

080080fc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8008100:	4802      	ldr	r0, [pc, #8]	@ (800810c <USART6_IRQHandler+0x10>)
 8008102:	f005 f82b 	bl	800d15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8008106:	bf00      	nop
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop
 800810c:	200009f4 	.word	0x200009f4

08008110 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008110:	b480      	push	{r7}
 8008112:	af00      	add	r7, sp, #0
  return 1;
 8008114:	2301      	movs	r3, #1
}
 8008116:	4618      	mov	r0, r3
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <_kill>:

int _kill(int pid, int sig)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b082      	sub	sp, #8
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800812a:	f006 fe4d 	bl	800edc8 <__errno>
 800812e:	4603      	mov	r3, r0
 8008130:	2216      	movs	r2, #22
 8008132:	601a      	str	r2, [r3, #0]
  return -1;
 8008134:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008138:	4618      	mov	r0, r3
 800813a:	3708      	adds	r7, #8
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <_exit>:

void _exit (int status)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b082      	sub	sp, #8
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008148:	f04f 31ff 	mov.w	r1, #4294967295
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f7ff ffe7 	bl	8008120 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008152:	bf00      	nop
 8008154:	e7fd      	b.n	8008152 <_exit+0x12>

08008156 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008156:	b580      	push	{r7, lr}
 8008158:	b086      	sub	sp, #24
 800815a:	af00      	add	r7, sp, #0
 800815c:	60f8      	str	r0, [r7, #12]
 800815e:	60b9      	str	r1, [r7, #8]
 8008160:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008162:	2300      	movs	r3, #0
 8008164:	617b      	str	r3, [r7, #20]
 8008166:	e00a      	b.n	800817e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008168:	f3af 8000 	nop.w
 800816c:	4601      	mov	r1, r0
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	1c5a      	adds	r2, r3, #1
 8008172:	60ba      	str	r2, [r7, #8]
 8008174:	b2ca      	uxtb	r2, r1
 8008176:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	3301      	adds	r3, #1
 800817c:	617b      	str	r3, [r7, #20]
 800817e:	697a      	ldr	r2, [r7, #20]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	429a      	cmp	r2, r3
 8008184:	dbf0      	blt.n	8008168 <_read+0x12>
  }

  return len;
 8008186:	687b      	ldr	r3, [r7, #4]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3718      	adds	r7, #24
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b086      	sub	sp, #24
 8008194:	af00      	add	r7, sp, #0
 8008196:	60f8      	str	r0, [r7, #12]
 8008198:	60b9      	str	r1, [r7, #8]
 800819a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800819c:	2300      	movs	r3, #0
 800819e:	617b      	str	r3, [r7, #20]
 80081a0:	e009      	b.n	80081b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	1c5a      	adds	r2, r3, #1
 80081a6:	60ba      	str	r2, [r7, #8]
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	4618      	mov	r0, r3
 80081ac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	3301      	adds	r3, #1
 80081b4:	617b      	str	r3, [r7, #20]
 80081b6:	697a      	ldr	r2, [r7, #20]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	dbf1      	blt.n	80081a2 <_write+0x12>
  }
  return len;
 80081be:	687b      	ldr	r3, [r7, #4]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3718      	adds	r7, #24
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <_close>:

int _close(int file)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b083      	sub	sp, #12
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80081d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	370c      	adds	r7, #12
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr

080081e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b083      	sub	sp, #12
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80081f0:	605a      	str	r2, [r3, #4]
  return 0;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	370c      	adds	r7, #12
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <_isatty>:

int _isatty(int file)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8008208:	2301      	movs	r3, #1
}
 800820a:	4618      	mov	r0, r3
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008216:	b480      	push	{r7}
 8008218:	b085      	sub	sp, #20
 800821a:	af00      	add	r7, sp, #0
 800821c:	60f8      	str	r0, [r7, #12]
 800821e:	60b9      	str	r1, [r7, #8]
 8008220:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b086      	sub	sp, #24
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008238:	4a14      	ldr	r2, [pc, #80]	@ (800828c <_sbrk+0x5c>)
 800823a:	4b15      	ldr	r3, [pc, #84]	@ (8008290 <_sbrk+0x60>)
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008244:	4b13      	ldr	r3, [pc, #76]	@ (8008294 <_sbrk+0x64>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d102      	bne.n	8008252 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800824c:	4b11      	ldr	r3, [pc, #68]	@ (8008294 <_sbrk+0x64>)
 800824e:	4a12      	ldr	r2, [pc, #72]	@ (8008298 <_sbrk+0x68>)
 8008250:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008252:	4b10      	ldr	r3, [pc, #64]	@ (8008294 <_sbrk+0x64>)
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4413      	add	r3, r2
 800825a:	693a      	ldr	r2, [r7, #16]
 800825c:	429a      	cmp	r2, r3
 800825e:	d207      	bcs.n	8008270 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008260:	f006 fdb2 	bl	800edc8 <__errno>
 8008264:	4603      	mov	r3, r0
 8008266:	220c      	movs	r2, #12
 8008268:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800826a:	f04f 33ff 	mov.w	r3, #4294967295
 800826e:	e009      	b.n	8008284 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008270:	4b08      	ldr	r3, [pc, #32]	@ (8008294 <_sbrk+0x64>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008276:	4b07      	ldr	r3, [pc, #28]	@ (8008294 <_sbrk+0x64>)
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	4413      	add	r3, r2
 800827e:	4a05      	ldr	r2, [pc, #20]	@ (8008294 <_sbrk+0x64>)
 8008280:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008282:	68fb      	ldr	r3, [r7, #12]
}
 8008284:	4618      	mov	r0, r3
 8008286:	3718      	adds	r7, #24
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}
 800828c:	20020000 	.word	0x20020000
 8008290:	00000400 	.word	0x00000400
 8008294:	20000548 	.word	0x20000548
 8008298:	20000b90 	.word	0x20000b90

0800829c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800829c:	b480      	push	{r7}
 800829e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80082a0:	4b06      	ldr	r3, [pc, #24]	@ (80082bc <SystemInit+0x20>)
 80082a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082a6:	4a05      	ldr	r2, [pc, #20]	@ (80082bc <SystemInit+0x20>)
 80082a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80082ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80082b0:	bf00      	nop
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop
 80082bc:	e000ed00 	.word	0xe000ed00

080082c0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b08c      	sub	sp, #48	@ 0x30
 80082c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80082c6:	f107 030c 	add.w	r3, r7, #12
 80082ca:	2224      	movs	r2, #36	@ 0x24
 80082cc:	2100      	movs	r1, #0
 80082ce:	4618      	mov	r0, r3
 80082d0:	f006 fd28 	bl	800ed24 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80082d4:	1d3b      	adds	r3, r7, #4
 80082d6:	2200      	movs	r2, #0
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80082dc:	4b22      	ldr	r3, [pc, #136]	@ (8008368 <MX_TIM1_Init+0xa8>)
 80082de:	4a23      	ldr	r2, [pc, #140]	@ (800836c <MX_TIM1_Init+0xac>)
 80082e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80082e2:	4b21      	ldr	r3, [pc, #132]	@ (8008368 <MX_TIM1_Init+0xa8>)
 80082e4:	2200      	movs	r2, #0
 80082e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082e8:	4b1f      	ldr	r3, [pc, #124]	@ (8008368 <MX_TIM1_Init+0xa8>)
 80082ea:	2200      	movs	r2, #0
 80082ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80082ee:	4b1e      	ldr	r3, [pc, #120]	@ (8008368 <MX_TIM1_Init+0xa8>)
 80082f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80082f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80082f6:	4b1c      	ldr	r3, [pc, #112]	@ (8008368 <MX_TIM1_Init+0xa8>)
 80082f8:	2200      	movs	r2, #0
 80082fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80082fc:	4b1a      	ldr	r3, [pc, #104]	@ (8008368 <MX_TIM1_Init+0xa8>)
 80082fe:	2200      	movs	r2, #0
 8008300:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008302:	4b19      	ldr	r3, [pc, #100]	@ (8008368 <MX_TIM1_Init+0xa8>)
 8008304:	2200      	movs	r2, #0
 8008306:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8008308:	2301      	movs	r3, #1
 800830a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800830c:	2300      	movs	r3, #0
 800830e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008310:	2301      	movs	r3, #1
 8008312:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008314:	2300      	movs	r3, #0
 8008316:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8008318:	230f      	movs	r3, #15
 800831a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800831c:	2300      	movs	r3, #0
 800831e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008320:	2301      	movs	r3, #1
 8008322:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008324:	2300      	movs	r3, #0
 8008326:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8008328:	230f      	movs	r3, #15
 800832a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800832c:	f107 030c 	add.w	r3, r7, #12
 8008330:	4619      	mov	r1, r3
 8008332:	480d      	ldr	r0, [pc, #52]	@ (8008368 <MX_TIM1_Init+0xa8>)
 8008334:	f003 ff6a 	bl	800c20c <HAL_TIM_Encoder_Init>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d001      	beq.n	8008342 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800833e:	f7fe ff9f 	bl	8007280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008342:	2300      	movs	r3, #0
 8008344:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008346:	2300      	movs	r3, #0
 8008348:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800834a:	1d3b      	adds	r3, r7, #4
 800834c:	4619      	mov	r1, r3
 800834e:	4806      	ldr	r0, [pc, #24]	@ (8008368 <MX_TIM1_Init+0xa8>)
 8008350:	f004 fd36 	bl	800cdc0 <HAL_TIMEx_MasterConfigSynchronization>
 8008354:	4603      	mov	r3, r0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d001      	beq.n	800835e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800835a:	f7fe ff91 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800835e:	bf00      	nop
 8008360:	3730      	adds	r7, #48	@ 0x30
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	2000054c 	.word	0x2000054c
 800836c:	40010000 	.word	0x40010000

08008370 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b08c      	sub	sp, #48	@ 0x30
 8008374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008376:	f107 030c 	add.w	r3, r7, #12
 800837a:	2224      	movs	r2, #36	@ 0x24
 800837c:	2100      	movs	r1, #0
 800837e:	4618      	mov	r0, r3
 8008380:	f006 fcd0 	bl	800ed24 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008384:	1d3b      	adds	r3, r7, #4
 8008386:	2200      	movs	r2, #0
 8008388:	601a      	str	r2, [r3, #0]
 800838a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800838c:	4b21      	ldr	r3, [pc, #132]	@ (8008414 <MX_TIM2_Init+0xa4>)
 800838e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8008392:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8008394:	4b1f      	ldr	r3, [pc, #124]	@ (8008414 <MX_TIM2_Init+0xa4>)
 8008396:	2200      	movs	r2, #0
 8008398:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800839a:	4b1e      	ldr	r3, [pc, #120]	@ (8008414 <MX_TIM2_Init+0xa4>)
 800839c:	2200      	movs	r2, #0
 800839e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80083a0:	4b1c      	ldr	r3, [pc, #112]	@ (8008414 <MX_TIM2_Init+0xa4>)
 80083a2:	f04f 32ff 	mov.w	r2, #4294967295
 80083a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80083a8:	4b1a      	ldr	r3, [pc, #104]	@ (8008414 <MX_TIM2_Init+0xa4>)
 80083aa:	2200      	movs	r2, #0
 80083ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80083ae:	4b19      	ldr	r3, [pc, #100]	@ (8008414 <MX_TIM2_Init+0xa4>)
 80083b0:	2200      	movs	r2, #0
 80083b2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80083b4:	2301      	movs	r3, #1
 80083b6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80083b8:	2300      	movs	r3, #0
 80083ba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80083bc:	2301      	movs	r3, #1
 80083be:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80083c0:	2300      	movs	r3, #0
 80083c2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80083c4:	230f      	movs	r3, #15
 80083c6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80083c8:	2300      	movs	r3, #0
 80083ca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80083cc:	2301      	movs	r3, #1
 80083ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80083d0:	2300      	movs	r3, #0
 80083d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 80083d4:	230f      	movs	r3, #15
 80083d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80083d8:	f107 030c 	add.w	r3, r7, #12
 80083dc:	4619      	mov	r1, r3
 80083de:	480d      	ldr	r0, [pc, #52]	@ (8008414 <MX_TIM2_Init+0xa4>)
 80083e0:	f003 ff14 	bl	800c20c <HAL_TIM_Encoder_Init>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d001      	beq.n	80083ee <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80083ea:	f7fe ff49 	bl	8007280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80083ee:	2300      	movs	r3, #0
 80083f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80083f2:	2300      	movs	r3, #0
 80083f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80083f6:	1d3b      	adds	r3, r7, #4
 80083f8:	4619      	mov	r1, r3
 80083fa:	4806      	ldr	r0, [pc, #24]	@ (8008414 <MX_TIM2_Init+0xa4>)
 80083fc:	f004 fce0 	bl	800cdc0 <HAL_TIMEx_MasterConfigSynchronization>
 8008400:	4603      	mov	r3, r0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d001      	beq.n	800840a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8008406:	f7fe ff3b 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800840a:	bf00      	nop
 800840c:	3730      	adds	r7, #48	@ 0x30
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	20000594 	.word	0x20000594

08008418 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b08c      	sub	sp, #48	@ 0x30
 800841c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800841e:	f107 030c 	add.w	r3, r7, #12
 8008422:	2224      	movs	r2, #36	@ 0x24
 8008424:	2100      	movs	r1, #0
 8008426:	4618      	mov	r0, r3
 8008428:	f006 fc7c 	bl	800ed24 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800842c:	1d3b      	adds	r3, r7, #4
 800842e:	2200      	movs	r2, #0
 8008430:	601a      	str	r2, [r3, #0]
 8008432:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8008434:	4b20      	ldr	r3, [pc, #128]	@ (80084b8 <MX_TIM3_Init+0xa0>)
 8008436:	4a21      	ldr	r2, [pc, #132]	@ (80084bc <MX_TIM3_Init+0xa4>)
 8008438:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800843a:	4b1f      	ldr	r3, [pc, #124]	@ (80084b8 <MX_TIM3_Init+0xa0>)
 800843c:	2200      	movs	r2, #0
 800843e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008440:	4b1d      	ldr	r3, [pc, #116]	@ (80084b8 <MX_TIM3_Init+0xa0>)
 8008442:	2200      	movs	r2, #0
 8008444:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8008446:	4b1c      	ldr	r3, [pc, #112]	@ (80084b8 <MX_TIM3_Init+0xa0>)
 8008448:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800844c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800844e:	4b1a      	ldr	r3, [pc, #104]	@ (80084b8 <MX_TIM3_Init+0xa0>)
 8008450:	2200      	movs	r2, #0
 8008452:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008454:	4b18      	ldr	r3, [pc, #96]	@ (80084b8 <MX_TIM3_Init+0xa0>)
 8008456:	2200      	movs	r2, #0
 8008458:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800845a:	2301      	movs	r3, #1
 800845c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800845e:	2300      	movs	r3, #0
 8008460:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008462:	2301      	movs	r3, #1
 8008464:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008466:	2300      	movs	r3, #0
 8008468:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800846a:	230f      	movs	r3, #15
 800846c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800846e:	2300      	movs	r3, #0
 8008470:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008472:	2301      	movs	r3, #1
 8008474:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008476:	2300      	movs	r3, #0
 8008478:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 800847a:	230f      	movs	r3, #15
 800847c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800847e:	f107 030c 	add.w	r3, r7, #12
 8008482:	4619      	mov	r1, r3
 8008484:	480c      	ldr	r0, [pc, #48]	@ (80084b8 <MX_TIM3_Init+0xa0>)
 8008486:	f003 fec1 	bl	800c20c <HAL_TIM_Encoder_Init>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d001      	beq.n	8008494 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8008490:	f7fe fef6 	bl	8007280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008494:	2300      	movs	r3, #0
 8008496:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008498:	2300      	movs	r3, #0
 800849a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800849c:	1d3b      	adds	r3, r7, #4
 800849e:	4619      	mov	r1, r3
 80084a0:	4805      	ldr	r0, [pc, #20]	@ (80084b8 <MX_TIM3_Init+0xa0>)
 80084a2:	f004 fc8d 	bl	800cdc0 <HAL_TIMEx_MasterConfigSynchronization>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d001      	beq.n	80084b0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80084ac:	f7fe fee8 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80084b0:	bf00      	nop
 80084b2:	3730      	adds	r7, #48	@ 0x30
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	200005dc 	.word	0x200005dc
 80084bc:	40000400 	.word	0x40000400

080084c0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b08c      	sub	sp, #48	@ 0x30
 80084c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80084c6:	f107 030c 	add.w	r3, r7, #12
 80084ca:	2224      	movs	r2, #36	@ 0x24
 80084cc:	2100      	movs	r1, #0
 80084ce:	4618      	mov	r0, r3
 80084d0:	f006 fc28 	bl	800ed24 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80084d4:	1d3b      	adds	r3, r7, #4
 80084d6:	2200      	movs	r2, #0
 80084d8:	601a      	str	r2, [r3, #0]
 80084da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80084dc:	4b20      	ldr	r3, [pc, #128]	@ (8008560 <MX_TIM4_Init+0xa0>)
 80084de:	4a21      	ldr	r2, [pc, #132]	@ (8008564 <MX_TIM4_Init+0xa4>)
 80084e0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80084e2:	4b1f      	ldr	r3, [pc, #124]	@ (8008560 <MX_TIM4_Init+0xa0>)
 80084e4:	2200      	movs	r2, #0
 80084e6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80084e8:	4b1d      	ldr	r3, [pc, #116]	@ (8008560 <MX_TIM4_Init+0xa0>)
 80084ea:	2200      	movs	r2, #0
 80084ec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80084ee:	4b1c      	ldr	r3, [pc, #112]	@ (8008560 <MX_TIM4_Init+0xa0>)
 80084f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80084f4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80084f6:	4b1a      	ldr	r3, [pc, #104]	@ (8008560 <MX_TIM4_Init+0xa0>)
 80084f8:	2200      	movs	r2, #0
 80084fa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80084fc:	4b18      	ldr	r3, [pc, #96]	@ (8008560 <MX_TIM4_Init+0xa0>)
 80084fe:	2200      	movs	r2, #0
 8008500:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8008502:	2301      	movs	r3, #1
 8008504:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008506:	2300      	movs	r3, #0
 8008508:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800850a:	2301      	movs	r3, #1
 800850c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800850e:	2300      	movs	r3, #0
 8008510:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8008512:	230f      	movs	r3, #15
 8008514:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008516:	2300      	movs	r3, #0
 8008518:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800851a:	2301      	movs	r3, #1
 800851c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800851e:	2300      	movs	r3, #0
 8008520:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8008522:	2300      	movs	r3, #0
 8008524:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8008526:	f107 030c 	add.w	r3, r7, #12
 800852a:	4619      	mov	r1, r3
 800852c:	480c      	ldr	r0, [pc, #48]	@ (8008560 <MX_TIM4_Init+0xa0>)
 800852e:	f003 fe6d 	bl	800c20c <HAL_TIM_Encoder_Init>
 8008532:	4603      	mov	r3, r0
 8008534:	2b00      	cmp	r3, #0
 8008536:	d001      	beq.n	800853c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8008538:	f7fe fea2 	bl	8007280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800853c:	2300      	movs	r3, #0
 800853e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008540:	2300      	movs	r3, #0
 8008542:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008544:	1d3b      	adds	r3, r7, #4
 8008546:	4619      	mov	r1, r3
 8008548:	4805      	ldr	r0, [pc, #20]	@ (8008560 <MX_TIM4_Init+0xa0>)
 800854a:	f004 fc39 	bl	800cdc0 <HAL_TIMEx_MasterConfigSynchronization>
 800854e:	4603      	mov	r3, r0
 8008550:	2b00      	cmp	r3, #0
 8008552:	d001      	beq.n	8008558 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8008554:	f7fe fe94 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8008558:	bf00      	nop
 800855a:	3730      	adds	r7, #48	@ 0x30
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}
 8008560:	20000624 	.word	0x20000624
 8008564:	40000800 	.word	0x40000800

08008568 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b08e      	sub	sp, #56	@ 0x38
 800856c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800856e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008572:	2200      	movs	r2, #0
 8008574:	601a      	str	r2, [r3, #0]
 8008576:	605a      	str	r2, [r3, #4]
 8008578:	609a      	str	r2, [r3, #8]
 800857a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800857c:	f107 0320 	add.w	r3, r7, #32
 8008580:	2200      	movs	r2, #0
 8008582:	601a      	str	r2, [r3, #0]
 8008584:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008586:	1d3b      	adds	r3, r7, #4
 8008588:	2200      	movs	r2, #0
 800858a:	601a      	str	r2, [r3, #0]
 800858c:	605a      	str	r2, [r3, #4]
 800858e:	609a      	str	r2, [r3, #8]
 8008590:	60da      	str	r2, [r3, #12]
 8008592:	611a      	str	r2, [r3, #16]
 8008594:	615a      	str	r2, [r3, #20]
 8008596:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8008598:	4b3d      	ldr	r3, [pc, #244]	@ (8008690 <MX_TIM5_Init+0x128>)
 800859a:	4a3e      	ldr	r2, [pc, #248]	@ (8008694 <MX_TIM5_Init+0x12c>)
 800859c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 800859e:	4b3c      	ldr	r3, [pc, #240]	@ (8008690 <MX_TIM5_Init+0x128>)
 80085a0:	2253      	movs	r2, #83	@ 0x53
 80085a2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80085a4:	4b3a      	ldr	r3, [pc, #232]	@ (8008690 <MX_TIM5_Init+0x128>)
 80085a6:	2200      	movs	r2, #0
 80085a8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 80085aa:	4b39      	ldr	r3, [pc, #228]	@ (8008690 <MX_TIM5_Init+0x128>)
 80085ac:	f242 720f 	movw	r2, #9999	@ 0x270f
 80085b0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80085b2:	4b37      	ldr	r3, [pc, #220]	@ (8008690 <MX_TIM5_Init+0x128>)
 80085b4:	2200      	movs	r2, #0
 80085b6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80085b8:	4b35      	ldr	r3, [pc, #212]	@ (8008690 <MX_TIM5_Init+0x128>)
 80085ba:	2200      	movs	r2, #0
 80085bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80085be:	4834      	ldr	r0, [pc, #208]	@ (8008690 <MX_TIM5_Init+0x128>)
 80085c0:	f003 fc4a 	bl	800be58 <HAL_TIM_Base_Init>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80085ca:	f7fe fe59 	bl	8007280 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80085ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80085d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80085d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80085d8:	4619      	mov	r1, r3
 80085da:	482d      	ldr	r0, [pc, #180]	@ (8008690 <MX_TIM5_Init+0x128>)
 80085dc:	f004 f80c 	bl	800c5f8 <HAL_TIM_ConfigClockSource>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d001      	beq.n	80085ea <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80085e6:	f7fe fe4b 	bl	8007280 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80085ea:	4829      	ldr	r0, [pc, #164]	@ (8008690 <MX_TIM5_Init+0x128>)
 80085ec:	f003 fcec 	bl	800bfc8 <HAL_TIM_PWM_Init>
 80085f0:	4603      	mov	r3, r0
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d001      	beq.n	80085fa <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80085f6:	f7fe fe43 	bl	8007280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80085fa:	2300      	movs	r3, #0
 80085fc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80085fe:	2300      	movs	r3, #0
 8008600:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008602:	f107 0320 	add.w	r3, r7, #32
 8008606:	4619      	mov	r1, r3
 8008608:	4821      	ldr	r0, [pc, #132]	@ (8008690 <MX_TIM5_Init+0x128>)
 800860a:	f004 fbd9 	bl	800cdc0 <HAL_TIMEx_MasterConfigSynchronization>
 800860e:	4603      	mov	r3, r0
 8008610:	2b00      	cmp	r3, #0
 8008612:	d001      	beq.n	8008618 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8008614:	f7fe fe34 	bl	8007280 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008618:	2360      	movs	r3, #96	@ 0x60
 800861a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008620:	2300      	movs	r3, #0
 8008622:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008624:	2300      	movs	r3, #0
 8008626:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008628:	1d3b      	adds	r3, r7, #4
 800862a:	2200      	movs	r2, #0
 800862c:	4619      	mov	r1, r3
 800862e:	4818      	ldr	r0, [pc, #96]	@ (8008690 <MX_TIM5_Init+0x128>)
 8008630:	f003 ff20 	bl	800c474 <HAL_TIM_PWM_ConfigChannel>
 8008634:	4603      	mov	r3, r0
 8008636:	2b00      	cmp	r3, #0
 8008638:	d001      	beq.n	800863e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800863a:	f7fe fe21 	bl	8007280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800863e:	1d3b      	adds	r3, r7, #4
 8008640:	2204      	movs	r2, #4
 8008642:	4619      	mov	r1, r3
 8008644:	4812      	ldr	r0, [pc, #72]	@ (8008690 <MX_TIM5_Init+0x128>)
 8008646:	f003 ff15 	bl	800c474 <HAL_TIM_PWM_ConfigChannel>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d001      	beq.n	8008654 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8008650:	f7fe fe16 	bl	8007280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008654:	1d3b      	adds	r3, r7, #4
 8008656:	2208      	movs	r2, #8
 8008658:	4619      	mov	r1, r3
 800865a:	480d      	ldr	r0, [pc, #52]	@ (8008690 <MX_TIM5_Init+0x128>)
 800865c:	f003 ff0a 	bl	800c474 <HAL_TIM_PWM_ConfigChannel>
 8008660:	4603      	mov	r3, r0
 8008662:	2b00      	cmp	r3, #0
 8008664:	d001      	beq.n	800866a <MX_TIM5_Init+0x102>
  {
    Error_Handler();
 8008666:	f7fe fe0b 	bl	8007280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800866a:	1d3b      	adds	r3, r7, #4
 800866c:	220c      	movs	r2, #12
 800866e:	4619      	mov	r1, r3
 8008670:	4807      	ldr	r0, [pc, #28]	@ (8008690 <MX_TIM5_Init+0x128>)
 8008672:	f003 feff 	bl	800c474 <HAL_TIM_PWM_ConfigChannel>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d001      	beq.n	8008680 <MX_TIM5_Init+0x118>
  {
    Error_Handler();
 800867c:	f7fe fe00 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8008680:	4803      	ldr	r0, [pc, #12]	@ (8008690 <MX_TIM5_Init+0x128>)
 8008682:	f000 fb2b 	bl	8008cdc <HAL_TIM_MspPostInit>

}
 8008686:	bf00      	nop
 8008688:	3738      	adds	r7, #56	@ 0x38
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	2000066c 	.word	0x2000066c
 8008694:	40000c00 	.word	0x40000c00

08008698 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800869e:	463b      	mov	r3, r7
 80086a0:	2200      	movs	r2, #0
 80086a2:	601a      	str	r2, [r3, #0]
 80086a4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80086a6:	4b15      	ldr	r3, [pc, #84]	@ (80086fc <MX_TIM6_Init+0x64>)
 80086a8:	4a15      	ldr	r2, [pc, #84]	@ (8008700 <MX_TIM6_Init+0x68>)
 80086aa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400-1;
 80086ac:	4b13      	ldr	r3, [pc, #76]	@ (80086fc <MX_TIM6_Init+0x64>)
 80086ae:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80086b2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80086b4:	4b11      	ldr	r3, [pc, #68]	@ (80086fc <MX_TIM6_Init+0x64>)
 80086b6:	2200      	movs	r2, #0
 80086b8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80086ba:	4b10      	ldr	r3, [pc, #64]	@ (80086fc <MX_TIM6_Init+0x64>)
 80086bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80086c0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80086c2:	4b0e      	ldr	r3, [pc, #56]	@ (80086fc <MX_TIM6_Init+0x64>)
 80086c4:	2200      	movs	r2, #0
 80086c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80086c8:	480c      	ldr	r0, [pc, #48]	@ (80086fc <MX_TIM6_Init+0x64>)
 80086ca:	f003 fbc5 	bl	800be58 <HAL_TIM_Base_Init>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d001      	beq.n	80086d8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80086d4:	f7fe fdd4 	bl	8007280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80086d8:	2300      	movs	r3, #0
 80086da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80086dc:	2300      	movs	r3, #0
 80086de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80086e0:	463b      	mov	r3, r7
 80086e2:	4619      	mov	r1, r3
 80086e4:	4805      	ldr	r0, [pc, #20]	@ (80086fc <MX_TIM6_Init+0x64>)
 80086e6:	f004 fb6b 	bl	800cdc0 <HAL_TIMEx_MasterConfigSynchronization>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d001      	beq.n	80086f4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80086f0:	f7fe fdc6 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80086f4:	bf00      	nop
 80086f6:	3708      	adds	r7, #8
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}
 80086fc:	200006b4 	.word	0x200006b4
 8008700:	40001000 	.word	0x40001000

08008704 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b096      	sub	sp, #88	@ 0x58
 8008708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800870a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800870e:	2200      	movs	r2, #0
 8008710:	601a      	str	r2, [r3, #0]
 8008712:	605a      	str	r2, [r3, #4]
 8008714:	609a      	str	r2, [r3, #8]
 8008716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008718:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800871c:	2200      	movs	r2, #0
 800871e:	601a      	str	r2, [r3, #0]
 8008720:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008722:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008726:	2200      	movs	r2, #0
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	605a      	str	r2, [r3, #4]
 800872c:	609a      	str	r2, [r3, #8]
 800872e:	60da      	str	r2, [r3, #12]
 8008730:	611a      	str	r2, [r3, #16]
 8008732:	615a      	str	r2, [r3, #20]
 8008734:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008736:	1d3b      	adds	r3, r7, #4
 8008738:	2220      	movs	r2, #32
 800873a:	2100      	movs	r1, #0
 800873c:	4618      	mov	r0, r3
 800873e:	f006 faf1 	bl	800ed24 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8008742:	4b45      	ldr	r3, [pc, #276]	@ (8008858 <MX_TIM8_Init+0x154>)
 8008744:	4a45      	ldr	r2, [pc, #276]	@ (800885c <MX_TIM8_Init+0x158>)
 8008746:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 8008748:	4b43      	ldr	r3, [pc, #268]	@ (8008858 <MX_TIM8_Init+0x154>)
 800874a:	22a7      	movs	r2, #167	@ 0xa7
 800874c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800874e:	4b42      	ldr	r3, [pc, #264]	@ (8008858 <MX_TIM8_Init+0x154>)
 8008750:	2200      	movs	r2, #0
 8008752:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 20000-1;
 8008754:	4b40      	ldr	r3, [pc, #256]	@ (8008858 <MX_TIM8_Init+0x154>)
 8008756:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800875a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800875c:	4b3e      	ldr	r3, [pc, #248]	@ (8008858 <MX_TIM8_Init+0x154>)
 800875e:	2200      	movs	r2, #0
 8008760:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008762:	4b3d      	ldr	r3, [pc, #244]	@ (8008858 <MX_TIM8_Init+0x154>)
 8008764:	2200      	movs	r2, #0
 8008766:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008768:	4b3b      	ldr	r3, [pc, #236]	@ (8008858 <MX_TIM8_Init+0x154>)
 800876a:	2200      	movs	r2, #0
 800876c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800876e:	483a      	ldr	r0, [pc, #232]	@ (8008858 <MX_TIM8_Init+0x154>)
 8008770:	f003 fb72 	bl	800be58 <HAL_TIM_Base_Init>
 8008774:	4603      	mov	r3, r0
 8008776:	2b00      	cmp	r3, #0
 8008778:	d001      	beq.n	800877e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800877a:	f7fe fd81 	bl	8007280 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800877e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008782:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8008784:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8008788:	4619      	mov	r1, r3
 800878a:	4833      	ldr	r0, [pc, #204]	@ (8008858 <MX_TIM8_Init+0x154>)
 800878c:	f003 ff34 	bl	800c5f8 <HAL_TIM_ConfigClockSource>
 8008790:	4603      	mov	r3, r0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d001      	beq.n	800879a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8008796:	f7fe fd73 	bl	8007280 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800879a:	482f      	ldr	r0, [pc, #188]	@ (8008858 <MX_TIM8_Init+0x154>)
 800879c:	f003 fc14 	bl	800bfc8 <HAL_TIM_PWM_Init>
 80087a0:	4603      	mov	r3, r0
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d001      	beq.n	80087aa <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80087a6:	f7fe fd6b 	bl	8007280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80087aa:	2300      	movs	r3, #0
 80087ac:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80087ae:	2300      	movs	r3, #0
 80087b0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80087b2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80087b6:	4619      	mov	r1, r3
 80087b8:	4827      	ldr	r0, [pc, #156]	@ (8008858 <MX_TIM8_Init+0x154>)
 80087ba:	f004 fb01 	bl	800cdc0 <HAL_TIMEx_MasterConfigSynchronization>
 80087be:	4603      	mov	r3, r0
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d001      	beq.n	80087c8 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80087c4:	f7fe fd5c 	bl	8007280 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80087c8:	2360      	movs	r3, #96	@ 0x60
 80087ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 1000;
 80087cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80087d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80087d2:	2300      	movs	r3, #0
 80087d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80087d6:	2300      	movs	r3, #0
 80087d8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80087da:	2300      	movs	r3, #0
 80087dc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80087de:	2300      	movs	r3, #0
 80087e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80087e2:	2300      	movs	r3, #0
 80087e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80087e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087ea:	2200      	movs	r2, #0
 80087ec:	4619      	mov	r1, r3
 80087ee:	481a      	ldr	r0, [pc, #104]	@ (8008858 <MX_TIM8_Init+0x154>)
 80087f0:	f003 fe40 	bl	800c474 <HAL_TIM_PWM_ConfigChannel>
 80087f4:	4603      	mov	r3, r0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d001      	beq.n	80087fe <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80087fa:	f7fe fd41 	bl	8007280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80087fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008802:	2204      	movs	r2, #4
 8008804:	4619      	mov	r1, r3
 8008806:	4814      	ldr	r0, [pc, #80]	@ (8008858 <MX_TIM8_Init+0x154>)
 8008808:	f003 fe34 	bl	800c474 <HAL_TIM_PWM_ConfigChannel>
 800880c:	4603      	mov	r3, r0
 800880e:	2b00      	cmp	r3, #0
 8008810:	d001      	beq.n	8008816 <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 8008812:	f7fe fd35 	bl	8007280 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008816:	2300      	movs	r3, #0
 8008818:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800881a:	2300      	movs	r3, #0
 800881c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800881e:	2300      	movs	r3, #0
 8008820:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008822:	2300      	movs	r3, #0
 8008824:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008826:	2300      	movs	r3, #0
 8008828:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800882a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800882e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008830:	2300      	movs	r3, #0
 8008832:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008834:	1d3b      	adds	r3, r7, #4
 8008836:	4619      	mov	r1, r3
 8008838:	4807      	ldr	r0, [pc, #28]	@ (8008858 <MX_TIM8_Init+0x154>)
 800883a:	f004 fb3d 	bl	800ceb8 <HAL_TIMEx_ConfigBreakDeadTime>
 800883e:	4603      	mov	r3, r0
 8008840:	2b00      	cmp	r3, #0
 8008842:	d001      	beq.n	8008848 <MX_TIM8_Init+0x144>
  {
    Error_Handler();
 8008844:	f7fe fd1c 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8008848:	4803      	ldr	r0, [pc, #12]	@ (8008858 <MX_TIM8_Init+0x154>)
 800884a:	f000 fa47 	bl	8008cdc <HAL_TIM_MspPostInit>

}
 800884e:	bf00      	nop
 8008850:	3758      	adds	r7, #88	@ 0x58
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
 8008856:	bf00      	nop
 8008858:	200006fc 	.word	0x200006fc
 800885c:	40010400 	.word	0x40010400

08008860 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b08c      	sub	sp, #48	@ 0x30
 8008864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008866:	f107 0320 	add.w	r3, r7, #32
 800886a:	2200      	movs	r2, #0
 800886c:	601a      	str	r2, [r3, #0]
 800886e:	605a      	str	r2, [r3, #4]
 8008870:	609a      	str	r2, [r3, #8]
 8008872:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008874:	1d3b      	adds	r3, r7, #4
 8008876:	2200      	movs	r2, #0
 8008878:	601a      	str	r2, [r3, #0]
 800887a:	605a      	str	r2, [r3, #4]
 800887c:	609a      	str	r2, [r3, #8]
 800887e:	60da      	str	r2, [r3, #12]
 8008880:	611a      	str	r2, [r3, #16]
 8008882:	615a      	str	r2, [r3, #20]
 8008884:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8008886:	4b2b      	ldr	r3, [pc, #172]	@ (8008934 <MX_TIM9_Init+0xd4>)
 8008888:	4a2b      	ldr	r2, [pc, #172]	@ (8008938 <MX_TIM9_Init+0xd8>)
 800888a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 800888c:	4b29      	ldr	r3, [pc, #164]	@ (8008934 <MX_TIM9_Init+0xd4>)
 800888e:	22a7      	movs	r2, #167	@ 0xa7
 8008890:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008892:	4b28      	ldr	r3, [pc, #160]	@ (8008934 <MX_TIM9_Init+0xd4>)
 8008894:	2200      	movs	r2, #0
 8008896:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 20000-1;
 8008898:	4b26      	ldr	r3, [pc, #152]	@ (8008934 <MX_TIM9_Init+0xd4>)
 800889a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800889e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80088a0:	4b24      	ldr	r3, [pc, #144]	@ (8008934 <MX_TIM9_Init+0xd4>)
 80088a2:	2200      	movs	r2, #0
 80088a4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80088a6:	4b23      	ldr	r3, [pc, #140]	@ (8008934 <MX_TIM9_Init+0xd4>)
 80088a8:	2200      	movs	r2, #0
 80088aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80088ac:	4821      	ldr	r0, [pc, #132]	@ (8008934 <MX_TIM9_Init+0xd4>)
 80088ae:	f003 fad3 	bl	800be58 <HAL_TIM_Base_Init>
 80088b2:	4603      	mov	r3, r0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d001      	beq.n	80088bc <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 80088b8:	f7fe fce2 	bl	8007280 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80088bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80088c0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80088c2:	f107 0320 	add.w	r3, r7, #32
 80088c6:	4619      	mov	r1, r3
 80088c8:	481a      	ldr	r0, [pc, #104]	@ (8008934 <MX_TIM9_Init+0xd4>)
 80088ca:	f003 fe95 	bl	800c5f8 <HAL_TIM_ConfigClockSource>
 80088ce:	4603      	mov	r3, r0
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d001      	beq.n	80088d8 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80088d4:	f7fe fcd4 	bl	8007280 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80088d8:	4816      	ldr	r0, [pc, #88]	@ (8008934 <MX_TIM9_Init+0xd4>)
 80088da:	f003 fb75 	bl	800bfc8 <HAL_TIM_PWM_Init>
 80088de:	4603      	mov	r3, r0
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d001      	beq.n	80088e8 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 80088e4:	f7fe fccc 	bl	8007280 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80088e8:	2360      	movs	r3, #96	@ 0x60
 80088ea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 80088ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80088f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80088f2:	2300      	movs	r3, #0
 80088f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80088f6:	2300      	movs	r3, #0
 80088f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80088fa:	1d3b      	adds	r3, r7, #4
 80088fc:	2200      	movs	r2, #0
 80088fe:	4619      	mov	r1, r3
 8008900:	480c      	ldr	r0, [pc, #48]	@ (8008934 <MX_TIM9_Init+0xd4>)
 8008902:	f003 fdb7 	bl	800c474 <HAL_TIM_PWM_ConfigChannel>
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	d001      	beq.n	8008910 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 800890c:	f7fe fcb8 	bl	8007280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008910:	1d3b      	adds	r3, r7, #4
 8008912:	2204      	movs	r2, #4
 8008914:	4619      	mov	r1, r3
 8008916:	4807      	ldr	r0, [pc, #28]	@ (8008934 <MX_TIM9_Init+0xd4>)
 8008918:	f003 fdac 	bl	800c474 <HAL_TIM_PWM_ConfigChannel>
 800891c:	4603      	mov	r3, r0
 800891e:	2b00      	cmp	r3, #0
 8008920:	d001      	beq.n	8008926 <MX_TIM9_Init+0xc6>
  {
    Error_Handler();
 8008922:	f7fe fcad 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8008926:	4803      	ldr	r0, [pc, #12]	@ (8008934 <MX_TIM9_Init+0xd4>)
 8008928:	f000 f9d8 	bl	8008cdc <HAL_TIM_MspPostInit>

}
 800892c:	bf00      	nop
 800892e:	3730      	adds	r7, #48	@ 0x30
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}
 8008934:	20000744 	.word	0x20000744
 8008938:	40014000 	.word	0x40014000

0800893c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b088      	sub	sp, #32
 8008940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8008942:	1d3b      	adds	r3, r7, #4
 8008944:	2200      	movs	r2, #0
 8008946:	601a      	str	r2, [r3, #0]
 8008948:	605a      	str	r2, [r3, #4]
 800894a:	609a      	str	r2, [r3, #8]
 800894c:	60da      	str	r2, [r3, #12]
 800894e:	611a      	str	r2, [r3, #16]
 8008950:	615a      	str	r2, [r3, #20]
 8008952:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8008954:	4b1e      	ldr	r3, [pc, #120]	@ (80089d0 <MX_TIM10_Init+0x94>)
 8008956:	4a1f      	ldr	r2, [pc, #124]	@ (80089d4 <MX_TIM10_Init+0x98>)
 8008958:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 800895a:	4b1d      	ldr	r3, [pc, #116]	@ (80089d0 <MX_TIM10_Init+0x94>)
 800895c:	22a7      	movs	r2, #167	@ 0xa7
 800895e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008960:	4b1b      	ldr	r3, [pc, #108]	@ (80089d0 <MX_TIM10_Init+0x94>)
 8008962:	2200      	movs	r2, #0
 8008964:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 20000-1;
 8008966:	4b1a      	ldr	r3, [pc, #104]	@ (80089d0 <MX_TIM10_Init+0x94>)
 8008968:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800896c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800896e:	4b18      	ldr	r3, [pc, #96]	@ (80089d0 <MX_TIM10_Init+0x94>)
 8008970:	2200      	movs	r2, #0
 8008972:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008974:	4b16      	ldr	r3, [pc, #88]	@ (80089d0 <MX_TIM10_Init+0x94>)
 8008976:	2200      	movs	r2, #0
 8008978:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800897a:	4815      	ldr	r0, [pc, #84]	@ (80089d0 <MX_TIM10_Init+0x94>)
 800897c:	f003 fa6c 	bl	800be58 <HAL_TIM_Base_Init>
 8008980:	4603      	mov	r3, r0
 8008982:	2b00      	cmp	r3, #0
 8008984:	d001      	beq.n	800898a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8008986:	f7fe fc7b 	bl	8007280 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800898a:	4811      	ldr	r0, [pc, #68]	@ (80089d0 <MX_TIM10_Init+0x94>)
 800898c:	f003 fb1c 	bl	800bfc8 <HAL_TIM_PWM_Init>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8008996:	f7fe fc73 	bl	8007280 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800899a:	2360      	movs	r3, #96	@ 0x60
 800899c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800899e:	2300      	movs	r3, #0
 80089a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80089a2:	2300      	movs	r3, #0
 80089a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80089a6:	2300      	movs	r3, #0
 80089a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80089aa:	1d3b      	adds	r3, r7, #4
 80089ac:	2200      	movs	r2, #0
 80089ae:	4619      	mov	r1, r3
 80089b0:	4807      	ldr	r0, [pc, #28]	@ (80089d0 <MX_TIM10_Init+0x94>)
 80089b2:	f003 fd5f 	bl	800c474 <HAL_TIM_PWM_ConfigChannel>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d001      	beq.n	80089c0 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80089bc:	f7fe fc60 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80089c0:	4803      	ldr	r0, [pc, #12]	@ (80089d0 <MX_TIM10_Init+0x94>)
 80089c2:	f000 f98b 	bl	8008cdc <HAL_TIM_MspPostInit>

}
 80089c6:	bf00      	nop
 80089c8:	3720      	adds	r7, #32
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}
 80089ce:	bf00      	nop
 80089d0:	2000078c 	.word	0x2000078c
 80089d4:	40014400 	.word	0x40014400

080089d8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b090      	sub	sp, #64	@ 0x40
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80089e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80089e4:	2200      	movs	r2, #0
 80089e6:	601a      	str	r2, [r3, #0]
 80089e8:	605a      	str	r2, [r3, #4]
 80089ea:	609a      	str	r2, [r3, #8]
 80089ec:	60da      	str	r2, [r3, #12]
 80089ee:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a74      	ldr	r2, [pc, #464]	@ (8008bc8 <HAL_TIM_Encoder_MspInit+0x1f0>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d12d      	bne.n	8008a56 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80089fa:	2300      	movs	r3, #0
 80089fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80089fe:	4b73      	ldr	r3, [pc, #460]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a02:	4a72      	ldr	r2, [pc, #456]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a04:	f043 0301 	orr.w	r3, r3, #1
 8008a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8008a0a:	4b70      	ldr	r3, [pc, #448]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a0e:	f003 0301 	and.w	r3, r3, #1
 8008a12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8008a16:	2300      	movs	r3, #0
 8008a18:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a1a:	4b6c      	ldr	r3, [pc, #432]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a1e:	4a6b      	ldr	r2, [pc, #428]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a20:	f043 0310 	orr.w	r3, r3, #16
 8008a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8008a26:	4b69      	ldr	r3, [pc, #420]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a2a:	f003 0310 	and.w	r3, r3, #16
 8008a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = M1_E1_Pin|M1_E2_Pin;
 8008a32:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8008a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a38:	2302      	movs	r3, #2
 8008a3a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a40:	2300      	movs	r3, #0
 8008a42:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8008a44:	2301      	movs	r3, #1
 8008a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008a48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008a4c:	4619      	mov	r1, r3
 8008a4e:	4860      	ldr	r0, [pc, #384]	@ (8008bd0 <HAL_TIM_Encoder_MspInit+0x1f8>)
 8008a50:	f001 fa20 	bl	8009e94 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8008a54:	e0b3      	b.n	8008bbe <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM2)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a5e:	d14a      	bne.n	8008af6 <HAL_TIM_Encoder_MspInit+0x11e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008a60:	2300      	movs	r3, #0
 8008a62:	623b      	str	r3, [r7, #32]
 8008a64:	4b59      	ldr	r3, [pc, #356]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a68:	4a58      	ldr	r2, [pc, #352]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a6a:	f043 0301 	orr.w	r3, r3, #1
 8008a6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8008a70:	4b56      	ldr	r3, [pc, #344]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a74:	f003 0301 	and.w	r3, r3, #1
 8008a78:	623b      	str	r3, [r7, #32]
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	61fb      	str	r3, [r7, #28]
 8008a80:	4b52      	ldr	r3, [pc, #328]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a84:	4a51      	ldr	r2, [pc, #324]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a86:	f043 0301 	orr.w	r3, r3, #1
 8008a8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8008a8c:	4b4f      	ldr	r3, [pc, #316]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a90:	f003 0301 	and.w	r3, r3, #1
 8008a94:	61fb      	str	r3, [r7, #28]
 8008a96:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008a98:	2300      	movs	r3, #0
 8008a9a:	61bb      	str	r3, [r7, #24]
 8008a9c:	4b4b      	ldr	r3, [pc, #300]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aa0:	4a4a      	ldr	r2, [pc, #296]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008aa2:	f043 0302 	orr.w	r3, r3, #2
 8008aa6:	6313      	str	r3, [r2, #48]	@ 0x30
 8008aa8:	4b48      	ldr	r3, [pc, #288]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aac:	f003 0302 	and.w	r3, r3, #2
 8008ab0:	61bb      	str	r3, [r7, #24]
 8008ab2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = M4_E1_Pin;
 8008ab4:	2320      	movs	r3, #32
 8008ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ab8:	2302      	movs	r3, #2
 8008aba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008abc:	2300      	movs	r3, #0
 8008abe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(M4_E1_GPIO_Port, &GPIO_InitStruct);
 8008ac8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008acc:	4619      	mov	r1, r3
 8008ace:	4841      	ldr	r0, [pc, #260]	@ (8008bd4 <HAL_TIM_Encoder_MspInit+0x1fc>)
 8008ad0:	f001 f9e0 	bl	8009e94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M4_E2_Pin;
 8008ad4:	2308      	movs	r3, #8
 8008ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ad8:	2302      	movs	r3, #2
 8008ada:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008adc:	2300      	movs	r3, #0
 8008ade:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(M4_E2_GPIO_Port, &GPIO_InitStruct);
 8008ae8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008aec:	4619      	mov	r1, r3
 8008aee:	483a      	ldr	r0, [pc, #232]	@ (8008bd8 <HAL_TIM_Encoder_MspInit+0x200>)
 8008af0:	f001 f9d0 	bl	8009e94 <HAL_GPIO_Init>
}
 8008af4:	e063      	b.n	8008bbe <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM3)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a38      	ldr	r2, [pc, #224]	@ (8008bdc <HAL_TIM_Encoder_MspInit+0x204>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d12c      	bne.n	8008b5a <HAL_TIM_Encoder_MspInit+0x182>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008b00:	2300      	movs	r3, #0
 8008b02:	617b      	str	r3, [r7, #20]
 8008b04:	4b31      	ldr	r3, [pc, #196]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b08:	4a30      	ldr	r2, [pc, #192]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b0a:	f043 0302 	orr.w	r3, r3, #2
 8008b0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8008b10:	4b2e      	ldr	r3, [pc, #184]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b14:	f003 0302 	and.w	r3, r3, #2
 8008b18:	617b      	str	r3, [r7, #20]
 8008b1a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	613b      	str	r3, [r7, #16]
 8008b20:	4b2a      	ldr	r3, [pc, #168]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b24:	4a29      	ldr	r2, [pc, #164]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b26:	f043 0301 	orr.w	r3, r3, #1
 8008b2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8008b2c:	4b27      	ldr	r3, [pc, #156]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b30:	f003 0301 	and.w	r3, r3, #1
 8008b34:	613b      	str	r3, [r7, #16]
 8008b36:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = M3_E1_Pin|M3_E2_Pin;
 8008b38:	23c0      	movs	r3, #192	@ 0xc0
 8008b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b40:	2300      	movs	r3, #0
 8008b42:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b44:	2300      	movs	r3, #0
 8008b46:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008b48:	2302      	movs	r3, #2
 8008b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008b50:	4619      	mov	r1, r3
 8008b52:	4820      	ldr	r0, [pc, #128]	@ (8008bd4 <HAL_TIM_Encoder_MspInit+0x1fc>)
 8008b54:	f001 f99e 	bl	8009e94 <HAL_GPIO_Init>
}
 8008b58:	e031      	b.n	8008bbe <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM4)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a20      	ldr	r2, [pc, #128]	@ (8008be0 <HAL_TIM_Encoder_MspInit+0x208>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d12c      	bne.n	8008bbe <HAL_TIM_Encoder_MspInit+0x1e6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008b64:	2300      	movs	r3, #0
 8008b66:	60fb      	str	r3, [r7, #12]
 8008b68:	4b18      	ldr	r3, [pc, #96]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b6c:	4a17      	ldr	r2, [pc, #92]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b6e:	f043 0304 	orr.w	r3, r3, #4
 8008b72:	6413      	str	r3, [r2, #64]	@ 0x40
 8008b74:	4b15      	ldr	r3, [pc, #84]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b78:	f003 0304 	and.w	r3, r3, #4
 8008b7c:	60fb      	str	r3, [r7, #12]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008b80:	2300      	movs	r3, #0
 8008b82:	60bb      	str	r3, [r7, #8]
 8008b84:	4b11      	ldr	r3, [pc, #68]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b88:	4a10      	ldr	r2, [pc, #64]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b8a:	f043 0308 	orr.w	r3, r3, #8
 8008b8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008b90:	4b0e      	ldr	r3, [pc, #56]	@ (8008bcc <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b94:	f003 0308 	and.w	r3, r3, #8
 8008b98:	60bb      	str	r3, [r7, #8]
 8008b9a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = M2_E1_Pin|M2_E2_Pin;
 8008b9c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8008ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ba2:	2302      	movs	r3, #2
 8008ba4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008baa:	2300      	movs	r3, #0
 8008bac:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8008bae:	2302      	movs	r3, #2
 8008bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008bb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	480a      	ldr	r0, [pc, #40]	@ (8008be4 <HAL_TIM_Encoder_MspInit+0x20c>)
 8008bba:	f001 f96b 	bl	8009e94 <HAL_GPIO_Init>
}
 8008bbe:	bf00      	nop
 8008bc0:	3740      	adds	r7, #64	@ 0x40
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}
 8008bc6:	bf00      	nop
 8008bc8:	40010000 	.word	0x40010000
 8008bcc:	40023800 	.word	0x40023800
 8008bd0:	40021000 	.word	0x40021000
 8008bd4:	40020000 	.word	0x40020000
 8008bd8:	40020400 	.word	0x40020400
 8008bdc:	40000400 	.word	0x40000400
 8008be0:	40000800 	.word	0x40000800
 8008be4:	40020c00 	.word	0x40020c00

08008be8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b089      	sub	sp, #36	@ 0x24
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a33      	ldr	r2, [pc, #204]	@ (8008cc4 <HAL_TIM_Base_MspInit+0xdc>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d10e      	bne.n	8008c18 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	61fb      	str	r3, [r7, #28]
 8008bfe:	4b32      	ldr	r3, [pc, #200]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c02:	4a31      	ldr	r2, [pc, #196]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c04:	f043 0308 	orr.w	r3, r3, #8
 8008c08:	6413      	str	r3, [r2, #64]	@ 0x40
 8008c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c0e:	f003 0308 	and.w	r3, r3, #8
 8008c12:	61fb      	str	r3, [r7, #28]
 8008c14:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8008c16:	e04e      	b.n	8008cb6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM6)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a2b      	ldr	r2, [pc, #172]	@ (8008ccc <HAL_TIM_Base_MspInit+0xe4>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d10e      	bne.n	8008c40 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008c22:	2300      	movs	r3, #0
 8008c24:	61bb      	str	r3, [r7, #24]
 8008c26:	4b28      	ldr	r3, [pc, #160]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c2a:	4a27      	ldr	r2, [pc, #156]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c2c:	f043 0310 	orr.w	r3, r3, #16
 8008c30:	6413      	str	r3, [r2, #64]	@ 0x40
 8008c32:	4b25      	ldr	r3, [pc, #148]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c36:	f003 0310 	and.w	r3, r3, #16
 8008c3a:	61bb      	str	r3, [r7, #24]
 8008c3c:	69bb      	ldr	r3, [r7, #24]
}
 8008c3e:	e03a      	b.n	8008cb6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a22      	ldr	r2, [pc, #136]	@ (8008cd0 <HAL_TIM_Base_MspInit+0xe8>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d10e      	bne.n	8008c68 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	617b      	str	r3, [r7, #20]
 8008c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c52:	4a1d      	ldr	r2, [pc, #116]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c54:	f043 0302 	orr.w	r3, r3, #2
 8008c58:	6453      	str	r3, [r2, #68]	@ 0x44
 8008c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c5e:	f003 0302 	and.w	r3, r3, #2
 8008c62:	617b      	str	r3, [r7, #20]
 8008c64:	697b      	ldr	r3, [r7, #20]
}
 8008c66:	e026      	b.n	8008cb6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM9)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a19      	ldr	r2, [pc, #100]	@ (8008cd4 <HAL_TIM_Base_MspInit+0xec>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d10e      	bne.n	8008c90 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8008c72:	2300      	movs	r3, #0
 8008c74:	613b      	str	r3, [r7, #16]
 8008c76:	4b14      	ldr	r3, [pc, #80]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c7a:	4a13      	ldr	r2, [pc, #76]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c80:	6453      	str	r3, [r2, #68]	@ 0x44
 8008c82:	4b11      	ldr	r3, [pc, #68]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c8a:	613b      	str	r3, [r7, #16]
 8008c8c:	693b      	ldr	r3, [r7, #16]
}
 8008c8e:	e012      	b.n	8008cb6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM10)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a10      	ldr	r2, [pc, #64]	@ (8008cd8 <HAL_TIM_Base_MspInit+0xf0>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d10d      	bne.n	8008cb6 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	60fb      	str	r3, [r7, #12]
 8008c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ca2:	4a09      	ldr	r2, [pc, #36]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008ca4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8008caa:	4b07      	ldr	r3, [pc, #28]	@ (8008cc8 <HAL_TIM_Base_MspInit+0xe0>)
 8008cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cb2:	60fb      	str	r3, [r7, #12]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
}
 8008cb6:	bf00      	nop
 8008cb8:	3724      	adds	r7, #36	@ 0x24
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
 8008cc2:	bf00      	nop
 8008cc4:	40000c00 	.word	0x40000c00
 8008cc8:	40023800 	.word	0x40023800
 8008ccc:	40001000 	.word	0x40001000
 8008cd0:	40010400 	.word	0x40010400
 8008cd4:	40014000 	.word	0x40014000
 8008cd8:	40014400 	.word	0x40014400

08008cdc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b08c      	sub	sp, #48	@ 0x30
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ce4:	f107 031c 	add.w	r3, r7, #28
 8008ce8:	2200      	movs	r2, #0
 8008cea:	601a      	str	r2, [r3, #0]
 8008cec:	605a      	str	r2, [r3, #4]
 8008cee:	609a      	str	r2, [r3, #8]
 8008cf0:	60da      	str	r2, [r3, #12]
 8008cf2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a48      	ldr	r2, [pc, #288]	@ (8008e1c <HAL_TIM_MspPostInit+0x140>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d11e      	bne.n	8008d3c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008cfe:	2300      	movs	r3, #0
 8008d00:	61bb      	str	r3, [r7, #24]
 8008d02:	4b47      	ldr	r3, [pc, #284]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d06:	4a46      	ldr	r2, [pc, #280]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008d08:	f043 0301 	orr.w	r3, r3, #1
 8008d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8008d0e:	4b44      	ldr	r3, [pc, #272]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	61bb      	str	r3, [r7, #24]
 8008d18:	69bb      	ldr	r3, [r7, #24]
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin|M2_PWM_Pin|M3_PWM_Pin|M4_PWM_Pin;
 8008d1a:	230f      	movs	r3, #15
 8008d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d1e:	2302      	movs	r3, #2
 8008d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d22:	2300      	movs	r3, #0
 8008d24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d26:	2300      	movs	r3, #0
 8008d28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8008d2a:	2302      	movs	r3, #2
 8008d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d2e:	f107 031c 	add.w	r3, r7, #28
 8008d32:	4619      	mov	r1, r3
 8008d34:	483b      	ldr	r0, [pc, #236]	@ (8008e24 <HAL_TIM_MspPostInit+0x148>)
 8008d36:	f001 f8ad 	bl	8009e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8008d3a:	e06a      	b.n	8008e12 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM8)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a39      	ldr	r2, [pc, #228]	@ (8008e28 <HAL_TIM_MspPostInit+0x14c>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d11e      	bne.n	8008d84 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008d46:	2300      	movs	r3, #0
 8008d48:	617b      	str	r3, [r7, #20]
 8008d4a:	4b35      	ldr	r3, [pc, #212]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d4e:	4a34      	ldr	r2, [pc, #208]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008d50:	f043 0304 	orr.w	r3, r3, #4
 8008d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8008d56:	4b32      	ldr	r3, [pc, #200]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d5a:	f003 0304 	and.w	r3, r3, #4
 8008d5e:	617b      	str	r3, [r7, #20]
 8008d60:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Servo_1_Pin|Servo_2_Pin;
 8008d62:	23c0      	movs	r3, #192	@ 0xc0
 8008d64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d66:	2302      	movs	r3, #2
 8008d68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8008d72:	2303      	movs	r3, #3
 8008d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008d76:	f107 031c 	add.w	r3, r7, #28
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	482b      	ldr	r0, [pc, #172]	@ (8008e2c <HAL_TIM_MspPostInit+0x150>)
 8008d7e:	f001 f889 	bl	8009e94 <HAL_GPIO_Init>
}
 8008d82:	e046      	b.n	8008e12 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM9)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4a29      	ldr	r2, [pc, #164]	@ (8008e30 <HAL_TIM_MspPostInit+0x154>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d11e      	bne.n	8008dcc <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8008d8e:	2300      	movs	r3, #0
 8008d90:	613b      	str	r3, [r7, #16]
 8008d92:	4b23      	ldr	r3, [pc, #140]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d96:	4a22      	ldr	r2, [pc, #136]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008d98:	f043 0310 	orr.w	r3, r3, #16
 8008d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8008d9e:	4b20      	ldr	r3, [pc, #128]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008da2:	f003 0310 	and.w	r3, r3, #16
 8008da6:	613b      	str	r3, [r7, #16]
 8008da8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Servo_3_Pin|Servo_4_Pin;
 8008daa:	2360      	movs	r3, #96	@ 0x60
 8008dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008dae:	2302      	movs	r3, #2
 8008db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008db2:	2300      	movs	r3, #0
 8008db4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008db6:	2300      	movs	r3, #0
 8008db8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8008dba:	2303      	movs	r3, #3
 8008dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008dbe:	f107 031c 	add.w	r3, r7, #28
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	481b      	ldr	r0, [pc, #108]	@ (8008e34 <HAL_TIM_MspPostInit+0x158>)
 8008dc6:	f001 f865 	bl	8009e94 <HAL_GPIO_Init>
}
 8008dca:	e022      	b.n	8008e12 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM10)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a19      	ldr	r2, [pc, #100]	@ (8008e38 <HAL_TIM_MspPostInit+0x15c>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d11d      	bne.n	8008e12 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	60fb      	str	r3, [r7, #12]
 8008dda:	4b11      	ldr	r3, [pc, #68]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dde:	4a10      	ldr	r2, [pc, #64]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008de0:	f043 0320 	orr.w	r3, r3, #32
 8008de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8008de6:	4b0e      	ldr	r3, [pc, #56]	@ (8008e20 <HAL_TIM_MspPostInit+0x144>)
 8008de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dea:	f003 0320 	and.w	r3, r3, #32
 8008dee:	60fb      	str	r3, [r7, #12]
 8008df0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo_5_Pin;
 8008df2:	2340      	movs	r3, #64	@ 0x40
 8008df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008df6:	2302      	movs	r3, #2
 8008df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8008e02:	2303      	movs	r3, #3
 8008e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Servo_5_GPIO_Port, &GPIO_InitStruct);
 8008e06:	f107 031c 	add.w	r3, r7, #28
 8008e0a:	4619      	mov	r1, r3
 8008e0c:	480b      	ldr	r0, [pc, #44]	@ (8008e3c <HAL_TIM_MspPostInit+0x160>)
 8008e0e:	f001 f841 	bl	8009e94 <HAL_GPIO_Init>
}
 8008e12:	bf00      	nop
 8008e14:	3730      	adds	r7, #48	@ 0x30
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	40000c00 	.word	0x40000c00
 8008e20:	40023800 	.word	0x40023800
 8008e24:	40020000 	.word	0x40020000
 8008e28:	40010400 	.word	0x40010400
 8008e2c:	40020800 	.word	0x40020800
 8008e30:	40014000 	.word	0x40014000
 8008e34:	40021000 	.word	0x40021000
 8008e38:	40014400 	.word	0x40014400
 8008e3c:	40021400 	.word	0x40021400

08008e40 <get_us_timestamp>:
// 
static float distance_buffer[MAX_ULTRASONIC_SENSORS][FILTER_SAMPLES] = {0};
static uint8_t buffer_index[MAX_ULTRASONIC_SENSORS] = {0};

// 
static uint32_t get_us_timestamp(void) {
 8008e40:	b590      	push	{r4, r7, lr}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
    // SysTick
    uint32_t ticks = SysTick->VAL;
 8008e46:	4b0b      	ldr	r3, [pc, #44]	@ (8008e74 <get_us_timestamp+0x34>)
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	60fb      	str	r3, [r7, #12]
    uint32_t ticks_per_us = SYSCLK_FREQ / 1000000;
 8008e4c:	23a8      	movs	r3, #168	@ 0xa8
 8008e4e:	60bb      	str	r3, [r7, #8]
    uint32_t us = (ticks / ticks_per_us) + (HAL_GetTick() * 1000);
 8008e50:	68fa      	ldr	r2, [r7, #12]
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	fbb2 f4f3 	udiv	r4, r2, r3
 8008e58:	f000 fe48 	bl	8009aec <HAL_GetTick>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008e62:	fb02 f303 	mul.w	r3, r2, r3
 8008e66:	4423      	add	r3, r4
 8008e68:	607b      	str	r3, [r7, #4]
    return us;
 8008e6a:	687b      	ldr	r3, [r7, #4]
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3714      	adds	r7, #20
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd90      	pop	{r4, r7, pc}
 8008e74:	e000e010 	.word	0xe000e010

08008e78 <HAL_GPIO_EXTI_Callback>:
            break;
    }
}

// Echo
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b090      	sub	sp, #64	@ 0x40
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	4603      	mov	r3, r0
 8008e80:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < sensor_count; i++) {
 8008e82:	2300      	movs	r3, #0
 8008e84:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008e88:	e0ee      	b.n	8009068 <HAL_GPIO_EXTI_Callback+0x1f0>
        UltrasonicSensor* s = active_sensors[i];
 8008e8a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008e8e:	4a7c      	ldr	r2, [pc, #496]	@ (8009080 <HAL_GPIO_EXTI_Callback+0x208>)
 8008e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        if (GPIO_Pin == s->echo_pin) {
 8008e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e98:	899b      	ldrh	r3, [r3, #12]
 8008e9a:	88fa      	ldrh	r2, [r7, #6]
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	f040 80de 	bne.w	800905e <HAL_GPIO_EXTI_Callback+0x1e6>
            if (HAL_GPIO_ReadPin(s->echo_port, s->echo_pin)) {
 8008ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea4:	689a      	ldr	r2, [r3, #8]
 8008ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea8:	899b      	ldrh	r3, [r3, #12]
 8008eaa:	4619      	mov	r1, r3
 8008eac:	4610      	mov	r0, r2
 8008eae:	f001 f98d 	bl	800a1cc <HAL_GPIO_ReadPin>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d005      	beq.n	8008ec4 <HAL_GPIO_EXTI_Callback+0x4c>
                // 
                s->pulse_start = get_us_timestamp();
 8008eb8:	f7ff ffc2 	bl	8008e40 <get_us_timestamp>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ec0:	615a      	str	r2, [r3, #20]
 8008ec2:	e0cc      	b.n	800905e <HAL_GPIO_EXTI_Callback+0x1e6>
            } else {
                // 
                uint32_t end_time = get_us_timestamp();
 8008ec4:	f7ff ffbc 	bl	8008e40 <get_us_timestamp>
 8008ec8:	62b8      	str	r0, [r7, #40]	@ 0x28
                uint32_t duration_us = end_time - s->pulse_start;
 8008eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ecc:	695b      	ldr	r3, [r3, #20]
 8008ece:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	627b      	str	r3, [r7, #36]	@ 0x24
                
                // 340m/s = 0.034cm/s
                float raw_distance = (duration_us * 0.034f) / 2.0f;
 8008ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed6:	ee07 3a90 	vmov	s15, r3
 8008eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ede:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8009084 <HAL_GPIO_EXTI_Callback+0x20c>
 8008ee2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008ee6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008eea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008eee:	edc7 7a08 	vstr	s15, [r7, #32]
                
                // 
                if (raw_distance >= MIN_VALID_DISTANCE && raw_distance <= MAX_VALID_DISTANCE) {
 8008ef2:	edd7 7a08 	vldr	s15, [r7, #32]
 8008ef6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8008efa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f02:	f2c0 8091 	blt.w	8009028 <HAL_GPIO_EXTI_Callback+0x1b0>
 8008f06:	edd7 7a08 	vldr	s15, [r7, #32]
 8008f0a:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8009088 <HAL_GPIO_EXTI_Callback+0x210>
 8008f0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f16:	f200 8087 	bhi.w	8009028 <HAL_GPIO_EXTI_Callback+0x1b0>
                    // 
                    distance_buffer[i][buffer_index[i]] = raw_distance;
 8008f1a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008f1e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008f22:	495a      	ldr	r1, [pc, #360]	@ (800908c <HAL_GPIO_EXTI_Callback+0x214>)
 8008f24:	5ccb      	ldrb	r3, [r1, r3]
 8008f26:	4618      	mov	r0, r3
 8008f28:	4959      	ldr	r1, [pc, #356]	@ (8009090 <HAL_GPIO_EXTI_Callback+0x218>)
 8008f2a:	4613      	mov	r3, r2
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	4413      	add	r3, r2
 8008f30:	4403      	add	r3, r0
 8008f32:	009b      	lsls	r3, r3, #2
 8008f34:	440b      	add	r3, r1
 8008f36:	6a3a      	ldr	r2, [r7, #32]
 8008f38:	601a      	str	r2, [r3, #0]
                    buffer_index[i] = (buffer_index[i] + 1) % FILTER_SAMPLES;
 8008f3a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008f3e:	4a53      	ldr	r2, [pc, #332]	@ (800908c <HAL_GPIO_EXTI_Callback+0x214>)
 8008f40:	5cd3      	ldrb	r3, [r2, r3]
 8008f42:	1c5a      	adds	r2, r3, #1
 8008f44:	4b53      	ldr	r3, [pc, #332]	@ (8009094 <HAL_GPIO_EXTI_Callback+0x21c>)
 8008f46:	fb83 1302 	smull	r1, r3, r3, r2
 8008f4a:	1059      	asrs	r1, r3, #1
 8008f4c:	17d3      	asrs	r3, r2, #31
 8008f4e:	1ac9      	subs	r1, r1, r3
 8008f50:	460b      	mov	r3, r1
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	440b      	add	r3, r1
 8008f56:	1ad1      	subs	r1, r2, r3
 8008f58:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008f5c:	b2c9      	uxtb	r1, r1
 8008f5e:	4a4b      	ldr	r2, [pc, #300]	@ (800908c <HAL_GPIO_EXTI_Callback+0x214>)
 8008f60:	54d1      	strb	r1, [r2, r3]
                    
                    // 
                    float temp_buffer[FILTER_SAMPLES];
                    for (int j = 0; j < FILTER_SAMPLES; j++) {
 8008f62:	2300      	movs	r3, #0
 8008f64:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008f66:	e013      	b.n	8008f90 <HAL_GPIO_EXTI_Callback+0x118>
                        temp_buffer[j] = distance_buffer[i][j];
 8008f68:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008f6c:	4948      	ldr	r1, [pc, #288]	@ (8009090 <HAL_GPIO_EXTI_Callback+0x218>)
 8008f6e:	4613      	mov	r3, r2
 8008f70:	009b      	lsls	r3, r3, #2
 8008f72:	4413      	add	r3, r2
 8008f74:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f76:	4413      	add	r3, r2
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	440b      	add	r3, r1
 8008f7c:	681a      	ldr	r2, [r3, #0]
 8008f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	3340      	adds	r3, #64	@ 0x40
 8008f84:	443b      	add	r3, r7
 8008f86:	3b38      	subs	r3, #56	@ 0x38
 8008f88:	601a      	str	r2, [r3, #0]
                    for (int j = 0; j < FILTER_SAMPLES; j++) {
 8008f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f92:	2b04      	cmp	r3, #4
 8008f94:	dde8      	ble.n	8008f68 <HAL_GPIO_EXTI_Callback+0xf0>
                    }
                    
                    // 
                    for (int j = 0; j < FILTER_SAMPLES - 1; j++) {
 8008f96:	2300      	movs	r3, #0
 8008f98:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f9a:	e03e      	b.n	800901a <HAL_GPIO_EXTI_Callback+0x1a2>
                        for (int k = 0; k < FILTER_SAMPLES - j - 1; k++) {
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fa0:	e032      	b.n	8009008 <HAL_GPIO_EXTI_Callback+0x190>
                            if (temp_buffer[k] > temp_buffer[k + 1]) {
 8008fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	3340      	adds	r3, #64	@ 0x40
 8008fa8:	443b      	add	r3, r7
 8008faa:	3b38      	subs	r3, #56	@ 0x38
 8008fac:	ed93 7a00 	vldr	s14, [r3]
 8008fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	3340      	adds	r3, #64	@ 0x40
 8008fb8:	443b      	add	r3, r7
 8008fba:	3b38      	subs	r3, #56	@ 0x38
 8008fbc:	edd3 7a00 	vldr	s15, [r3]
 8008fc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fc8:	dd1b      	ble.n	8009002 <HAL_GPIO_EXTI_Callback+0x18a>
                                float temp = temp_buffer[k];
 8008fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	3340      	adds	r3, #64	@ 0x40
 8008fd0:	443b      	add	r3, r7
 8008fd2:	3b38      	subs	r3, #56	@ 0x38
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	61fb      	str	r3, [r7, #28]
                                temp_buffer[k] = temp_buffer[k + 1];
 8008fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fda:	3301      	adds	r3, #1
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	3340      	adds	r3, #64	@ 0x40
 8008fe0:	443b      	add	r3, r7
 8008fe2:	3b38      	subs	r3, #56	@ 0x38
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	3340      	adds	r3, #64	@ 0x40
 8008fec:	443b      	add	r3, r7
 8008fee:	3b38      	subs	r3, #56	@ 0x38
 8008ff0:	601a      	str	r2, [r3, #0]
                                temp_buffer[k + 1] = temp;
 8008ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	3340      	adds	r3, #64	@ 0x40
 8008ffa:	443b      	add	r3, r7
 8008ffc:	3b38      	subs	r3, #56	@ 0x38
 8008ffe:	69fa      	ldr	r2, [r7, #28]
 8009000:	601a      	str	r2, [r3, #0]
                        for (int k = 0; k < FILTER_SAMPLES - j - 1; k++) {
 8009002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009004:	3301      	adds	r3, #1
 8009006:	633b      	str	r3, [r7, #48]	@ 0x30
 8009008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800900a:	f1c3 0304 	rsb	r3, r3, #4
 800900e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009010:	429a      	cmp	r2, r3
 8009012:	dbc6      	blt.n	8008fa2 <HAL_GPIO_EXTI_Callback+0x12a>
                    for (int j = 0; j < FILTER_SAMPLES - 1; j++) {
 8009014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009016:	3301      	adds	r3, #1
 8009018:	637b      	str	r3, [r7, #52]	@ 0x34
 800901a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800901c:	2b03      	cmp	r3, #3
 800901e:	ddbd      	ble.n	8008f9c <HAL_GPIO_EXTI_Callback+0x124>
                            }
                        }
                    }
                    
                    // 
                    s->distance = temp_buffer[FILTER_SAMPLES / 2];
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009024:	619a      	str	r2, [r3, #24]
                if (raw_distance >= MIN_VALID_DISTANCE && raw_distance <= MAX_VALID_DISTANCE) {
 8009026:	e017      	b.n	8009058 <HAL_GPIO_EXTI_Callback+0x1e0>
                } else {
                    // 
                    // 0
                    if (s->distance < MIN_VALID_DISTANCE || s->distance > MAX_VALID_DISTANCE) {
 8009028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800902a:	edd3 7a06 	vldr	s15, [r3, #24]
 800902e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8009032:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800903a:	d409      	bmi.n	8009050 <HAL_GPIO_EXTI_Callback+0x1d8>
 800903c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800903e:	edd3 7a06 	vldr	s15, [r3, #24]
 8009042:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8009088 <HAL_GPIO_EXTI_Callback+0x210>
 8009046:	eef4 7ac7 	vcmpe.f32	s15, s14
 800904a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800904e:	dd03      	ble.n	8009058 <HAL_GPIO_EXTI_Callback+0x1e0>
                        s->distance = 0.0f;
 8009050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009052:	f04f 0200 	mov.w	r2, #0
 8009056:	619a      	str	r2, [r3, #24]
                    }
                }
                
                s->data_ready = 1;
 8009058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800905a:	2201      	movs	r2, #1
 800905c:	771a      	strb	r2, [r3, #28]
    for (uint8_t i = 0; i < sensor_count; i++) {
 800905e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009062:	3301      	adds	r3, #1
 8009064:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8009068:	4b0b      	ldr	r3, [pc, #44]	@ (8009098 <HAL_GPIO_EXTI_Callback+0x220>)
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009070:	429a      	cmp	r2, r3
 8009072:	f4ff af0a 	bcc.w	8008e8a <HAL_GPIO_EXTI_Callback+0x12>
            }
        }
    }
}
 8009076:	bf00      	nop
 8009078:	bf00      	nop
 800907a:	3740      	adds	r7, #64	@ 0x40
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}
 8009080:	200007d4 	.word	0x200007d4
 8009084:	3d0b4396 	.word	0x3d0b4396
 8009088:	43c80000 	.word	0x43c80000
 800908c:	20000850 	.word	0x20000850
 8009090:	200007ec 	.word	0x200007ec
 8009094:	66666667 	.word	0x66666667
 8009098:	200007e8 	.word	0x200007e8

0800909c <US100_Init>:
#define US100_TIMEOUT_MS 300  // 300ms

// 
static float last_valid_distances[MAX_US100_SENSORS] = {0};

void US100_Init(US100Sensor* sensor, UART_HandleTypeDef* uart) {
 800909c:	b580      	push	{r7, lr}
 800909e:	b082      	sub	sp, #8
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	6039      	str	r1, [r7, #0]
    if (us100_sensor_count >= MAX_US100_SENSORS) return;
 80090a6:	4b1c      	ldr	r3, [pc, #112]	@ (8009118 <US100_Init+0x7c>)
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	2b04      	cmp	r3, #4
 80090ac:	d82d      	bhi.n	800910a <US100_Init+0x6e>
    
    // 
    sensor->uart = uart;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	683a      	ldr	r2, [r7, #0]
 80090b2:	601a      	str	r2, [r3, #0]
    
    // 
    sensor->state = US100_STATE_IDLE;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	711a      	strb	r2, [r3, #4]
    sensor->data_ready = 0;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	749a      	strb	r2, [r3, #18]
    sensor->distance = 0.0f;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	821a      	strh	r2, [r3, #16]
    sensor->rx_index = 0;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2200      	movs	r2, #0
 80090ca:	739a      	strb	r2, [r3, #14]
    
    // 
    active_sensors[us100_sensor_count++] = sensor;
 80090cc:	4b12      	ldr	r3, [pc, #72]	@ (8009118 <US100_Init+0x7c>)
 80090ce:	781b      	ldrb	r3, [r3, #0]
 80090d0:	1c5a      	adds	r2, r3, #1
 80090d2:	b2d1      	uxtb	r1, r2
 80090d4:	4a10      	ldr	r2, [pc, #64]	@ (8009118 <US100_Init+0x7c>)
 80090d6:	7011      	strb	r1, [r2, #0]
 80090d8:	4619      	mov	r1, r3
 80090da:	4a10      	ldr	r2, [pc, #64]	@ (800911c <US100_Init+0x80>)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    
    // 
    if (HAL_UART_GetState(uart) != HAL_UART_STATE_READY) {
 80090e2:	6838      	ldr	r0, [r7, #0]
 80090e4:	f004 faec 	bl	800d6c0 <HAL_UART_GetState>
 80090e8:	4603      	mov	r3, r0
 80090ea:	2b20      	cmp	r3, #32
 80090ec:	d005      	beq.n	80090fa <US100_Init+0x5e>
        if (HAL_UART_Init(uart) != HAL_OK) {
 80090ee:	6838      	ldr	r0, [r7, #0]
 80090f0:	f003 ff34 	bl	800cf5c <HAL_UART_Init>
 80090f4:	4603      	mov	r3, r0
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d109      	bne.n	800910e <US100_Init+0x72>
            return;
        }
    }
    
    // 
    HAL_UART_Receive_IT(uart, &sensor->rx_buffer[0], 1);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	330c      	adds	r3, #12
 80090fe:	2201      	movs	r2, #1
 8009100:	4619      	mov	r1, r3
 8009102:	6838      	ldr	r0, [r7, #0]
 8009104:	f004 f805 	bl	800d112 <HAL_UART_Receive_IT>
 8009108:	e002      	b.n	8009110 <US100_Init+0x74>
    if (us100_sensor_count >= MAX_US100_SENSORS) return;
 800910a:	bf00      	nop
 800910c:	e000      	b.n	8009110 <US100_Init+0x74>
            return;
 800910e:	bf00      	nop
}
 8009110:	3708      	adds	r7, #8
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
 8009116:	bf00      	nop
 8009118:	2000086c 	.word	0x2000086c
 800911c:	20000858 	.word	0x20000858

08009120 <US100_StartMeasurement>:

void US100_StartMeasurement(US100Sensor* sensor) {
 8009120:	b580      	push	{r7, lr}
 8009122:	b084      	sub	sp, #16
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
    if (sensor->state != US100_STATE_IDLE) {
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	791b      	ldrb	r3, [r3, #4]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d00d      	beq.n	800914c <US100_StartMeasurement+0x2c>
        sensor->state = US100_STATE_IDLE;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	711a      	strb	r2, [r3, #4]
        sensor->rx_index = 0;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2200      	movs	r2, #0
 800913a:	739a      	strb	r2, [r3, #14]
        HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6818      	ldr	r0, [r3, #0]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	330c      	adds	r3, #12
 8009144:	2201      	movs	r2, #1
 8009146:	4619      	mov	r1, r3
 8009148:	f003 ffe3 	bl	800d112 <HAL_UART_Receive_IT>
    }
    
    // 
    sensor->state = US100_STATE_SENDING;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2201      	movs	r2, #1
 8009150:	711a      	strb	r2, [r3, #4]
    sensor->timestamp = HAL_GetTick();
 8009152:	f000 fccb 	bl	8009aec <HAL_GetTick>
 8009156:	4602      	mov	r2, r0
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	609a      	str	r2, [r3, #8]
    
    // 
    uint8_t cmd = US100_CMD_READ_DISTANCE;
 800915c:	2355      	movs	r3, #85	@ 0x55
 800915e:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(sensor->uart, &cmd, 1, 100);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6818      	ldr	r0, [r3, #0]
 8009164:	f107 010f 	add.w	r1, r7, #15
 8009168:	2364      	movs	r3, #100	@ 0x64
 800916a:	2201      	movs	r2, #1
 800916c:	f003 ff46 	bl	800cffc <HAL_UART_Transmit>
}
 8009170:	bf00      	nop
 8009172:	3710      	adds	r7, #16
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <US100_Update>:

void US100_Update(US100Sensor* sensor) {
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8009180:	f000 fcb4 	bl	8009aec <HAL_GetTick>
 8009184:	60f8      	str	r0, [r7, #12]
    
    switch (sensor->state) {
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	791b      	ldrb	r3, [r3, #4]
 800918a:	2b03      	cmp	r3, #3
 800918c:	d029      	beq.n	80091e2 <US100_Update+0x6a>
 800918e:	2b03      	cmp	r3, #3
 8009190:	dc6b      	bgt.n	800926a <US100_Update+0xf2>
 8009192:	2b01      	cmp	r3, #1
 8009194:	d002      	beq.n	800919c <US100_Update+0x24>
 8009196:	2b02      	cmp	r3, #2
 8009198:	d00d      	beq.n	80091b6 <US100_Update+0x3e>
                sensor->state = US100_STATE_IDLE;
            }
            break;
            
        default:
            break;
 800919a:	e066      	b.n	800926a <US100_Update+0xf2>
            if ((now - sensor->timestamp) >= 10) {
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	68fa      	ldr	r2, [r7, #12]
 80091a2:	1ad3      	subs	r3, r2, r3
 80091a4:	2b09      	cmp	r3, #9
 80091a6:	d962      	bls.n	800926e <US100_Update+0xf6>
                sensor->state = US100_STATE_WAITING;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2202      	movs	r2, #2
 80091ac:	711a      	strb	r2, [r3, #4]
                sensor->timestamp = now;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	68fa      	ldr	r2, [r7, #12]
 80091b2:	609a      	str	r2, [r3, #8]
            break;
 80091b4:	e05b      	b.n	800926e <US100_Update+0xf6>
            if ((now - sensor->timestamp) >= US100_TIMEOUT_MS) {
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	689b      	ldr	r3, [r3, #8]
 80091ba:	68fa      	ldr	r2, [r7, #12]
 80091bc:	1ad3      	subs	r3, r2, r3
 80091be:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80091c2:	d356      	bcc.n	8009272 <US100_Update+0xfa>
                sensor->state = US100_STATE_IDLE;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	711a      	strb	r2, [r3, #4]
                sensor->rx_index = 0;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	739a      	strb	r2, [r3, #14]
                HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6818      	ldr	r0, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	330c      	adds	r3, #12
 80091d8:	2201      	movs	r2, #1
 80091da:	4619      	mov	r1, r3
 80091dc:	f003 ff99 	bl	800d112 <HAL_UART_Receive_IT>
            break;
 80091e0:	e047      	b.n	8009272 <US100_Update+0xfa>
            if (sensor->rx_index >= 2) {
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	7b9b      	ldrb	r3, [r3, #14]
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d945      	bls.n	8009276 <US100_Update+0xfe>
                if (sensor->rx_buffer[0] == 0xFF && sensor->rx_buffer[1] == 0xFF) {
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	7b1b      	ldrb	r3, [r3, #12]
 80091ee:	2bff      	cmp	r3, #255	@ 0xff
 80091f0:	d112      	bne.n	8009218 <US100_Update+0xa0>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	7b5b      	ldrb	r3, [r3, #13]
 80091f6:	2bff      	cmp	r3, #255	@ 0xff
 80091f8:	d10e      	bne.n	8009218 <US100_Update+0xa0>
                    sensor->state = US100_STATE_IDLE;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2200      	movs	r2, #0
 80091fe:	711a      	strb	r2, [r3, #4]
                    sensor->rx_index = 0;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	739a      	strb	r2, [r3, #14]
                    HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6818      	ldr	r0, [r3, #0]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	330c      	adds	r3, #12
 800920e:	2201      	movs	r2, #1
 8009210:	4619      	mov	r1, r3
 8009212:	f003 ff7e 	bl	800d112 <HAL_UART_Receive_IT>
                    return;
 8009216:	e02f      	b.n	8009278 <US100_Update+0x100>
                uint16_t raw_distance = (sensor->rx_buffer[1] << 8) | sensor->rx_buffer[0];
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	7b5b      	ldrb	r3, [r3, #13]
 800921c:	b21b      	sxth	r3, r3
 800921e:	021b      	lsls	r3, r3, #8
 8009220:	b21a      	sxth	r2, r3
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	7b1b      	ldrb	r3, [r3, #12]
 8009226:	b21b      	sxth	r3, r3
 8009228:	4313      	orrs	r3, r2
 800922a:	b21b      	sxth	r3, r3
 800922c:	817b      	strh	r3, [r7, #10]
                if (raw_distance > 40000) {
 800922e:	897b      	ldrh	r3, [r7, #10]
 8009230:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8009234:	4293      	cmp	r3, r2
 8009236:	d90e      	bls.n	8009256 <US100_Update+0xde>
                    sensor->state = US100_STATE_IDLE;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	711a      	strb	r2, [r3, #4]
                    sensor->rx_index = 0;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2200      	movs	r2, #0
 8009242:	739a      	strb	r2, [r3, #14]
                    HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6818      	ldr	r0, [r3, #0]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	330c      	adds	r3, #12
 800924c:	2201      	movs	r2, #1
 800924e:	4619      	mov	r1, r3
 8009250:	f003 ff5f 	bl	800d112 <HAL_UART_Receive_IT>
                    return;
 8009254:	e010      	b.n	8009278 <US100_Update+0x100>
                sensor->distance = raw_distance;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	897a      	ldrh	r2, [r7, #10]
 800925a:	821a      	strh	r2, [r3, #16]
                sensor->data_ready = 1;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2201      	movs	r2, #1
 8009260:	749a      	strb	r2, [r3, #18]
                sensor->state = US100_STATE_IDLE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	711a      	strb	r2, [r3, #4]
            break;
 8009268:	e005      	b.n	8009276 <US100_Update+0xfe>
            break;
 800926a:	bf00      	nop
 800926c:	e004      	b.n	8009278 <US100_Update+0x100>
            break;
 800926e:	bf00      	nop
 8009270:	e002      	b.n	8009278 <US100_Update+0x100>
            break;
 8009272:	bf00      	nop
 8009274:	e000      	b.n	8009278 <US100_Update+0x100>
            break;
 8009276:	bf00      	nop
    }
}
 8009278:	3710      	adds	r7, #16
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}
	...

08009280 <US100_UART_RxCpltCallback>:

void US100_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8009288:	2300      	movs	r3, #0
 800928a:	73fb      	strb	r3, [r7, #15]
 800928c:	e026      	b.n	80092dc <US100_UART_RxCpltCallback+0x5c>
        US100Sensor* s = active_sensors[i];
 800928e:	7bfb      	ldrb	r3, [r7, #15]
 8009290:	4a17      	ldr	r2, [pc, #92]	@ (80092f0 <US100_UART_RxCpltCallback+0x70>)
 8009292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009296:	60bb      	str	r3, [r7, #8]
        
        if (huart == s->uart) {
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	429a      	cmp	r2, r3
 80092a0:	d119      	bne.n	80092d6 <US100_UART_RxCpltCallback+0x56>
            s->rx_index++;
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	7b9b      	ldrb	r3, [r3, #14]
 80092a6:	3301      	adds	r3, #1
 80092a8:	b2da      	uxtb	r2, r3
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	739a      	strb	r2, [r3, #14]
            
            if (s->rx_index >= 2) {
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	7b9b      	ldrb	r3, [r3, #14]
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d903      	bls.n	80092be <US100_UART_RxCpltCallback+0x3e>
                s->state = US100_STATE_RECEIVING;
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	2203      	movs	r2, #3
 80092ba:	711a      	strb	r2, [r3, #4]
            } else {
                HAL_UART_Receive_IT(huart, &s->rx_buffer[s->rx_index], 1);
            }
            
            break;
 80092bc:	e014      	b.n	80092e8 <US100_UART_RxCpltCallback+0x68>
                HAL_UART_Receive_IT(huart, &s->rx_buffer[s->rx_index], 1);
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	7b9b      	ldrb	r3, [r3, #14]
 80092c2:	3308      	adds	r3, #8
 80092c4:	68ba      	ldr	r2, [r7, #8]
 80092c6:	4413      	add	r3, r2
 80092c8:	3304      	adds	r3, #4
 80092ca:	2201      	movs	r2, #1
 80092cc:	4619      	mov	r1, r3
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f003 ff1f 	bl	800d112 <HAL_UART_Receive_IT>
            break;
 80092d4:	e008      	b.n	80092e8 <US100_UART_RxCpltCallback+0x68>
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 80092d6:	7bfb      	ldrb	r3, [r7, #15]
 80092d8:	3301      	adds	r3, #1
 80092da:	73fb      	strb	r3, [r7, #15]
 80092dc:	4b05      	ldr	r3, [pc, #20]	@ (80092f4 <US100_UART_RxCpltCallback+0x74>)
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	7bfa      	ldrb	r2, [r7, #15]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d3d3      	bcc.n	800928e <US100_UART_RxCpltCallback+0xe>
        }
    }
}
 80092e6:	bf00      	nop
 80092e8:	bf00      	nop
 80092ea:	3710      	adds	r7, #16
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}
 80092f0:	20000858 	.word	0x20000858
 80092f4:	2000086c 	.word	0x2000086c

080092f8 <US100_GetDistance>:

float US100_GetDistance(US100Sensor* sensor) {
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
    if (sensor->data_ready) {
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	7c9b      	ldrb	r3, [r3, #18]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d009      	beq.n	800931c <US100_GetDistance+0x24>
        sensor->data_ready = 0;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	749a      	strb	r2, [r3, #18]
        return sensor->distance;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	8a1b      	ldrh	r3, [r3, #16]
 8009312:	ee07 3a90 	vmov	s15, r3
 8009316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800931a:	e001      	b.n	8009320 <US100_GetDistance+0x28>
    }
    return -1.0f; // 
 800931c:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
}
 8009320:	eeb0 0a67 	vmov.f32	s0, s15
 8009324:	370c      	adds	r7, #12
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr
	...

08009330 <US100_GetAllValidDistances>:

void US100_GetAllValidDistances(float* distances) {
 8009330:	b580      	push	{r7, lr}
 8009332:	b086      	sub	sp, #24
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
    // 
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8009338:	2300      	movs	r3, #0
 800933a:	75fb      	strb	r3, [r7, #23]
 800933c:	e009      	b.n	8009352 <US100_GetAllValidDistances+0x22>
        US100_Update(active_sensors[i]);
 800933e:	7dfb      	ldrb	r3, [r7, #23]
 8009340:	4a4c      	ldr	r2, [pc, #304]	@ (8009474 <US100_GetAllValidDistances+0x144>)
 8009342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009346:	4618      	mov	r0, r3
 8009348:	f7ff ff16 	bl	8009178 <US100_Update>
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800934c:	7dfb      	ldrb	r3, [r7, #23]
 800934e:	3301      	adds	r3, #1
 8009350:	75fb      	strb	r3, [r7, #23]
 8009352:	4b49      	ldr	r3, [pc, #292]	@ (8009478 <US100_GetAllValidDistances+0x148>)
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	7dfa      	ldrb	r2, [r7, #23]
 8009358:	429a      	cmp	r2, r3
 800935a:	d3f0      	bcc.n	800933e <US100_GetAllValidDistances+0xe>
    }
    
    // 
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800935c:	2300      	movs	r3, #0
 800935e:	75bb      	strb	r3, [r7, #22]
 8009360:	e022      	b.n	80093a8 <US100_GetAllValidDistances+0x78>
        float current_distance = US100_GetDistance(active_sensors[i]);
 8009362:	7dbb      	ldrb	r3, [r7, #22]
 8009364:	4a43      	ldr	r2, [pc, #268]	@ (8009474 <US100_GetAllValidDistances+0x144>)
 8009366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800936a:	4618      	mov	r0, r3
 800936c:	f7ff ffc4 	bl	80092f8 <US100_GetDistance>
 8009370:	ed87 0a02 	vstr	s0, [r7, #8]
        if (current_distance > 0) {
 8009374:	edd7 7a02 	vldr	s15, [r7, #8]
 8009378:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800937c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009380:	dd05      	ble.n	800938e <US100_GetAllValidDistances+0x5e>
            last_valid_distances[i] = current_distance;
 8009382:	7dbb      	ldrb	r3, [r7, #22]
 8009384:	4a3d      	ldr	r2, [pc, #244]	@ (800947c <US100_GetAllValidDistances+0x14c>)
 8009386:	009b      	lsls	r3, r3, #2
 8009388:	4413      	add	r3, r2
 800938a:	68ba      	ldr	r2, [r7, #8]
 800938c:	601a      	str	r2, [r3, #0]
        }
        distances[i] = last_valid_distances[i];
 800938e:	7dba      	ldrb	r2, [r7, #22]
 8009390:	7dbb      	ldrb	r3, [r7, #22]
 8009392:	009b      	lsls	r3, r3, #2
 8009394:	6879      	ldr	r1, [r7, #4]
 8009396:	440b      	add	r3, r1
 8009398:	4938      	ldr	r1, [pc, #224]	@ (800947c <US100_GetAllValidDistances+0x14c>)
 800939a:	0092      	lsls	r2, r2, #2
 800939c:	440a      	add	r2, r1
 800939e:	6812      	ldr	r2, [r2, #0]
 80093a0:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 80093a2:	7dbb      	ldrb	r3, [r7, #22]
 80093a4:	3301      	adds	r3, #1
 80093a6:	75bb      	strb	r3, [r7, #22]
 80093a8:	4b33      	ldr	r3, [pc, #204]	@ (8009478 <US100_GetAllValidDistances+0x148>)
 80093aa:	781b      	ldrb	r3, [r3, #0]
 80093ac:	7dba      	ldrb	r2, [r7, #22]
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d3d7      	bcc.n	8009362 <US100_GetAllValidDistances+0x32>
    }
    
    // 
    uint8_t all_valid = 1;
 80093b2:	2301      	movs	r3, #1
 80093b4:	757b      	strb	r3, [r7, #21]
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 80093b6:	2300      	movs	r3, #0
 80093b8:	753b      	strb	r3, [r7, #20]
 80093ba:	e010      	b.n	80093de <US100_GetAllValidDistances+0xae>
        if (distances[i] <= 0) {
 80093bc:	7d3b      	ldrb	r3, [r7, #20]
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	687a      	ldr	r2, [r7, #4]
 80093c2:	4413      	add	r3, r2
 80093c4:	edd3 7a00 	vldr	s15, [r3]
 80093c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093d0:	d802      	bhi.n	80093d8 <US100_GetAllValidDistances+0xa8>
            all_valid = 0;
 80093d2:	2300      	movs	r3, #0
 80093d4:	757b      	strb	r3, [r7, #21]
            break;
 80093d6:	e007      	b.n	80093e8 <US100_GetAllValidDistances+0xb8>
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 80093d8:	7d3b      	ldrb	r3, [r7, #20]
 80093da:	3301      	adds	r3, #1
 80093dc:	753b      	strb	r3, [r7, #20]
 80093de:	4b26      	ldr	r3, [pc, #152]	@ (8009478 <US100_GetAllValidDistances+0x148>)
 80093e0:	781b      	ldrb	r3, [r3, #0]
 80093e2:	7d3a      	ldrb	r2, [r7, #20]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d3e9      	bcc.n	80093bc <US100_GetAllValidDistances+0x8c>
        }
    }
    
    // 
    if (all_valid) {
 80093e8:	7d7b      	ldrb	r3, [r7, #21]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d012      	beq.n	8009414 <US100_GetAllValidDistances+0xe4>
        for (uint8_t i = 0; i < us100_sensor_count; i++) {
 80093ee:	2300      	movs	r3, #0
 80093f0:	74fb      	strb	r3, [r7, #19]
 80093f2:	e009      	b.n	8009408 <US100_GetAllValidDistances+0xd8>
            US100_StartMeasurement(active_sensors[i]);
 80093f4:	7cfb      	ldrb	r3, [r7, #19]
 80093f6:	4a1f      	ldr	r2, [pc, #124]	@ (8009474 <US100_GetAllValidDistances+0x144>)
 80093f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093fc:	4618      	mov	r0, r3
 80093fe:	f7ff fe8f 	bl	8009120 <US100_StartMeasurement>
        for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8009402:	7cfb      	ldrb	r3, [r7, #19]
 8009404:	3301      	adds	r3, #1
 8009406:	74fb      	strb	r3, [r7, #19]
 8009408:	4b1b      	ldr	r3, [pc, #108]	@ (8009478 <US100_GetAllValidDistances+0x148>)
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	7cfa      	ldrb	r2, [r7, #19]
 800940e:	429a      	cmp	r2, r3
 8009410:	d3f0      	bcc.n	80093f4 <US100_GetAllValidDistances+0xc4>
            }
            
            last_measurement_time = current_time;
        }
    }
}
 8009412:	e02a      	b.n	800946a <US100_GetAllValidDistances+0x13a>
        uint32_t current_time = HAL_GetTick();
 8009414:	f000 fb6a 	bl	8009aec <HAL_GetTick>
 8009418:	60f8      	str	r0, [r7, #12]
        if (current_time - last_measurement_time > 30) {
 800941a:	4b19      	ldr	r3, [pc, #100]	@ (8009480 <US100_GetAllValidDistances+0x150>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	68fa      	ldr	r2, [r7, #12]
 8009420:	1ad3      	subs	r3, r2, r3
 8009422:	2b1e      	cmp	r3, #30
 8009424:	d921      	bls.n	800946a <US100_GetAllValidDistances+0x13a>
            timeout_count++;
 8009426:	4b17      	ldr	r3, [pc, #92]	@ (8009484 <US100_GetAllValidDistances+0x154>)
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	3301      	adds	r3, #1
 800942c:	b2da      	uxtb	r2, r3
 800942e:	4b15      	ldr	r3, [pc, #84]	@ (8009484 <US100_GetAllValidDistances+0x154>)
 8009430:	701a      	strb	r2, [r3, #0]
            if (timeout_count >= 3) {
 8009432:	4b14      	ldr	r3, [pc, #80]	@ (8009484 <US100_GetAllValidDistances+0x154>)
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	2b02      	cmp	r3, #2
 8009438:	d914      	bls.n	8009464 <US100_GetAllValidDistances+0x134>
                for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800943a:	2300      	movs	r3, #0
 800943c:	74bb      	strb	r3, [r7, #18]
 800943e:	e009      	b.n	8009454 <US100_GetAllValidDistances+0x124>
                    US100_StartMeasurement(active_sensors[i]);
 8009440:	7cbb      	ldrb	r3, [r7, #18]
 8009442:	4a0c      	ldr	r2, [pc, #48]	@ (8009474 <US100_GetAllValidDistances+0x144>)
 8009444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009448:	4618      	mov	r0, r3
 800944a:	f7ff fe69 	bl	8009120 <US100_StartMeasurement>
                for (uint8_t i = 0; i < us100_sensor_count; i++) {
 800944e:	7cbb      	ldrb	r3, [r7, #18]
 8009450:	3301      	adds	r3, #1
 8009452:	74bb      	strb	r3, [r7, #18]
 8009454:	4b08      	ldr	r3, [pc, #32]	@ (8009478 <US100_GetAllValidDistances+0x148>)
 8009456:	781b      	ldrb	r3, [r3, #0]
 8009458:	7cba      	ldrb	r2, [r7, #18]
 800945a:	429a      	cmp	r2, r3
 800945c:	d3f0      	bcc.n	8009440 <US100_GetAllValidDistances+0x110>
                timeout_count = 0;
 800945e:	4b09      	ldr	r3, [pc, #36]	@ (8009484 <US100_GetAllValidDistances+0x154>)
 8009460:	2200      	movs	r2, #0
 8009462:	701a      	strb	r2, [r3, #0]
            last_measurement_time = current_time;
 8009464:	4a06      	ldr	r2, [pc, #24]	@ (8009480 <US100_GetAllValidDistances+0x150>)
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	6013      	str	r3, [r2, #0]
}
 800946a:	bf00      	nop
 800946c:	3718      	adds	r7, #24
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}
 8009472:	bf00      	nop
 8009474:	20000858 	.word	0x20000858
 8009478:	2000086c 	.word	0x2000086c
 800947c:	20000870 	.word	0x20000870
 8009480:	20000884 	.word	0x20000884
 8009484:	20000888 	.word	0x20000888

08009488 <MX_UART4_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800948c:	4b11      	ldr	r3, [pc, #68]	@ (80094d4 <MX_UART4_Init+0x4c>)
 800948e:	4a12      	ldr	r2, [pc, #72]	@ (80094d8 <MX_UART4_Init+0x50>)
 8009490:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8009492:	4b10      	ldr	r3, [pc, #64]	@ (80094d4 <MX_UART4_Init+0x4c>)
 8009494:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8009498:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800949a:	4b0e      	ldr	r3, [pc, #56]	@ (80094d4 <MX_UART4_Init+0x4c>)
 800949c:	2200      	movs	r2, #0
 800949e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80094a0:	4b0c      	ldr	r3, [pc, #48]	@ (80094d4 <MX_UART4_Init+0x4c>)
 80094a2:	2200      	movs	r2, #0
 80094a4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80094a6:	4b0b      	ldr	r3, [pc, #44]	@ (80094d4 <MX_UART4_Init+0x4c>)
 80094a8:	2200      	movs	r2, #0
 80094aa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80094ac:	4b09      	ldr	r3, [pc, #36]	@ (80094d4 <MX_UART4_Init+0x4c>)
 80094ae:	220c      	movs	r2, #12
 80094b0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80094b2:	4b08      	ldr	r3, [pc, #32]	@ (80094d4 <MX_UART4_Init+0x4c>)
 80094b4:	2200      	movs	r2, #0
 80094b6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80094b8:	4b06      	ldr	r3, [pc, #24]	@ (80094d4 <MX_UART4_Init+0x4c>)
 80094ba:	2200      	movs	r2, #0
 80094bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80094be:	4805      	ldr	r0, [pc, #20]	@ (80094d4 <MX_UART4_Init+0x4c>)
 80094c0:	f003 fd4c 	bl	800cf5c <HAL_UART_Init>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d001      	beq.n	80094ce <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80094ca:	f7fd fed9 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80094ce:	bf00      	nop
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop
 80094d4:	2000088c 	.word	0x2000088c
 80094d8:	40004c00 	.word	0x40004c00

080094dc <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80094e0:	4b11      	ldr	r3, [pc, #68]	@ (8009528 <MX_UART5_Init+0x4c>)
 80094e2:	4a12      	ldr	r2, [pc, #72]	@ (800952c <MX_UART5_Init+0x50>)
 80094e4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80094e6:	4b10      	ldr	r3, [pc, #64]	@ (8009528 <MX_UART5_Init+0x4c>)
 80094e8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80094ec:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80094ee:	4b0e      	ldr	r3, [pc, #56]	@ (8009528 <MX_UART5_Init+0x4c>)
 80094f0:	2200      	movs	r2, #0
 80094f2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80094f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009528 <MX_UART5_Init+0x4c>)
 80094f6:	2200      	movs	r2, #0
 80094f8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80094fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009528 <MX_UART5_Init+0x4c>)
 80094fc:	2200      	movs	r2, #0
 80094fe:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8009500:	4b09      	ldr	r3, [pc, #36]	@ (8009528 <MX_UART5_Init+0x4c>)
 8009502:	220c      	movs	r2, #12
 8009504:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009506:	4b08      	ldr	r3, [pc, #32]	@ (8009528 <MX_UART5_Init+0x4c>)
 8009508:	2200      	movs	r2, #0
 800950a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800950c:	4b06      	ldr	r3, [pc, #24]	@ (8009528 <MX_UART5_Init+0x4c>)
 800950e:	2200      	movs	r2, #0
 8009510:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8009512:	4805      	ldr	r0, [pc, #20]	@ (8009528 <MX_UART5_Init+0x4c>)
 8009514:	f003 fd22 	bl	800cf5c <HAL_UART_Init>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d001      	beq.n	8009522 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800951e:	f7fd feaf 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8009522:	bf00      	nop
 8009524:	bd80      	pop	{r7, pc}
 8009526:	bf00      	nop
 8009528:	200008d4 	.word	0x200008d4
 800952c:	40005000 	.word	0x40005000

08009530 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8009534:	4b11      	ldr	r3, [pc, #68]	@ (800957c <MX_USART1_UART_Init+0x4c>)
 8009536:	4a12      	ldr	r2, [pc, #72]	@ (8009580 <MX_USART1_UART_Init+0x50>)
 8009538:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800953a:	4b10      	ldr	r3, [pc, #64]	@ (800957c <MX_USART1_UART_Init+0x4c>)
 800953c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009540:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009542:	4b0e      	ldr	r3, [pc, #56]	@ (800957c <MX_USART1_UART_Init+0x4c>)
 8009544:	2200      	movs	r2, #0
 8009546:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009548:	4b0c      	ldr	r3, [pc, #48]	@ (800957c <MX_USART1_UART_Init+0x4c>)
 800954a:	2200      	movs	r2, #0
 800954c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800954e:	4b0b      	ldr	r3, [pc, #44]	@ (800957c <MX_USART1_UART_Init+0x4c>)
 8009550:	2200      	movs	r2, #0
 8009552:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009554:	4b09      	ldr	r3, [pc, #36]	@ (800957c <MX_USART1_UART_Init+0x4c>)
 8009556:	220c      	movs	r2, #12
 8009558:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800955a:	4b08      	ldr	r3, [pc, #32]	@ (800957c <MX_USART1_UART_Init+0x4c>)
 800955c:	2200      	movs	r2, #0
 800955e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009560:	4b06      	ldr	r3, [pc, #24]	@ (800957c <MX_USART1_UART_Init+0x4c>)
 8009562:	2200      	movs	r2, #0
 8009564:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009566:	4805      	ldr	r0, [pc, #20]	@ (800957c <MX_USART1_UART_Init+0x4c>)
 8009568:	f003 fcf8 	bl	800cf5c <HAL_UART_Init>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d001      	beq.n	8009576 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8009572:	f7fd fe85 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8009576:	bf00      	nop
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	2000091c 	.word	0x2000091c
 8009580:	40011000 	.word	0x40011000

08009584 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8009588:	4b11      	ldr	r3, [pc, #68]	@ (80095d0 <MX_USART2_UART_Init+0x4c>)
 800958a:	4a12      	ldr	r2, [pc, #72]	@ (80095d4 <MX_USART2_UART_Init+0x50>)
 800958c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800958e:	4b10      	ldr	r3, [pc, #64]	@ (80095d0 <MX_USART2_UART_Init+0x4c>)
 8009590:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8009594:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009596:	4b0e      	ldr	r3, [pc, #56]	@ (80095d0 <MX_USART2_UART_Init+0x4c>)
 8009598:	2200      	movs	r2, #0
 800959a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800959c:	4b0c      	ldr	r3, [pc, #48]	@ (80095d0 <MX_USART2_UART_Init+0x4c>)
 800959e:	2200      	movs	r2, #0
 80095a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80095a2:	4b0b      	ldr	r3, [pc, #44]	@ (80095d0 <MX_USART2_UART_Init+0x4c>)
 80095a4:	2200      	movs	r2, #0
 80095a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80095a8:	4b09      	ldr	r3, [pc, #36]	@ (80095d0 <MX_USART2_UART_Init+0x4c>)
 80095aa:	220c      	movs	r2, #12
 80095ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80095ae:	4b08      	ldr	r3, [pc, #32]	@ (80095d0 <MX_USART2_UART_Init+0x4c>)
 80095b0:	2200      	movs	r2, #0
 80095b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80095b4:	4b06      	ldr	r3, [pc, #24]	@ (80095d0 <MX_USART2_UART_Init+0x4c>)
 80095b6:	2200      	movs	r2, #0
 80095b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80095ba:	4805      	ldr	r0, [pc, #20]	@ (80095d0 <MX_USART2_UART_Init+0x4c>)
 80095bc:	f003 fcce 	bl	800cf5c <HAL_UART_Init>
 80095c0:	4603      	mov	r3, r0
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d001      	beq.n	80095ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80095c6:	f7fd fe5b 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80095ca:	bf00      	nop
 80095cc:	bd80      	pop	{r7, pc}
 80095ce:	bf00      	nop
 80095d0:	20000964 	.word	0x20000964
 80095d4:	40004400 	.word	0x40004400

080095d8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80095dc:	4b11      	ldr	r3, [pc, #68]	@ (8009624 <MX_USART3_UART_Init+0x4c>)
 80095de:	4a12      	ldr	r2, [pc, #72]	@ (8009628 <MX_USART3_UART_Init+0x50>)
 80095e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80095e2:	4b10      	ldr	r3, [pc, #64]	@ (8009624 <MX_USART3_UART_Init+0x4c>)
 80095e4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80095e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80095ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009624 <MX_USART3_UART_Init+0x4c>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80095f0:	4b0c      	ldr	r3, [pc, #48]	@ (8009624 <MX_USART3_UART_Init+0x4c>)
 80095f2:	2200      	movs	r2, #0
 80095f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80095f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009624 <MX_USART3_UART_Init+0x4c>)
 80095f8:	2200      	movs	r2, #0
 80095fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80095fc:	4b09      	ldr	r3, [pc, #36]	@ (8009624 <MX_USART3_UART_Init+0x4c>)
 80095fe:	220c      	movs	r2, #12
 8009600:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009602:	4b08      	ldr	r3, [pc, #32]	@ (8009624 <MX_USART3_UART_Init+0x4c>)
 8009604:	2200      	movs	r2, #0
 8009606:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8009608:	4b06      	ldr	r3, [pc, #24]	@ (8009624 <MX_USART3_UART_Init+0x4c>)
 800960a:	2200      	movs	r2, #0
 800960c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800960e:	4805      	ldr	r0, [pc, #20]	@ (8009624 <MX_USART3_UART_Init+0x4c>)
 8009610:	f003 fca4 	bl	800cf5c <HAL_UART_Init>
 8009614:	4603      	mov	r3, r0
 8009616:	2b00      	cmp	r3, #0
 8009618:	d001      	beq.n	800961e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800961a:	f7fd fe31 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800961e:	bf00      	nop
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	200009ac 	.word	0x200009ac
 8009628:	40004800 	.word	0x40004800

0800962c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8009630:	4b11      	ldr	r3, [pc, #68]	@ (8009678 <MX_USART6_UART_Init+0x4c>)
 8009632:	4a12      	ldr	r2, [pc, #72]	@ (800967c <MX_USART6_UART_Init+0x50>)
 8009634:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8009636:	4b10      	ldr	r3, [pc, #64]	@ (8009678 <MX_USART6_UART_Init+0x4c>)
 8009638:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800963c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800963e:	4b0e      	ldr	r3, [pc, #56]	@ (8009678 <MX_USART6_UART_Init+0x4c>)
 8009640:	2200      	movs	r2, #0
 8009642:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8009644:	4b0c      	ldr	r3, [pc, #48]	@ (8009678 <MX_USART6_UART_Init+0x4c>)
 8009646:	2200      	movs	r2, #0
 8009648:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800964a:	4b0b      	ldr	r3, [pc, #44]	@ (8009678 <MX_USART6_UART_Init+0x4c>)
 800964c:	2200      	movs	r2, #0
 800964e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8009650:	4b09      	ldr	r3, [pc, #36]	@ (8009678 <MX_USART6_UART_Init+0x4c>)
 8009652:	220c      	movs	r2, #12
 8009654:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009656:	4b08      	ldr	r3, [pc, #32]	@ (8009678 <MX_USART6_UART_Init+0x4c>)
 8009658:	2200      	movs	r2, #0
 800965a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800965c:	4b06      	ldr	r3, [pc, #24]	@ (8009678 <MX_USART6_UART_Init+0x4c>)
 800965e:	2200      	movs	r2, #0
 8009660:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8009662:	4805      	ldr	r0, [pc, #20]	@ (8009678 <MX_USART6_UART_Init+0x4c>)
 8009664:	f003 fc7a 	bl	800cf5c <HAL_UART_Init>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d001      	beq.n	8009672 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800966e:	f7fd fe07 	bl	8007280 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8009672:	bf00      	nop
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	200009f4 	.word	0x200009f4
 800967c:	40011400 	.word	0x40011400

08009680 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b094      	sub	sp, #80	@ 0x50
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009688:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800968c:	2200      	movs	r2, #0
 800968e:	601a      	str	r2, [r3, #0]
 8009690:	605a      	str	r2, [r3, #4]
 8009692:	609a      	str	r2, [r3, #8]
 8009694:	60da      	str	r2, [r3, #12]
 8009696:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4aa0      	ldr	r2, [pc, #640]	@ (8009920 <HAL_UART_MspInit+0x2a0>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d135      	bne.n	800970e <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80096a2:	2300      	movs	r3, #0
 80096a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80096a6:	4b9f      	ldr	r3, [pc, #636]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80096a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096aa:	4a9e      	ldr	r2, [pc, #632]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80096ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80096b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80096b2:	4b9c      	ldr	r3, [pc, #624]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80096b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80096ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80096bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80096be:	2300      	movs	r3, #0
 80096c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096c2:	4b98      	ldr	r3, [pc, #608]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80096c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096c6:	4a97      	ldr	r2, [pc, #604]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80096c8:	f043 0304 	orr.w	r3, r3, #4
 80096cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80096ce:	4b95      	ldr	r3, [pc, #596]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80096d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096d2:	f003 0304 	and.w	r3, r3, #4
 80096d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80096d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = TX_1_Pin|RX_1_Pin;
 80096da:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80096de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80096e0:	2302      	movs	r3, #2
 80096e2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096e4:	2300      	movs	r3, #0
 80096e6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80096e8:	2303      	movs	r3, #3
 80096ea:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80096ec:	2308      	movs	r3, #8
 80096ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80096f0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80096f4:	4619      	mov	r1, r3
 80096f6:	488c      	ldr	r0, [pc, #560]	@ (8009928 <HAL_UART_MspInit+0x2a8>)
 80096f8:	f000 fbcc 	bl	8009e94 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80096fc:	2200      	movs	r2, #0
 80096fe:	2100      	movs	r1, #0
 8009700:	2034      	movs	r0, #52	@ 0x34
 8009702:	f000 fafe 	bl	8009d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8009706:	2034      	movs	r0, #52	@ 0x34
 8009708:	f000 fb17 	bl	8009d3a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800970c:	e154      	b.n	80099b8 <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==UART5)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4a86      	ldr	r2, [pc, #536]	@ (800992c <HAL_UART_MspInit+0x2ac>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d153      	bne.n	80097c0 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 8009718:	2300      	movs	r3, #0
 800971a:	633b      	str	r3, [r7, #48]	@ 0x30
 800971c:	4b81      	ldr	r3, [pc, #516]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 800971e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009720:	4a80      	ldr	r2, [pc, #512]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 8009722:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009726:	6413      	str	r3, [r2, #64]	@ 0x40
 8009728:	4b7e      	ldr	r3, [pc, #504]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 800972a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800972c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009730:	633b      	str	r3, [r7, #48]	@ 0x30
 8009732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009734:	2300      	movs	r3, #0
 8009736:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009738:	4b7a      	ldr	r3, [pc, #488]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 800973a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800973c:	4a79      	ldr	r2, [pc, #484]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 800973e:	f043 0304 	orr.w	r3, r3, #4
 8009742:	6313      	str	r3, [r2, #48]	@ 0x30
 8009744:	4b77      	ldr	r3, [pc, #476]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 8009746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009748:	f003 0304 	and.w	r3, r3, #4
 800974c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800974e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009750:	2300      	movs	r3, #0
 8009752:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009754:	4b73      	ldr	r3, [pc, #460]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 8009756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009758:	4a72      	ldr	r2, [pc, #456]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 800975a:	f043 0308 	orr.w	r3, r3, #8
 800975e:	6313      	str	r3, [r2, #48]	@ 0x30
 8009760:	4b70      	ldr	r3, [pc, #448]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 8009762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009764:	f003 0308 	and.w	r3, r3, #8
 8009768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800976a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800976c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009770:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009772:	2302      	movs	r3, #2
 8009774:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009776:	2300      	movs	r3, #0
 8009778:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800977a:	2303      	movs	r3, #3
 800977c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800977e:	2308      	movs	r3, #8
 8009780:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009782:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009786:	4619      	mov	r1, r3
 8009788:	4867      	ldr	r0, [pc, #412]	@ (8009928 <HAL_UART_MspInit+0x2a8>)
 800978a:	f000 fb83 	bl	8009e94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800978e:	2304      	movs	r3, #4
 8009790:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009792:	2302      	movs	r3, #2
 8009794:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009796:	2300      	movs	r3, #0
 8009798:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800979a:	2303      	movs	r3, #3
 800979c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800979e:	2308      	movs	r3, #8
 80097a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80097a2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80097a6:	4619      	mov	r1, r3
 80097a8:	4861      	ldr	r0, [pc, #388]	@ (8009930 <HAL_UART_MspInit+0x2b0>)
 80097aa:	f000 fb73 	bl	8009e94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80097ae:	2200      	movs	r2, #0
 80097b0:	2100      	movs	r1, #0
 80097b2:	2035      	movs	r0, #53	@ 0x35
 80097b4:	f000 faa5 	bl	8009d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80097b8:	2035      	movs	r0, #53	@ 0x35
 80097ba:	f000 fabe 	bl	8009d3a <HAL_NVIC_EnableIRQ>
}
 80097be:	e0fb      	b.n	80099b8 <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==USART1)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a5b      	ldr	r2, [pc, #364]	@ (8009934 <HAL_UART_MspInit+0x2b4>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d135      	bne.n	8009836 <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART1_CLK_ENABLE();
 80097ca:	2300      	movs	r3, #0
 80097cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80097ce:	4b55      	ldr	r3, [pc, #340]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80097d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097d2:	4a54      	ldr	r2, [pc, #336]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80097d4:	f043 0310 	orr.w	r3, r3, #16
 80097d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80097da:	4b52      	ldr	r3, [pc, #328]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80097dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097de:	f003 0310 	and.w	r3, r3, #16
 80097e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80097e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80097e6:	2300      	movs	r3, #0
 80097e8:	623b      	str	r3, [r7, #32]
 80097ea:	4b4e      	ldr	r3, [pc, #312]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80097ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097ee:	4a4d      	ldr	r2, [pc, #308]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80097f0:	f043 0301 	orr.w	r3, r3, #1
 80097f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80097f6:	4b4b      	ldr	r3, [pc, #300]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80097f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097fa:	f003 0301 	and.w	r3, r3, #1
 80097fe:	623b      	str	r3, [r7, #32]
 8009800:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8009802:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8009806:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009808:	2302      	movs	r3, #2
 800980a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800980c:	2300      	movs	r3, #0
 800980e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009810:	2303      	movs	r3, #3
 8009812:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009814:	2307      	movs	r3, #7
 8009816:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009818:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800981c:	4619      	mov	r1, r3
 800981e:	4846      	ldr	r0, [pc, #280]	@ (8009938 <HAL_UART_MspInit+0x2b8>)
 8009820:	f000 fb38 	bl	8009e94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8009824:	2200      	movs	r2, #0
 8009826:	2100      	movs	r1, #0
 8009828:	2025      	movs	r0, #37	@ 0x25
 800982a:	f000 fa6a 	bl	8009d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800982e:	2025      	movs	r0, #37	@ 0x25
 8009830:	f000 fa83 	bl	8009d3a <HAL_NVIC_EnableIRQ>
}
 8009834:	e0c0      	b.n	80099b8 <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==USART2)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	4a40      	ldr	r2, [pc, #256]	@ (800993c <HAL_UART_MspInit+0x2bc>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d134      	bne.n	80098aa <HAL_UART_MspInit+0x22a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8009840:	2300      	movs	r3, #0
 8009842:	61fb      	str	r3, [r7, #28]
 8009844:	4b37      	ldr	r3, [pc, #220]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 8009846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009848:	4a36      	ldr	r2, [pc, #216]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 800984a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800984e:	6413      	str	r3, [r2, #64]	@ 0x40
 8009850:	4b34      	ldr	r3, [pc, #208]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 8009852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009854:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009858:	61fb      	str	r3, [r7, #28]
 800985a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800985c:	2300      	movs	r3, #0
 800985e:	61bb      	str	r3, [r7, #24]
 8009860:	4b30      	ldr	r3, [pc, #192]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 8009862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009864:	4a2f      	ldr	r2, [pc, #188]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 8009866:	f043 0308 	orr.w	r3, r3, #8
 800986a:	6313      	str	r3, [r2, #48]	@ 0x30
 800986c:	4b2d      	ldr	r3, [pc, #180]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 800986e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009870:	f003 0308 	and.w	r3, r3, #8
 8009874:	61bb      	str	r3, [r7, #24]
 8009876:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8009878:	2360      	movs	r3, #96	@ 0x60
 800987a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800987c:	2302      	movs	r3, #2
 800987e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009880:	2300      	movs	r3, #0
 8009882:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009884:	2303      	movs	r3, #3
 8009886:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009888:	2307      	movs	r3, #7
 800988a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800988c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009890:	4619      	mov	r1, r3
 8009892:	4827      	ldr	r0, [pc, #156]	@ (8009930 <HAL_UART_MspInit+0x2b0>)
 8009894:	f000 fafe 	bl	8009e94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8009898:	2200      	movs	r2, #0
 800989a:	2100      	movs	r1, #0
 800989c:	2026      	movs	r0, #38	@ 0x26
 800989e:	f000 fa30 	bl	8009d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80098a2:	2026      	movs	r0, #38	@ 0x26
 80098a4:	f000 fa49 	bl	8009d3a <HAL_NVIC_EnableIRQ>
}
 80098a8:	e086      	b.n	80099b8 <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==USART3)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4a24      	ldr	r2, [pc, #144]	@ (8009940 <HAL_UART_MspInit+0x2c0>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d147      	bne.n	8009944 <HAL_UART_MspInit+0x2c4>
    __HAL_RCC_USART3_CLK_ENABLE();
 80098b4:	2300      	movs	r3, #0
 80098b6:	617b      	str	r3, [r7, #20]
 80098b8:	4b1a      	ldr	r3, [pc, #104]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80098ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098bc:	4a19      	ldr	r2, [pc, #100]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80098be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80098c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80098c4:	4b17      	ldr	r3, [pc, #92]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80098c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80098cc:	617b      	str	r3, [r7, #20]
 80098ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80098d0:	2300      	movs	r3, #0
 80098d2:	613b      	str	r3, [r7, #16]
 80098d4:	4b13      	ldr	r3, [pc, #76]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80098d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098d8:	4a12      	ldr	r2, [pc, #72]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80098da:	f043 0308 	orr.w	r3, r3, #8
 80098de:	6313      	str	r3, [r2, #48]	@ 0x30
 80098e0:	4b10      	ldr	r3, [pc, #64]	@ (8009924 <HAL_UART_MspInit+0x2a4>)
 80098e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098e4:	f003 0308 	and.w	r3, r3, #8
 80098e8:	613b      	str	r3, [r7, #16]
 80098ea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80098ec:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80098f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80098f2:	2302      	movs	r3, #2
 80098f4:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80098f6:	2300      	movs	r3, #0
 80098f8:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80098fa:	2303      	movs	r3, #3
 80098fc:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80098fe:	2307      	movs	r3, #7
 8009900:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009902:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009906:	4619      	mov	r1, r3
 8009908:	4809      	ldr	r0, [pc, #36]	@ (8009930 <HAL_UART_MspInit+0x2b0>)
 800990a:	f000 fac3 	bl	8009e94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800990e:	2200      	movs	r2, #0
 8009910:	2100      	movs	r1, #0
 8009912:	2027      	movs	r0, #39	@ 0x27
 8009914:	f000 f9f5 	bl	8009d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8009918:	2027      	movs	r0, #39	@ 0x27
 800991a:	f000 fa0e 	bl	8009d3a <HAL_NVIC_EnableIRQ>
}
 800991e:	e04b      	b.n	80099b8 <HAL_UART_MspInit+0x338>
 8009920:	40004c00 	.word	0x40004c00
 8009924:	40023800 	.word	0x40023800
 8009928:	40020800 	.word	0x40020800
 800992c:	40005000 	.word	0x40005000
 8009930:	40020c00 	.word	0x40020c00
 8009934:	40011000 	.word	0x40011000
 8009938:	40020000 	.word	0x40020000
 800993c:	40004400 	.word	0x40004400
 8009940:	40004800 	.word	0x40004800
  else if(uartHandle->Instance==USART6)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4a1d      	ldr	r2, [pc, #116]	@ (80099c0 <HAL_UART_MspInit+0x340>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d134      	bne.n	80099b8 <HAL_UART_MspInit+0x338>
    __HAL_RCC_USART6_CLK_ENABLE();
 800994e:	2300      	movs	r3, #0
 8009950:	60fb      	str	r3, [r7, #12]
 8009952:	4b1c      	ldr	r3, [pc, #112]	@ (80099c4 <HAL_UART_MspInit+0x344>)
 8009954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009956:	4a1b      	ldr	r2, [pc, #108]	@ (80099c4 <HAL_UART_MspInit+0x344>)
 8009958:	f043 0320 	orr.w	r3, r3, #32
 800995c:	6453      	str	r3, [r2, #68]	@ 0x44
 800995e:	4b19      	ldr	r3, [pc, #100]	@ (80099c4 <HAL_UART_MspInit+0x344>)
 8009960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009962:	f003 0320 	and.w	r3, r3, #32
 8009966:	60fb      	str	r3, [r7, #12]
 8009968:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800996a:	2300      	movs	r3, #0
 800996c:	60bb      	str	r3, [r7, #8]
 800996e:	4b15      	ldr	r3, [pc, #84]	@ (80099c4 <HAL_UART_MspInit+0x344>)
 8009970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009972:	4a14      	ldr	r2, [pc, #80]	@ (80099c4 <HAL_UART_MspInit+0x344>)
 8009974:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009978:	6313      	str	r3, [r2, #48]	@ 0x30
 800997a:	4b12      	ldr	r3, [pc, #72]	@ (80099c4 <HAL_UART_MspInit+0x344>)
 800997c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800997e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009982:	60bb      	str	r3, [r7, #8]
 8009984:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8009986:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 800998a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800998c:	2302      	movs	r3, #2
 800998e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009990:	2300      	movs	r3, #0
 8009992:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009994:	2303      	movs	r3, #3
 8009996:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8009998:	2308      	movs	r3, #8
 800999a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800999c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80099a0:	4619      	mov	r1, r3
 80099a2:	4809      	ldr	r0, [pc, #36]	@ (80099c8 <HAL_UART_MspInit+0x348>)
 80099a4:	f000 fa76 	bl	8009e94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80099a8:	2200      	movs	r2, #0
 80099aa:	2100      	movs	r1, #0
 80099ac:	2047      	movs	r0, #71	@ 0x47
 80099ae:	f000 f9a8 	bl	8009d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80099b2:	2047      	movs	r0, #71	@ 0x47
 80099b4:	f000 f9c1 	bl	8009d3a <HAL_NVIC_EnableIRQ>
}
 80099b8:	bf00      	nop
 80099ba:	3750      	adds	r7, #80	@ 0x50
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}
 80099c0:	40011400 	.word	0x40011400
 80099c4:	40023800 	.word	0x40023800
 80099c8:	40021800 	.word	0x40021800

080099cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80099cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8009a04 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80099d0:	f7fe fc64 	bl	800829c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80099d4:	480c      	ldr	r0, [pc, #48]	@ (8009a08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80099d6:	490d      	ldr	r1, [pc, #52]	@ (8009a0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80099d8:	4a0d      	ldr	r2, [pc, #52]	@ (8009a10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80099da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80099dc:	e002      	b.n	80099e4 <LoopCopyDataInit>

080099de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80099de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80099e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80099e2:	3304      	adds	r3, #4

080099e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80099e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80099e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80099e8:	d3f9      	bcc.n	80099de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80099ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009a14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80099ec:	4c0a      	ldr	r4, [pc, #40]	@ (8009a18 <LoopFillZerobss+0x22>)
  movs r3, #0
 80099ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80099f0:	e001      	b.n	80099f6 <LoopFillZerobss>

080099f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80099f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80099f4:	3204      	adds	r2, #4

080099f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80099f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80099f8:	d3fb      	bcc.n	80099f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80099fa:	f005 f9eb 	bl	800edd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80099fe:	f7fb fecd 	bl	800579c <main>
  bx  lr    
 8009a02:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009a04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8009a08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009a0c:	200002a8 	.word	0x200002a8
  ldr r2, =_sidata
 8009a10:	08012e98 	.word	0x08012e98
  ldr r2, =_sbss
 8009a14:	200002a8 	.word	0x200002a8
  ldr r4, =_ebss
 8009a18:	20000b8c 	.word	0x20000b8c

08009a1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009a1c:	e7fe      	b.n	8009a1c <ADC_IRQHandler>
	...

08009a20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009a24:	4b0e      	ldr	r3, [pc, #56]	@ (8009a60 <HAL_Init+0x40>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a0d      	ldr	r2, [pc, #52]	@ (8009a60 <HAL_Init+0x40>)
 8009a2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009a2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009a30:	4b0b      	ldr	r3, [pc, #44]	@ (8009a60 <HAL_Init+0x40>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a0a      	ldr	r2, [pc, #40]	@ (8009a60 <HAL_Init+0x40>)
 8009a36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009a3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009a3c:	4b08      	ldr	r3, [pc, #32]	@ (8009a60 <HAL_Init+0x40>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a07      	ldr	r2, [pc, #28]	@ (8009a60 <HAL_Init+0x40>)
 8009a42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009a48:	2003      	movs	r0, #3
 8009a4a:	f000 f94f 	bl	8009cec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009a4e:	200f      	movs	r0, #15
 8009a50:	f000 f808 	bl	8009a64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009a54:	f7fe fab8 	bl	8007fc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009a58:	2300      	movs	r3, #0
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	bd80      	pop	{r7, pc}
 8009a5e:	bf00      	nop
 8009a60:	40023c00 	.word	0x40023c00

08009a64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b082      	sub	sp, #8
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009a6c:	4b12      	ldr	r3, [pc, #72]	@ (8009ab8 <HAL_InitTick+0x54>)
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	4b12      	ldr	r3, [pc, #72]	@ (8009abc <HAL_InitTick+0x58>)
 8009a72:	781b      	ldrb	r3, [r3, #0]
 8009a74:	4619      	mov	r1, r3
 8009a76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009a7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8009a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a82:	4618      	mov	r0, r3
 8009a84:	f000 f967 	bl	8009d56 <HAL_SYSTICK_Config>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d001      	beq.n	8009a92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	e00e      	b.n	8009ab0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2b0f      	cmp	r3, #15
 8009a96:	d80a      	bhi.n	8009aae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009a98:	2200      	movs	r2, #0
 8009a9a:	6879      	ldr	r1, [r7, #4]
 8009a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009aa0:	f000 f92f 	bl	8009d02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009aa4:	4a06      	ldr	r2, [pc, #24]	@ (8009ac0 <HAL_InitTick+0x5c>)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	e000      	b.n	8009ab0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009aae:	2301      	movs	r3, #1
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3708      	adds	r7, #8
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}
 8009ab8:	200000d4 	.word	0x200000d4
 8009abc:	200000dc 	.word	0x200000dc
 8009ac0:	200000d8 	.word	0x200000d8

08009ac4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009ac8:	4b06      	ldr	r3, [pc, #24]	@ (8009ae4 <HAL_IncTick+0x20>)
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	461a      	mov	r2, r3
 8009ace:	4b06      	ldr	r3, [pc, #24]	@ (8009ae8 <HAL_IncTick+0x24>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4413      	add	r3, r2
 8009ad4:	4a04      	ldr	r2, [pc, #16]	@ (8009ae8 <HAL_IncTick+0x24>)
 8009ad6:	6013      	str	r3, [r2, #0]
}
 8009ad8:	bf00      	nop
 8009ada:	46bd      	mov	sp, r7
 8009adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae0:	4770      	bx	lr
 8009ae2:	bf00      	nop
 8009ae4:	200000dc 	.word	0x200000dc
 8009ae8:	20000a3c 	.word	0x20000a3c

08009aec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009aec:	b480      	push	{r7}
 8009aee:	af00      	add	r7, sp, #0
  return uwTick;
 8009af0:	4b03      	ldr	r3, [pc, #12]	@ (8009b00 <HAL_GetTick+0x14>)
 8009af2:	681b      	ldr	r3, [r3, #0]
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	46bd      	mov	sp, r7
 8009af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afc:	4770      	bx	lr
 8009afe:	bf00      	nop
 8009b00:	20000a3c 	.word	0x20000a3c

08009b04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b084      	sub	sp, #16
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009b0c:	f7ff ffee 	bl	8009aec <HAL_GetTick>
 8009b10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b1c:	d005      	beq.n	8009b2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8009b48 <HAL_Delay+0x44>)
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	461a      	mov	r2, r3
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	4413      	add	r3, r2
 8009b28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009b2a:	bf00      	nop
 8009b2c:	f7ff ffde 	bl	8009aec <HAL_GetTick>
 8009b30:	4602      	mov	r2, r0
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	1ad3      	subs	r3, r2, r3
 8009b36:	68fa      	ldr	r2, [r7, #12]
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d8f7      	bhi.n	8009b2c <HAL_Delay+0x28>
  {
  }
}
 8009b3c:	bf00      	nop
 8009b3e:	bf00      	nop
 8009b40:	3710      	adds	r7, #16
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}
 8009b46:	bf00      	nop
 8009b48:	200000dc 	.word	0x200000dc

08009b4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b085      	sub	sp, #20
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f003 0307 	and.w	r3, r3, #7
 8009b5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8009b90 <__NVIC_SetPriorityGrouping+0x44>)
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009b62:	68ba      	ldr	r2, [r7, #8]
 8009b64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009b68:	4013      	ands	r3, r2
 8009b6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009b74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009b7e:	4a04      	ldr	r2, [pc, #16]	@ (8009b90 <__NVIC_SetPriorityGrouping+0x44>)
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	60d3      	str	r3, [r2, #12]
}
 8009b84:	bf00      	nop
 8009b86:	3714      	adds	r7, #20
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr
 8009b90:	e000ed00 	.word	0xe000ed00

08009b94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009b94:	b480      	push	{r7}
 8009b96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009b98:	4b04      	ldr	r3, [pc, #16]	@ (8009bac <__NVIC_GetPriorityGrouping+0x18>)
 8009b9a:	68db      	ldr	r3, [r3, #12]
 8009b9c:	0a1b      	lsrs	r3, r3, #8
 8009b9e:	f003 0307 	and.w	r3, r3, #7
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr
 8009bac:	e000ed00 	.word	0xe000ed00

08009bb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b083      	sub	sp, #12
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	db0b      	blt.n	8009bda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009bc2:	79fb      	ldrb	r3, [r7, #7]
 8009bc4:	f003 021f 	and.w	r2, r3, #31
 8009bc8:	4907      	ldr	r1, [pc, #28]	@ (8009be8 <__NVIC_EnableIRQ+0x38>)
 8009bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009bce:	095b      	lsrs	r3, r3, #5
 8009bd0:	2001      	movs	r0, #1
 8009bd2:	fa00 f202 	lsl.w	r2, r0, r2
 8009bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009bda:	bf00      	nop
 8009bdc:	370c      	adds	r7, #12
 8009bde:	46bd      	mov	sp, r7
 8009be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be4:	4770      	bx	lr
 8009be6:	bf00      	nop
 8009be8:	e000e100 	.word	0xe000e100

08009bec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	6039      	str	r1, [r7, #0]
 8009bf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	db0a      	blt.n	8009c16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	b2da      	uxtb	r2, r3
 8009c04:	490c      	ldr	r1, [pc, #48]	@ (8009c38 <__NVIC_SetPriority+0x4c>)
 8009c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c0a:	0112      	lsls	r2, r2, #4
 8009c0c:	b2d2      	uxtb	r2, r2
 8009c0e:	440b      	add	r3, r1
 8009c10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009c14:	e00a      	b.n	8009c2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	b2da      	uxtb	r2, r3
 8009c1a:	4908      	ldr	r1, [pc, #32]	@ (8009c3c <__NVIC_SetPriority+0x50>)
 8009c1c:	79fb      	ldrb	r3, [r7, #7]
 8009c1e:	f003 030f 	and.w	r3, r3, #15
 8009c22:	3b04      	subs	r3, #4
 8009c24:	0112      	lsls	r2, r2, #4
 8009c26:	b2d2      	uxtb	r2, r2
 8009c28:	440b      	add	r3, r1
 8009c2a:	761a      	strb	r2, [r3, #24]
}
 8009c2c:	bf00      	nop
 8009c2e:	370c      	adds	r7, #12
 8009c30:	46bd      	mov	sp, r7
 8009c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c36:	4770      	bx	lr
 8009c38:	e000e100 	.word	0xe000e100
 8009c3c:	e000ed00 	.word	0xe000ed00

08009c40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009c40:	b480      	push	{r7}
 8009c42:	b089      	sub	sp, #36	@ 0x24
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	60f8      	str	r0, [r7, #12]
 8009c48:	60b9      	str	r1, [r7, #8]
 8009c4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	f003 0307 	and.w	r3, r3, #7
 8009c52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009c54:	69fb      	ldr	r3, [r7, #28]
 8009c56:	f1c3 0307 	rsb	r3, r3, #7
 8009c5a:	2b04      	cmp	r3, #4
 8009c5c:	bf28      	it	cs
 8009c5e:	2304      	movcs	r3, #4
 8009c60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009c62:	69fb      	ldr	r3, [r7, #28]
 8009c64:	3304      	adds	r3, #4
 8009c66:	2b06      	cmp	r3, #6
 8009c68:	d902      	bls.n	8009c70 <NVIC_EncodePriority+0x30>
 8009c6a:	69fb      	ldr	r3, [r7, #28]
 8009c6c:	3b03      	subs	r3, #3
 8009c6e:	e000      	b.n	8009c72 <NVIC_EncodePriority+0x32>
 8009c70:	2300      	movs	r3, #0
 8009c72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009c74:	f04f 32ff 	mov.w	r2, #4294967295
 8009c78:	69bb      	ldr	r3, [r7, #24]
 8009c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8009c7e:	43da      	mvns	r2, r3
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	401a      	ands	r2, r3
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009c88:	f04f 31ff 	mov.w	r1, #4294967295
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8009c92:	43d9      	mvns	r1, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009c98:	4313      	orrs	r3, r2
         );
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3724      	adds	r7, #36	@ 0x24
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca4:	4770      	bx	lr
	...

08009ca8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b082      	sub	sp, #8
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	3b01      	subs	r3, #1
 8009cb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009cb8:	d301      	bcc.n	8009cbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e00f      	b.n	8009cde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8009ce8 <SysTick_Config+0x40>)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	3b01      	subs	r3, #1
 8009cc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009cc6:	210f      	movs	r1, #15
 8009cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ccc:	f7ff ff8e 	bl	8009bec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009cd0:	4b05      	ldr	r3, [pc, #20]	@ (8009ce8 <SysTick_Config+0x40>)
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009cd6:	4b04      	ldr	r3, [pc, #16]	@ (8009ce8 <SysTick_Config+0x40>)
 8009cd8:	2207      	movs	r2, #7
 8009cda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009cdc:	2300      	movs	r3, #0
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3708      	adds	r7, #8
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	e000e010 	.word	0xe000e010

08009cec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b082      	sub	sp, #8
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f7ff ff29 	bl	8009b4c <__NVIC_SetPriorityGrouping>
}
 8009cfa:	bf00      	nop
 8009cfc:	3708      	adds	r7, #8
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}

08009d02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009d02:	b580      	push	{r7, lr}
 8009d04:	b086      	sub	sp, #24
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	4603      	mov	r3, r0
 8009d0a:	60b9      	str	r1, [r7, #8]
 8009d0c:	607a      	str	r2, [r7, #4]
 8009d0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009d10:	2300      	movs	r3, #0
 8009d12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009d14:	f7ff ff3e 	bl	8009b94 <__NVIC_GetPriorityGrouping>
 8009d18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	68b9      	ldr	r1, [r7, #8]
 8009d1e:	6978      	ldr	r0, [r7, #20]
 8009d20:	f7ff ff8e 	bl	8009c40 <NVIC_EncodePriority>
 8009d24:	4602      	mov	r2, r0
 8009d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d2a:	4611      	mov	r1, r2
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f7ff ff5d 	bl	8009bec <__NVIC_SetPriority>
}
 8009d32:	bf00      	nop
 8009d34:	3718      	adds	r7, #24
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}

08009d3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009d3a:	b580      	push	{r7, lr}
 8009d3c:	b082      	sub	sp, #8
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	4603      	mov	r3, r0
 8009d42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f7ff ff31 	bl	8009bb0 <__NVIC_EnableIRQ>
}
 8009d4e:	bf00      	nop
 8009d50:	3708      	adds	r7, #8
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b082      	sub	sp, #8
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f7ff ffa2 	bl	8009ca8 <SysTick_Config>
 8009d64:	4603      	mov	r3, r0
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3708      	adds	r7, #8
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}

08009d6e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009d6e:	b580      	push	{r7, lr}
 8009d70:	b084      	sub	sp, #16
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d7a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8009d7c:	f7ff feb6 	bl	8009aec <HAL_GetTick>
 8009d80:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009d88:	b2db      	uxtb	r3, r3
 8009d8a:	2b02      	cmp	r3, #2
 8009d8c:	d008      	beq.n	8009da0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2280      	movs	r2, #128	@ 0x80
 8009d92:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e052      	b.n	8009e46 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f022 0216 	bic.w	r2, r2, #22
 8009dae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	695a      	ldr	r2, [r3, #20]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009dbe:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d103      	bne.n	8009dd0 <HAL_DMA_Abort+0x62>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d007      	beq.n	8009de0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	681a      	ldr	r2, [r3, #0]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f022 0208 	bic.w	r2, r2, #8
 8009dde:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f022 0201 	bic.w	r2, r2, #1
 8009dee:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009df0:	e013      	b.n	8009e1a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009df2:	f7ff fe7b 	bl	8009aec <HAL_GetTick>
 8009df6:	4602      	mov	r2, r0
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	1ad3      	subs	r3, r2, r3
 8009dfc:	2b05      	cmp	r3, #5
 8009dfe:	d90c      	bls.n	8009e1a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2220      	movs	r2, #32
 8009e04:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2203      	movs	r2, #3
 8009e0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2200      	movs	r2, #0
 8009e12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8009e16:	2303      	movs	r3, #3
 8009e18:	e015      	b.n	8009e46 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f003 0301 	and.w	r3, r3, #1
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d1e4      	bne.n	8009df2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e2c:	223f      	movs	r2, #63	@ 0x3f
 8009e2e:	409a      	lsls	r2, r3
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2201      	movs	r2, #1
 8009e38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8009e44:	2300      	movs	r3, #0
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3710      	adds	r7, #16
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009e4e:	b480      	push	{r7}
 8009e50:	b083      	sub	sp, #12
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	2b02      	cmp	r3, #2
 8009e60:	d004      	beq.n	8009e6c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2280      	movs	r2, #128	@ 0x80
 8009e66:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e00c      	b.n	8009e86 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2205      	movs	r2, #5
 8009e70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f022 0201 	bic.w	r2, r2, #1
 8009e82:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009e84:	2300      	movs	r3, #0
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	370c      	adds	r7, #12
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr
	...

08009e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b089      	sub	sp, #36	@ 0x24
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009eaa:	2300      	movs	r3, #0
 8009eac:	61fb      	str	r3, [r7, #28]
 8009eae:	e16b      	b.n	800a188 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	69fb      	ldr	r3, [r7, #28]
 8009eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8009eb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	697a      	ldr	r2, [r7, #20]
 8009ec0:	4013      	ands	r3, r2
 8009ec2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009ec4:	693a      	ldr	r2, [r7, #16]
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	f040 815a 	bne.w	800a182 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	f003 0303 	and.w	r3, r3, #3
 8009ed6:	2b01      	cmp	r3, #1
 8009ed8:	d005      	beq.n	8009ee6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d130      	bne.n	8009f48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	689b      	ldr	r3, [r3, #8]
 8009eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	005b      	lsls	r3, r3, #1
 8009ef0:	2203      	movs	r2, #3
 8009ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ef6:	43db      	mvns	r3, r3
 8009ef8:	69ba      	ldr	r2, [r7, #24]
 8009efa:	4013      	ands	r3, r2
 8009efc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	68da      	ldr	r2, [r3, #12]
 8009f02:	69fb      	ldr	r3, [r7, #28]
 8009f04:	005b      	lsls	r3, r3, #1
 8009f06:	fa02 f303 	lsl.w	r3, r2, r3
 8009f0a:	69ba      	ldr	r2, [r7, #24]
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	69ba      	ldr	r2, [r7, #24]
 8009f14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	69fb      	ldr	r3, [r7, #28]
 8009f20:	fa02 f303 	lsl.w	r3, r2, r3
 8009f24:	43db      	mvns	r3, r3
 8009f26:	69ba      	ldr	r2, [r7, #24]
 8009f28:	4013      	ands	r3, r2
 8009f2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	091b      	lsrs	r3, r3, #4
 8009f32:	f003 0201 	and.w	r2, r3, #1
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	fa02 f303 	lsl.w	r3, r2, r3
 8009f3c:	69ba      	ldr	r2, [r7, #24]
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	69ba      	ldr	r2, [r7, #24]
 8009f46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	f003 0303 	and.w	r3, r3, #3
 8009f50:	2b03      	cmp	r3, #3
 8009f52:	d017      	beq.n	8009f84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009f5a:	69fb      	ldr	r3, [r7, #28]
 8009f5c:	005b      	lsls	r3, r3, #1
 8009f5e:	2203      	movs	r2, #3
 8009f60:	fa02 f303 	lsl.w	r3, r2, r3
 8009f64:	43db      	mvns	r3, r3
 8009f66:	69ba      	ldr	r2, [r7, #24]
 8009f68:	4013      	ands	r3, r2
 8009f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	689a      	ldr	r2, [r3, #8]
 8009f70:	69fb      	ldr	r3, [r7, #28]
 8009f72:	005b      	lsls	r3, r3, #1
 8009f74:	fa02 f303 	lsl.w	r3, r2, r3
 8009f78:	69ba      	ldr	r2, [r7, #24]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	69ba      	ldr	r2, [r7, #24]
 8009f82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	f003 0303 	and.w	r3, r3, #3
 8009f8c:	2b02      	cmp	r3, #2
 8009f8e:	d123      	bne.n	8009fd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009f90:	69fb      	ldr	r3, [r7, #28]
 8009f92:	08da      	lsrs	r2, r3, #3
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	3208      	adds	r2, #8
 8009f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009f9e:	69fb      	ldr	r3, [r7, #28]
 8009fa0:	f003 0307 	and.w	r3, r3, #7
 8009fa4:	009b      	lsls	r3, r3, #2
 8009fa6:	220f      	movs	r2, #15
 8009fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8009fac:	43db      	mvns	r3, r3
 8009fae:	69ba      	ldr	r2, [r7, #24]
 8009fb0:	4013      	ands	r3, r2
 8009fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	691a      	ldr	r2, [r3, #16]
 8009fb8:	69fb      	ldr	r3, [r7, #28]
 8009fba:	f003 0307 	and.w	r3, r3, #7
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8009fc4:	69ba      	ldr	r2, [r7, #24]
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009fca:	69fb      	ldr	r3, [r7, #28]
 8009fcc:	08da      	lsrs	r2, r3, #3
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	3208      	adds	r2, #8
 8009fd2:	69b9      	ldr	r1, [r7, #24]
 8009fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009fde:	69fb      	ldr	r3, [r7, #28]
 8009fe0:	005b      	lsls	r3, r3, #1
 8009fe2:	2203      	movs	r2, #3
 8009fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8009fe8:	43db      	mvns	r3, r3
 8009fea:	69ba      	ldr	r2, [r7, #24]
 8009fec:	4013      	ands	r3, r2
 8009fee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	f003 0203 	and.w	r2, r3, #3
 8009ff8:	69fb      	ldr	r3, [r7, #28]
 8009ffa:	005b      	lsls	r3, r3, #1
 8009ffc:	fa02 f303 	lsl.w	r3, r2, r3
 800a000:	69ba      	ldr	r2, [r7, #24]
 800a002:	4313      	orrs	r3, r2
 800a004:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	69ba      	ldr	r2, [r7, #24]
 800a00a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a014:	2b00      	cmp	r3, #0
 800a016:	f000 80b4 	beq.w	800a182 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a01a:	2300      	movs	r3, #0
 800a01c:	60fb      	str	r3, [r7, #12]
 800a01e:	4b60      	ldr	r3, [pc, #384]	@ (800a1a0 <HAL_GPIO_Init+0x30c>)
 800a020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a022:	4a5f      	ldr	r2, [pc, #380]	@ (800a1a0 <HAL_GPIO_Init+0x30c>)
 800a024:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a028:	6453      	str	r3, [r2, #68]	@ 0x44
 800a02a:	4b5d      	ldr	r3, [pc, #372]	@ (800a1a0 <HAL_GPIO_Init+0x30c>)
 800a02c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a02e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a032:	60fb      	str	r3, [r7, #12]
 800a034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a036:	4a5b      	ldr	r2, [pc, #364]	@ (800a1a4 <HAL_GPIO_Init+0x310>)
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	089b      	lsrs	r3, r3, #2
 800a03c:	3302      	adds	r3, #2
 800a03e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800a044:	69fb      	ldr	r3, [r7, #28]
 800a046:	f003 0303 	and.w	r3, r3, #3
 800a04a:	009b      	lsls	r3, r3, #2
 800a04c:	220f      	movs	r2, #15
 800a04e:	fa02 f303 	lsl.w	r3, r2, r3
 800a052:	43db      	mvns	r3, r3
 800a054:	69ba      	ldr	r2, [r7, #24]
 800a056:	4013      	ands	r3, r2
 800a058:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	4a52      	ldr	r2, [pc, #328]	@ (800a1a8 <HAL_GPIO_Init+0x314>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d02b      	beq.n	800a0ba <HAL_GPIO_Init+0x226>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4a51      	ldr	r2, [pc, #324]	@ (800a1ac <HAL_GPIO_Init+0x318>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d025      	beq.n	800a0b6 <HAL_GPIO_Init+0x222>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	4a50      	ldr	r2, [pc, #320]	@ (800a1b0 <HAL_GPIO_Init+0x31c>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d01f      	beq.n	800a0b2 <HAL_GPIO_Init+0x21e>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	4a4f      	ldr	r2, [pc, #316]	@ (800a1b4 <HAL_GPIO_Init+0x320>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d019      	beq.n	800a0ae <HAL_GPIO_Init+0x21a>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	4a4e      	ldr	r2, [pc, #312]	@ (800a1b8 <HAL_GPIO_Init+0x324>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d013      	beq.n	800a0aa <HAL_GPIO_Init+0x216>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	4a4d      	ldr	r2, [pc, #308]	@ (800a1bc <HAL_GPIO_Init+0x328>)
 800a086:	4293      	cmp	r3, r2
 800a088:	d00d      	beq.n	800a0a6 <HAL_GPIO_Init+0x212>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	4a4c      	ldr	r2, [pc, #304]	@ (800a1c0 <HAL_GPIO_Init+0x32c>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d007      	beq.n	800a0a2 <HAL_GPIO_Init+0x20e>
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	4a4b      	ldr	r2, [pc, #300]	@ (800a1c4 <HAL_GPIO_Init+0x330>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d101      	bne.n	800a09e <HAL_GPIO_Init+0x20a>
 800a09a:	2307      	movs	r3, #7
 800a09c:	e00e      	b.n	800a0bc <HAL_GPIO_Init+0x228>
 800a09e:	2308      	movs	r3, #8
 800a0a0:	e00c      	b.n	800a0bc <HAL_GPIO_Init+0x228>
 800a0a2:	2306      	movs	r3, #6
 800a0a4:	e00a      	b.n	800a0bc <HAL_GPIO_Init+0x228>
 800a0a6:	2305      	movs	r3, #5
 800a0a8:	e008      	b.n	800a0bc <HAL_GPIO_Init+0x228>
 800a0aa:	2304      	movs	r3, #4
 800a0ac:	e006      	b.n	800a0bc <HAL_GPIO_Init+0x228>
 800a0ae:	2303      	movs	r3, #3
 800a0b0:	e004      	b.n	800a0bc <HAL_GPIO_Init+0x228>
 800a0b2:	2302      	movs	r3, #2
 800a0b4:	e002      	b.n	800a0bc <HAL_GPIO_Init+0x228>
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e000      	b.n	800a0bc <HAL_GPIO_Init+0x228>
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	69fa      	ldr	r2, [r7, #28]
 800a0be:	f002 0203 	and.w	r2, r2, #3
 800a0c2:	0092      	lsls	r2, r2, #2
 800a0c4:	4093      	lsls	r3, r2
 800a0c6:	69ba      	ldr	r2, [r7, #24]
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a0cc:	4935      	ldr	r1, [pc, #212]	@ (800a1a4 <HAL_GPIO_Init+0x310>)
 800a0ce:	69fb      	ldr	r3, [r7, #28]
 800a0d0:	089b      	lsrs	r3, r3, #2
 800a0d2:	3302      	adds	r3, #2
 800a0d4:	69ba      	ldr	r2, [r7, #24]
 800a0d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a0da:	4b3b      	ldr	r3, [pc, #236]	@ (800a1c8 <HAL_GPIO_Init+0x334>)
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a0e0:	693b      	ldr	r3, [r7, #16]
 800a0e2:	43db      	mvns	r3, r3
 800a0e4:	69ba      	ldr	r2, [r7, #24]
 800a0e6:	4013      	ands	r3, r2
 800a0e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d003      	beq.n	800a0fe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800a0f6:	69ba      	ldr	r2, [r7, #24]
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	4313      	orrs	r3, r2
 800a0fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a0fe:	4a32      	ldr	r2, [pc, #200]	@ (800a1c8 <HAL_GPIO_Init+0x334>)
 800a100:	69bb      	ldr	r3, [r7, #24]
 800a102:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a104:	4b30      	ldr	r3, [pc, #192]	@ (800a1c8 <HAL_GPIO_Init+0x334>)
 800a106:	68db      	ldr	r3, [r3, #12]
 800a108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	43db      	mvns	r3, r3
 800a10e:	69ba      	ldr	r2, [r7, #24]
 800a110:	4013      	ands	r3, r2
 800a112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d003      	beq.n	800a128 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800a120:	69ba      	ldr	r2, [r7, #24]
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	4313      	orrs	r3, r2
 800a126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a128:	4a27      	ldr	r2, [pc, #156]	@ (800a1c8 <HAL_GPIO_Init+0x334>)
 800a12a:	69bb      	ldr	r3, [r7, #24]
 800a12c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800a12e:	4b26      	ldr	r3, [pc, #152]	@ (800a1c8 <HAL_GPIO_Init+0x334>)
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	43db      	mvns	r3, r3
 800a138:	69ba      	ldr	r2, [r7, #24]
 800a13a:	4013      	ands	r3, r2
 800a13c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	685b      	ldr	r3, [r3, #4]
 800a142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a146:	2b00      	cmp	r3, #0
 800a148:	d003      	beq.n	800a152 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800a14a:	69ba      	ldr	r2, [r7, #24]
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	4313      	orrs	r3, r2
 800a150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a152:	4a1d      	ldr	r2, [pc, #116]	@ (800a1c8 <HAL_GPIO_Init+0x334>)
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a158:	4b1b      	ldr	r3, [pc, #108]	@ (800a1c8 <HAL_GPIO_Init+0x334>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	43db      	mvns	r3, r3
 800a162:	69ba      	ldr	r2, [r7, #24]
 800a164:	4013      	ands	r3, r2
 800a166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a170:	2b00      	cmp	r3, #0
 800a172:	d003      	beq.n	800a17c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800a174:	69ba      	ldr	r2, [r7, #24]
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	4313      	orrs	r3, r2
 800a17a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a17c:	4a12      	ldr	r2, [pc, #72]	@ (800a1c8 <HAL_GPIO_Init+0x334>)
 800a17e:	69bb      	ldr	r3, [r7, #24]
 800a180:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a182:	69fb      	ldr	r3, [r7, #28]
 800a184:	3301      	adds	r3, #1
 800a186:	61fb      	str	r3, [r7, #28]
 800a188:	69fb      	ldr	r3, [r7, #28]
 800a18a:	2b0f      	cmp	r3, #15
 800a18c:	f67f ae90 	bls.w	8009eb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800a190:	bf00      	nop
 800a192:	bf00      	nop
 800a194:	3724      	adds	r7, #36	@ 0x24
 800a196:	46bd      	mov	sp, r7
 800a198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19c:	4770      	bx	lr
 800a19e:	bf00      	nop
 800a1a0:	40023800 	.word	0x40023800
 800a1a4:	40013800 	.word	0x40013800
 800a1a8:	40020000 	.word	0x40020000
 800a1ac:	40020400 	.word	0x40020400
 800a1b0:	40020800 	.word	0x40020800
 800a1b4:	40020c00 	.word	0x40020c00
 800a1b8:	40021000 	.word	0x40021000
 800a1bc:	40021400 	.word	0x40021400
 800a1c0:	40021800 	.word	0x40021800
 800a1c4:	40021c00 	.word	0x40021c00
 800a1c8:	40013c00 	.word	0x40013c00

0800a1cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b085      	sub	sp, #20
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	691a      	ldr	r2, [r3, #16]
 800a1dc:	887b      	ldrh	r3, [r7, #2]
 800a1de:	4013      	ands	r3, r2
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d002      	beq.n	800a1ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	73fb      	strb	r3, [r7, #15]
 800a1e8:	e001      	b.n	800a1ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a1ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3714      	adds	r7, #20
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fa:	4770      	bx	lr

0800a1fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	460b      	mov	r3, r1
 800a206:	807b      	strh	r3, [r7, #2]
 800a208:	4613      	mov	r3, r2
 800a20a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a20c:	787b      	ldrb	r3, [r7, #1]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d003      	beq.n	800a21a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a212:	887a      	ldrh	r2, [r7, #2]
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a218:	e003      	b.n	800a222 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a21a:	887b      	ldrh	r3, [r7, #2]
 800a21c:	041a      	lsls	r2, r3, #16
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	619a      	str	r2, [r3, #24]
}
 800a222:	bf00      	nop
 800a224:	370c      	adds	r7, #12
 800a226:	46bd      	mov	sp, r7
 800a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22c:	4770      	bx	lr
	...

0800a230 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b082      	sub	sp, #8
 800a234:	af00      	add	r7, sp, #0
 800a236:	4603      	mov	r3, r0
 800a238:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800a23a:	4b08      	ldr	r3, [pc, #32]	@ (800a25c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a23c:	695a      	ldr	r2, [r3, #20]
 800a23e:	88fb      	ldrh	r3, [r7, #6]
 800a240:	4013      	ands	r3, r2
 800a242:	2b00      	cmp	r3, #0
 800a244:	d006      	beq.n	800a254 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a246:	4a05      	ldr	r2, [pc, #20]	@ (800a25c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a248:	88fb      	ldrh	r3, [r7, #6]
 800a24a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a24c:	88fb      	ldrh	r3, [r7, #6]
 800a24e:	4618      	mov	r0, r3
 800a250:	f7fe fe12 	bl	8008e78 <HAL_GPIO_EXTI_Callback>
  }
}
 800a254:	bf00      	nop
 800a256:	3708      	adds	r7, #8
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	40013c00 	.word	0x40013c00

0800a260 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d101      	bne.n	800a272 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a26e:	2301      	movs	r3, #1
 800a270:	e12b      	b.n	800a4ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d106      	bne.n	800a28c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2200      	movs	r2, #0
 800a282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f7fb f85a 	bl	8005340 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2224      	movs	r2, #36	@ 0x24
 800a290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f022 0201 	bic.w	r2, r2, #1
 800a2a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	681a      	ldr	r2, [r3, #0]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a2b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	681a      	ldr	r2, [r3, #0]
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a2c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800a2c4:	f001 fda0 	bl	800be08 <HAL_RCC_GetPCLK1Freq>
 800a2c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	685b      	ldr	r3, [r3, #4]
 800a2ce:	4a81      	ldr	r2, [pc, #516]	@ (800a4d4 <HAL_I2C_Init+0x274>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d807      	bhi.n	800a2e4 <HAL_I2C_Init+0x84>
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	4a80      	ldr	r2, [pc, #512]	@ (800a4d8 <HAL_I2C_Init+0x278>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	bf94      	ite	ls
 800a2dc:	2301      	movls	r3, #1
 800a2de:	2300      	movhi	r3, #0
 800a2e0:	b2db      	uxtb	r3, r3
 800a2e2:	e006      	b.n	800a2f2 <HAL_I2C_Init+0x92>
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	4a7d      	ldr	r2, [pc, #500]	@ (800a4dc <HAL_I2C_Init+0x27c>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	bf94      	ite	ls
 800a2ec:	2301      	movls	r3, #1
 800a2ee:	2300      	movhi	r3, #0
 800a2f0:	b2db      	uxtb	r3, r3
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d001      	beq.n	800a2fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	e0e7      	b.n	800a4ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	4a78      	ldr	r2, [pc, #480]	@ (800a4e0 <HAL_I2C_Init+0x280>)
 800a2fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a302:	0c9b      	lsrs	r3, r3, #18
 800a304:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	68ba      	ldr	r2, [r7, #8]
 800a316:	430a      	orrs	r2, r1
 800a318:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	6a1b      	ldr	r3, [r3, #32]
 800a320:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	685b      	ldr	r3, [r3, #4]
 800a328:	4a6a      	ldr	r2, [pc, #424]	@ (800a4d4 <HAL_I2C_Init+0x274>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d802      	bhi.n	800a334 <HAL_I2C_Init+0xd4>
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	3301      	adds	r3, #1
 800a332:	e009      	b.n	800a348 <HAL_I2C_Init+0xe8>
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800a33a:	fb02 f303 	mul.w	r3, r2, r3
 800a33e:	4a69      	ldr	r2, [pc, #420]	@ (800a4e4 <HAL_I2C_Init+0x284>)
 800a340:	fba2 2303 	umull	r2, r3, r2, r3
 800a344:	099b      	lsrs	r3, r3, #6
 800a346:	3301      	adds	r3, #1
 800a348:	687a      	ldr	r2, [r7, #4]
 800a34a:	6812      	ldr	r2, [r2, #0]
 800a34c:	430b      	orrs	r3, r1
 800a34e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	69db      	ldr	r3, [r3, #28]
 800a356:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800a35a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	685b      	ldr	r3, [r3, #4]
 800a362:	495c      	ldr	r1, [pc, #368]	@ (800a4d4 <HAL_I2C_Init+0x274>)
 800a364:	428b      	cmp	r3, r1
 800a366:	d819      	bhi.n	800a39c <HAL_I2C_Init+0x13c>
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	1e59      	subs	r1, r3, #1
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	685b      	ldr	r3, [r3, #4]
 800a370:	005b      	lsls	r3, r3, #1
 800a372:	fbb1 f3f3 	udiv	r3, r1, r3
 800a376:	1c59      	adds	r1, r3, #1
 800a378:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a37c:	400b      	ands	r3, r1
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d00a      	beq.n	800a398 <HAL_I2C_Init+0x138>
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	1e59      	subs	r1, r3, #1
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	005b      	lsls	r3, r3, #1
 800a38c:	fbb1 f3f3 	udiv	r3, r1, r3
 800a390:	3301      	adds	r3, #1
 800a392:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a396:	e051      	b.n	800a43c <HAL_I2C_Init+0x1dc>
 800a398:	2304      	movs	r3, #4
 800a39a:	e04f      	b.n	800a43c <HAL_I2C_Init+0x1dc>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	689b      	ldr	r3, [r3, #8]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d111      	bne.n	800a3c8 <HAL_I2C_Init+0x168>
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	1e58      	subs	r0, r3, #1
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6859      	ldr	r1, [r3, #4]
 800a3ac:	460b      	mov	r3, r1
 800a3ae:	005b      	lsls	r3, r3, #1
 800a3b0:	440b      	add	r3, r1
 800a3b2:	fbb0 f3f3 	udiv	r3, r0, r3
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	bf0c      	ite	eq
 800a3c0:	2301      	moveq	r3, #1
 800a3c2:	2300      	movne	r3, #0
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	e012      	b.n	800a3ee <HAL_I2C_Init+0x18e>
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	1e58      	subs	r0, r3, #1
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6859      	ldr	r1, [r3, #4]
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	440b      	add	r3, r1
 800a3d6:	0099      	lsls	r1, r3, #2
 800a3d8:	440b      	add	r3, r1
 800a3da:	fbb0 f3f3 	udiv	r3, r0, r3
 800a3de:	3301      	adds	r3, #1
 800a3e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	bf0c      	ite	eq
 800a3e8:	2301      	moveq	r3, #1
 800a3ea:	2300      	movne	r3, #0
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d001      	beq.n	800a3f6 <HAL_I2C_Init+0x196>
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	e022      	b.n	800a43c <HAL_I2C_Init+0x1dc>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d10e      	bne.n	800a41c <HAL_I2C_Init+0x1bc>
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	1e58      	subs	r0, r3, #1
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6859      	ldr	r1, [r3, #4]
 800a406:	460b      	mov	r3, r1
 800a408:	005b      	lsls	r3, r3, #1
 800a40a:	440b      	add	r3, r1
 800a40c:	fbb0 f3f3 	udiv	r3, r0, r3
 800a410:	3301      	adds	r3, #1
 800a412:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a416:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a41a:	e00f      	b.n	800a43c <HAL_I2C_Init+0x1dc>
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	1e58      	subs	r0, r3, #1
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6859      	ldr	r1, [r3, #4]
 800a424:	460b      	mov	r3, r1
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	440b      	add	r3, r1
 800a42a:	0099      	lsls	r1, r3, #2
 800a42c:	440b      	add	r3, r1
 800a42e:	fbb0 f3f3 	udiv	r3, r0, r3
 800a432:	3301      	adds	r3, #1
 800a434:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a438:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a43c:	6879      	ldr	r1, [r7, #4]
 800a43e:	6809      	ldr	r1, [r1, #0]
 800a440:	4313      	orrs	r3, r2
 800a442:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	69da      	ldr	r2, [r3, #28]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6a1b      	ldr	r3, [r3, #32]
 800a456:	431a      	orrs	r2, r3
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	430a      	orrs	r2, r1
 800a45e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	689b      	ldr	r3, [r3, #8]
 800a466:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800a46a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a46e:	687a      	ldr	r2, [r7, #4]
 800a470:	6911      	ldr	r1, [r2, #16]
 800a472:	687a      	ldr	r2, [r7, #4]
 800a474:	68d2      	ldr	r2, [r2, #12]
 800a476:	4311      	orrs	r1, r2
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	6812      	ldr	r2, [r2, #0]
 800a47c:	430b      	orrs	r3, r1
 800a47e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	68db      	ldr	r3, [r3, #12]
 800a486:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	695a      	ldr	r2, [r3, #20]
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	699b      	ldr	r3, [r3, #24]
 800a492:	431a      	orrs	r2, r3
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	430a      	orrs	r2, r1
 800a49a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	681a      	ldr	r2, [r3, #0]
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f042 0201 	orr.w	r2, r2, #1
 800a4aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2220      	movs	r2, #32
 800a4b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800a4c8:	2300      	movs	r3, #0
}
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	3710      	adds	r7, #16
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bd80      	pop	{r7, pc}
 800a4d2:	bf00      	nop
 800a4d4:	000186a0 	.word	0x000186a0
 800a4d8:	001e847f 	.word	0x001e847f
 800a4dc:	003d08ff 	.word	0x003d08ff
 800a4e0:	431bde83 	.word	0x431bde83
 800a4e4:	10624dd3 	.word	0x10624dd3

0800a4e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b088      	sub	sp, #32
 800a4ec:	af02      	add	r7, sp, #8
 800a4ee:	60f8      	str	r0, [r7, #12]
 800a4f0:	607a      	str	r2, [r7, #4]
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	460b      	mov	r3, r1
 800a4f6:	817b      	strh	r3, [r7, #10]
 800a4f8:	4613      	mov	r3, r2
 800a4fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a4fc:	f7ff faf6 	bl	8009aec <HAL_GetTick>
 800a500:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a508:	b2db      	uxtb	r3, r3
 800a50a:	2b20      	cmp	r3, #32
 800a50c:	f040 80e0 	bne.w	800a6d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	9300      	str	r3, [sp, #0]
 800a514:	2319      	movs	r3, #25
 800a516:	2201      	movs	r2, #1
 800a518:	4970      	ldr	r1, [pc, #448]	@ (800a6dc <HAL_I2C_Master_Transmit+0x1f4>)
 800a51a:	68f8      	ldr	r0, [r7, #12]
 800a51c:	f000 fe0e 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800a520:	4603      	mov	r3, r0
 800a522:	2b00      	cmp	r3, #0
 800a524:	d001      	beq.n	800a52a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800a526:	2302      	movs	r3, #2
 800a528:	e0d3      	b.n	800a6d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a530:	2b01      	cmp	r3, #1
 800a532:	d101      	bne.n	800a538 <HAL_I2C_Master_Transmit+0x50>
 800a534:	2302      	movs	r3, #2
 800a536:	e0cc      	b.n	800a6d2 <HAL_I2C_Master_Transmit+0x1ea>
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2201      	movs	r2, #1
 800a53c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f003 0301 	and.w	r3, r3, #1
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d007      	beq.n	800a55e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	681a      	ldr	r2, [r3, #0]
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f042 0201 	orr.w	r2, r2, #1
 800a55c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	681a      	ldr	r2, [r3, #0]
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a56c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	2221      	movs	r2, #33	@ 0x21
 800a572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2210      	movs	r2, #16
 800a57a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	2200      	movs	r2, #0
 800a582:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	687a      	ldr	r2, [r7, #4]
 800a588:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	893a      	ldrh	r2, [r7, #8]
 800a58e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a594:	b29a      	uxth	r2, r3
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	4a50      	ldr	r2, [pc, #320]	@ (800a6e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800a59e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800a5a0:	8979      	ldrh	r1, [r7, #10]
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	6a3a      	ldr	r2, [r7, #32]
 800a5a6:	68f8      	ldr	r0, [r7, #12]
 800a5a8:	f000 fbc8 	bl	800ad3c <I2C_MasterRequestWrite>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d001      	beq.n	800a5b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	e08d      	b.n	800a6d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	613b      	str	r3, [r7, #16]
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	695b      	ldr	r3, [r3, #20]
 800a5c0:	613b      	str	r3, [r7, #16]
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	699b      	ldr	r3, [r3, #24]
 800a5c8:	613b      	str	r3, [r7, #16]
 800a5ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800a5cc:	e066      	b.n	800a69c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a5ce:	697a      	ldr	r2, [r7, #20]
 800a5d0:	6a39      	ldr	r1, [r7, #32]
 800a5d2:	68f8      	ldr	r0, [r7, #12]
 800a5d4:	f000 fecc 	bl	800b370 <I2C_WaitOnTXEFlagUntilTimeout>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d00d      	beq.n	800a5fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5e2:	2b04      	cmp	r3, #4
 800a5e4:	d107      	bne.n	800a5f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a5f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e06b      	b.n	800a6d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5fe:	781a      	ldrb	r2, [r3, #0]
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a60a:	1c5a      	adds	r2, r3, #1
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a614:	b29b      	uxth	r3, r3
 800a616:	3b01      	subs	r3, #1
 800a618:	b29a      	uxth	r2, r3
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a622:	3b01      	subs	r3, #1
 800a624:	b29a      	uxth	r2, r3
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	695b      	ldr	r3, [r3, #20]
 800a630:	f003 0304 	and.w	r3, r3, #4
 800a634:	2b04      	cmp	r3, #4
 800a636:	d11b      	bne.n	800a670 <HAL_I2C_Master_Transmit+0x188>
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d017      	beq.n	800a670 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a644:	781a      	ldrb	r2, [r3, #0]
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a650:	1c5a      	adds	r2, r3, #1
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a65a:	b29b      	uxth	r3, r3
 800a65c:	3b01      	subs	r3, #1
 800a65e:	b29a      	uxth	r2, r3
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a668:	3b01      	subs	r3, #1
 800a66a:	b29a      	uxth	r2, r3
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a670:	697a      	ldr	r2, [r7, #20]
 800a672:	6a39      	ldr	r1, [r7, #32]
 800a674:	68f8      	ldr	r0, [r7, #12]
 800a676:	f000 fec3 	bl	800b400 <I2C_WaitOnBTFFlagUntilTimeout>
 800a67a:	4603      	mov	r3, r0
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00d      	beq.n	800a69c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a684:	2b04      	cmp	r3, #4
 800a686:	d107      	bne.n	800a698 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	681a      	ldr	r2, [r3, #0]
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a696:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a698:	2301      	movs	r3, #1
 800a69a:	e01a      	b.n	800a6d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d194      	bne.n	800a5ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	681a      	ldr	r2, [r3, #0]
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a6b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2220      	movs	r2, #32
 800a6b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	e000      	b.n	800a6d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800a6d0:	2302      	movs	r3, #2
  }
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3718      	adds	r7, #24
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
 800a6da:	bf00      	nop
 800a6dc:	00100002 	.word	0x00100002
 800a6e0:	ffff0000 	.word	0xffff0000

0800a6e4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b088      	sub	sp, #32
 800a6e8:	af02      	add	r7, sp, #8
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	4608      	mov	r0, r1
 800a6ee:	4611      	mov	r1, r2
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	817b      	strh	r3, [r7, #10]
 800a6f6:	460b      	mov	r3, r1
 800a6f8:	813b      	strh	r3, [r7, #8]
 800a6fa:	4613      	mov	r3, r2
 800a6fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a6fe:	f7ff f9f5 	bl	8009aec <HAL_GetTick>
 800a702:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a70a:	b2db      	uxtb	r3, r3
 800a70c:	2b20      	cmp	r3, #32
 800a70e:	f040 80d9 	bne.w	800a8c4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	9300      	str	r3, [sp, #0]
 800a716:	2319      	movs	r3, #25
 800a718:	2201      	movs	r2, #1
 800a71a:	496d      	ldr	r1, [pc, #436]	@ (800a8d0 <HAL_I2C_Mem_Write+0x1ec>)
 800a71c:	68f8      	ldr	r0, [r7, #12]
 800a71e:	f000 fd0d 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800a722:	4603      	mov	r3, r0
 800a724:	2b00      	cmp	r3, #0
 800a726:	d001      	beq.n	800a72c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800a728:	2302      	movs	r3, #2
 800a72a:	e0cc      	b.n	800a8c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a732:	2b01      	cmp	r3, #1
 800a734:	d101      	bne.n	800a73a <HAL_I2C_Mem_Write+0x56>
 800a736:	2302      	movs	r3, #2
 800a738:	e0c5      	b.n	800a8c6 <HAL_I2C_Mem_Write+0x1e2>
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2201      	movs	r2, #1
 800a73e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f003 0301 	and.w	r3, r3, #1
 800a74c:	2b01      	cmp	r3, #1
 800a74e:	d007      	beq.n	800a760 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	681a      	ldr	r2, [r3, #0]
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	f042 0201 	orr.w	r2, r2, #1
 800a75e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a76e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	2221      	movs	r2, #33	@ 0x21
 800a774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	2240      	movs	r2, #64	@ 0x40
 800a77c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	2200      	movs	r2, #0
 800a784:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	6a3a      	ldr	r2, [r7, #32]
 800a78a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a790:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a796:	b29a      	uxth	r2, r3
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	4a4d      	ldr	r2, [pc, #308]	@ (800a8d4 <HAL_I2C_Mem_Write+0x1f0>)
 800a7a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a7a2:	88f8      	ldrh	r0, [r7, #6]
 800a7a4:	893a      	ldrh	r2, [r7, #8]
 800a7a6:	8979      	ldrh	r1, [r7, #10]
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	9301      	str	r3, [sp, #4]
 800a7ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ae:	9300      	str	r3, [sp, #0]
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	68f8      	ldr	r0, [r7, #12]
 800a7b4:	f000 fb44 	bl	800ae40 <I2C_RequestMemoryWrite>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d052      	beq.n	800a864 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800a7be:	2301      	movs	r3, #1
 800a7c0:	e081      	b.n	800a8c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a7c2:	697a      	ldr	r2, [r7, #20]
 800a7c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7c6:	68f8      	ldr	r0, [r7, #12]
 800a7c8:	f000 fdd2 	bl	800b370 <I2C_WaitOnTXEFlagUntilTimeout>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d00d      	beq.n	800a7ee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7d6:	2b04      	cmp	r3, #4
 800a7d8:	d107      	bne.n	800a7ea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	681a      	ldr	r2, [r3, #0]
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a7e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e06b      	b.n	800a8c6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7f2:	781a      	ldrb	r2, [r3, #0]
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7fe:	1c5a      	adds	r2, r3, #1
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a808:	3b01      	subs	r3, #1
 800a80a:	b29a      	uxth	r2, r3
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a814:	b29b      	uxth	r3, r3
 800a816:	3b01      	subs	r3, #1
 800a818:	b29a      	uxth	r2, r3
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	695b      	ldr	r3, [r3, #20]
 800a824:	f003 0304 	and.w	r3, r3, #4
 800a828:	2b04      	cmp	r3, #4
 800a82a:	d11b      	bne.n	800a864 <HAL_I2C_Mem_Write+0x180>
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a830:	2b00      	cmp	r3, #0
 800a832:	d017      	beq.n	800a864 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a838:	781a      	ldrb	r2, [r3, #0]
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a844:	1c5a      	adds	r2, r3, #1
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a84e:	3b01      	subs	r3, #1
 800a850:	b29a      	uxth	r2, r3
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a85a:	b29b      	uxth	r3, r3
 800a85c:	3b01      	subs	r3, #1
 800a85e:	b29a      	uxth	r2, r3
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d1aa      	bne.n	800a7c2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a86c:	697a      	ldr	r2, [r7, #20]
 800a86e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a870:	68f8      	ldr	r0, [r7, #12]
 800a872:	f000 fdc5 	bl	800b400 <I2C_WaitOnBTFFlagUntilTimeout>
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d00d      	beq.n	800a898 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a880:	2b04      	cmp	r3, #4
 800a882:	d107      	bne.n	800a894 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a892:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a894:	2301      	movs	r3, #1
 800a896:	e016      	b.n	800a8c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a8a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	2220      	movs	r2, #32
 800a8ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	e000      	b.n	800a8c6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800a8c4:	2302      	movs	r3, #2
  }
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3718      	adds	r7, #24
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	00100002 	.word	0x00100002
 800a8d4:	ffff0000 	.word	0xffff0000

0800a8d8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b08c      	sub	sp, #48	@ 0x30
 800a8dc:	af02      	add	r7, sp, #8
 800a8de:	60f8      	str	r0, [r7, #12]
 800a8e0:	4608      	mov	r0, r1
 800a8e2:	4611      	mov	r1, r2
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	817b      	strh	r3, [r7, #10]
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	813b      	strh	r3, [r7, #8]
 800a8ee:	4613      	mov	r3, r2
 800a8f0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a8f2:	f7ff f8fb 	bl	8009aec <HAL_GetTick>
 800a8f6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8fe:	b2db      	uxtb	r3, r3
 800a900:	2b20      	cmp	r3, #32
 800a902:	f040 8214 	bne.w	800ad2e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a908:	9300      	str	r3, [sp, #0]
 800a90a:	2319      	movs	r3, #25
 800a90c:	2201      	movs	r2, #1
 800a90e:	497b      	ldr	r1, [pc, #492]	@ (800aafc <HAL_I2C_Mem_Read+0x224>)
 800a910:	68f8      	ldr	r0, [r7, #12]
 800a912:	f000 fc13 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800a916:	4603      	mov	r3, r0
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d001      	beq.n	800a920 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800a91c:	2302      	movs	r3, #2
 800a91e:	e207      	b.n	800ad30 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a926:	2b01      	cmp	r3, #1
 800a928:	d101      	bne.n	800a92e <HAL_I2C_Mem_Read+0x56>
 800a92a:	2302      	movs	r3, #2
 800a92c:	e200      	b.n	800ad30 <HAL_I2C_Mem_Read+0x458>
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	2201      	movs	r2, #1
 800a932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f003 0301 	and.w	r3, r3, #1
 800a940:	2b01      	cmp	r3, #1
 800a942:	d007      	beq.n	800a954 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	681a      	ldr	r2, [r3, #0]
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f042 0201 	orr.w	r2, r2, #1
 800a952:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	681a      	ldr	r2, [r3, #0]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a962:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	2222      	movs	r2, #34	@ 0x22
 800a968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2240      	movs	r2, #64	@ 0x40
 800a970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2200      	movs	r2, #0
 800a978:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a97e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a984:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a98a:	b29a      	uxth	r2, r3
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	4a5b      	ldr	r2, [pc, #364]	@ (800ab00 <HAL_I2C_Mem_Read+0x228>)
 800a994:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a996:	88f8      	ldrh	r0, [r7, #6]
 800a998:	893a      	ldrh	r2, [r7, #8]
 800a99a:	8979      	ldrh	r1, [r7, #10]
 800a99c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a99e:	9301      	str	r3, [sp, #4]
 800a9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a2:	9300      	str	r3, [sp, #0]
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	68f8      	ldr	r0, [r7, #12]
 800a9a8:	f000 fae0 	bl	800af6c <I2C_RequestMemoryRead>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d001      	beq.n	800a9b6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	e1bc      	b.n	800ad30 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d113      	bne.n	800a9e6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a9be:	2300      	movs	r3, #0
 800a9c0:	623b      	str	r3, [r7, #32]
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	695b      	ldr	r3, [r3, #20]
 800a9c8:	623b      	str	r3, [r7, #32]
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	699b      	ldr	r3, [r3, #24]
 800a9d0:	623b      	str	r3, [r7, #32]
 800a9d2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	681a      	ldr	r2, [r3, #0]
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a9e2:	601a      	str	r2, [r3, #0]
 800a9e4:	e190      	b.n	800ad08 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	d11b      	bne.n	800aa26 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	681a      	ldr	r2, [r3, #0]
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a9fe:	2300      	movs	r3, #0
 800aa00:	61fb      	str	r3, [r7, #28]
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	695b      	ldr	r3, [r3, #20]
 800aa08:	61fb      	str	r3, [r7, #28]
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	699b      	ldr	r3, [r3, #24]
 800aa10:	61fb      	str	r3, [r7, #28]
 800aa12:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	681a      	ldr	r2, [r3, #0]
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aa22:	601a      	str	r2, [r3, #0]
 800aa24:	e170      	b.n	800ad08 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	d11b      	bne.n	800aa66 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	681a      	ldr	r2, [r3, #0]
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa3c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	681a      	ldr	r2, [r3, #0]
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aa4e:	2300      	movs	r3, #0
 800aa50:	61bb      	str	r3, [r7, #24]
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	695b      	ldr	r3, [r3, #20]
 800aa58:	61bb      	str	r3, [r7, #24]
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	699b      	ldr	r3, [r3, #24]
 800aa60:	61bb      	str	r3, [r7, #24]
 800aa62:	69bb      	ldr	r3, [r7, #24]
 800aa64:	e150      	b.n	800ad08 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aa66:	2300      	movs	r3, #0
 800aa68:	617b      	str	r3, [r7, #20]
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	695b      	ldr	r3, [r3, #20]
 800aa70:	617b      	str	r3, [r7, #20]
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	699b      	ldr	r3, [r3, #24]
 800aa78:	617b      	str	r3, [r7, #20]
 800aa7a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800aa7c:	e144      	b.n	800ad08 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa82:	2b03      	cmp	r3, #3
 800aa84:	f200 80f1 	bhi.w	800ac6a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa8c:	2b01      	cmp	r3, #1
 800aa8e:	d123      	bne.n	800aad8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa92:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800aa94:	68f8      	ldr	r0, [r7, #12]
 800aa96:	f000 fcfb 	bl	800b490 <I2C_WaitOnRXNEFlagUntilTimeout>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d001      	beq.n	800aaa4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	e145      	b.n	800ad30 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	691a      	ldr	r2, [r3, #16]
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaae:	b2d2      	uxtb	r2, r2
 800aab0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aab6:	1c5a      	adds	r2, r3, #1
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aac0:	3b01      	subs	r3, #1
 800aac2:	b29a      	uxth	r2, r3
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aacc:	b29b      	uxth	r3, r3
 800aace:	3b01      	subs	r3, #1
 800aad0:	b29a      	uxth	r2, r3
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800aad6:	e117      	b.n	800ad08 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aadc:	2b02      	cmp	r3, #2
 800aade:	d14e      	bne.n	800ab7e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800aae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae2:	9300      	str	r3, [sp, #0]
 800aae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aae6:	2200      	movs	r2, #0
 800aae8:	4906      	ldr	r1, [pc, #24]	@ (800ab04 <HAL_I2C_Mem_Read+0x22c>)
 800aaea:	68f8      	ldr	r0, [r7, #12]
 800aaec:	f000 fb26 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d008      	beq.n	800ab08 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e11a      	b.n	800ad30 <HAL_I2C_Mem_Read+0x458>
 800aafa:	bf00      	nop
 800aafc:	00100002 	.word	0x00100002
 800ab00:	ffff0000 	.word	0xffff0000
 800ab04:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ab16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	691a      	ldr	r2, [r3, #16]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab22:	b2d2      	uxtb	r2, r2
 800ab24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab2a:	1c5a      	adds	r2, r3, #1
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab34:	3b01      	subs	r3, #1
 800ab36:	b29a      	uxth	r2, r3
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab40:	b29b      	uxth	r3, r3
 800ab42:	3b01      	subs	r3, #1
 800ab44:	b29a      	uxth	r2, r3
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	691a      	ldr	r2, [r3, #16]
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab54:	b2d2      	uxtb	r2, r2
 800ab56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab5c:	1c5a      	adds	r2, r3, #1
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab66:	3b01      	subs	r3, #1
 800ab68:	b29a      	uxth	r2, r3
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab72:	b29b      	uxth	r3, r3
 800ab74:	3b01      	subs	r3, #1
 800ab76:	b29a      	uxth	r2, r3
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800ab7c:	e0c4      	b.n	800ad08 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800ab7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab80:	9300      	str	r3, [sp, #0]
 800ab82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab84:	2200      	movs	r2, #0
 800ab86:	496c      	ldr	r1, [pc, #432]	@ (800ad38 <HAL_I2C_Mem_Read+0x460>)
 800ab88:	68f8      	ldr	r0, [r7, #12]
 800ab8a:	f000 fad7 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d001      	beq.n	800ab98 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800ab94:	2301      	movs	r3, #1
 800ab96:	e0cb      	b.n	800ad30 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	681a      	ldr	r2, [r3, #0]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aba6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	691a      	ldr	r2, [r3, #16]
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abb2:	b2d2      	uxtb	r2, r2
 800abb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abba:	1c5a      	adds	r2, r3, #1
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abc4:	3b01      	subs	r3, #1
 800abc6:	b29a      	uxth	r2, r3
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	3b01      	subs	r3, #1
 800abd4:	b29a      	uxth	r2, r3
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800abda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abdc:	9300      	str	r3, [sp, #0]
 800abde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abe0:	2200      	movs	r2, #0
 800abe2:	4955      	ldr	r1, [pc, #340]	@ (800ad38 <HAL_I2C_Mem_Read+0x460>)
 800abe4:	68f8      	ldr	r0, [r7, #12]
 800abe6:	f000 faa9 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d001      	beq.n	800abf4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800abf0:	2301      	movs	r3, #1
 800abf2:	e09d      	b.n	800ad30 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	681a      	ldr	r2, [r3, #0]
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ac02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	691a      	ldr	r2, [r3, #16]
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac0e:	b2d2      	uxtb	r2, r2
 800ac10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac16:	1c5a      	adds	r2, r3, #1
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac20:	3b01      	subs	r3, #1
 800ac22:	b29a      	uxth	r2, r3
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac2c:	b29b      	uxth	r3, r3
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	b29a      	uxth	r2, r3
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	691a      	ldr	r2, [r3, #16]
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac40:	b2d2      	uxtb	r2, r2
 800ac42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac48:	1c5a      	adds	r2, r3, #1
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac52:	3b01      	subs	r3, #1
 800ac54:	b29a      	uxth	r2, r3
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	3b01      	subs	r3, #1
 800ac62:	b29a      	uxth	r2, r3
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800ac68:	e04e      	b.n	800ad08 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ac6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac6c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ac6e:	68f8      	ldr	r0, [r7, #12]
 800ac70:	f000 fc0e 	bl	800b490 <I2C_WaitOnRXNEFlagUntilTimeout>
 800ac74:	4603      	mov	r3, r0
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d001      	beq.n	800ac7e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	e058      	b.n	800ad30 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	691a      	ldr	r2, [r3, #16]
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac88:	b2d2      	uxtb	r2, r2
 800ac8a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac90:	1c5a      	adds	r2, r3, #1
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	b29a      	uxth	r2, r3
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	3b01      	subs	r3, #1
 800acaa:	b29a      	uxth	r2, r3
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	695b      	ldr	r3, [r3, #20]
 800acb6:	f003 0304 	and.w	r3, r3, #4
 800acba:	2b04      	cmp	r3, #4
 800acbc:	d124      	bne.n	800ad08 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acc2:	2b03      	cmp	r3, #3
 800acc4:	d107      	bne.n	800acd6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	681a      	ldr	r2, [r3, #0]
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800acd4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	691a      	ldr	r2, [r3, #16]
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ace0:	b2d2      	uxtb	r2, r2
 800ace2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ace8:	1c5a      	adds	r2, r3, #1
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acf2:	3b01      	subs	r3, #1
 800acf4:	b29a      	uxth	r2, r3
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acfe:	b29b      	uxth	r3, r3
 800ad00:	3b01      	subs	r3, #1
 800ad02:	b29a      	uxth	r2, r3
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	f47f aeb6 	bne.w	800aa7e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2220      	movs	r2, #32
 800ad16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	e000      	b.n	800ad30 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800ad2e:	2302      	movs	r3, #2
  }
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3728      	adds	r7, #40	@ 0x28
 800ad34:	46bd      	mov	sp, r7
 800ad36:	bd80      	pop	{r7, pc}
 800ad38:	00010004 	.word	0x00010004

0800ad3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b088      	sub	sp, #32
 800ad40:	af02      	add	r7, sp, #8
 800ad42:	60f8      	str	r0, [r7, #12]
 800ad44:	607a      	str	r2, [r7, #4]
 800ad46:	603b      	str	r3, [r7, #0]
 800ad48:	460b      	mov	r3, r1
 800ad4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	2b08      	cmp	r3, #8
 800ad56:	d006      	beq.n	800ad66 <I2C_MasterRequestWrite+0x2a>
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d003      	beq.n	800ad66 <I2C_MasterRequestWrite+0x2a>
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800ad64:	d108      	bne.n	800ad78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ad74:	601a      	str	r2, [r3, #0]
 800ad76:	e00b      	b.n	800ad90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad7c:	2b12      	cmp	r3, #18
 800ad7e:	d107      	bne.n	800ad90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	681a      	ldr	r2, [r3, #0]
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ad8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	9300      	str	r3, [sp, #0]
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2200      	movs	r2, #0
 800ad98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800ad9c:	68f8      	ldr	r0, [r7, #12]
 800ad9e:	f000 f9cd 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800ada2:	4603      	mov	r3, r0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d00d      	beq.n	800adc4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adb6:	d103      	bne.n	800adc0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800adbe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800adc0:	2303      	movs	r3, #3
 800adc2:	e035      	b.n	800ae30 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	691b      	ldr	r3, [r3, #16]
 800adc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800adcc:	d108      	bne.n	800ade0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800adce:	897b      	ldrh	r3, [r7, #10]
 800add0:	b2db      	uxtb	r3, r3
 800add2:	461a      	mov	r2, r3
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800addc:	611a      	str	r2, [r3, #16]
 800adde:	e01b      	b.n	800ae18 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800ade0:	897b      	ldrh	r3, [r7, #10]
 800ade2:	11db      	asrs	r3, r3, #7
 800ade4:	b2db      	uxtb	r3, r3
 800ade6:	f003 0306 	and.w	r3, r3, #6
 800adea:	b2db      	uxtb	r3, r3
 800adec:	f063 030f 	orn	r3, r3, #15
 800adf0:	b2da      	uxtb	r2, r3
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	687a      	ldr	r2, [r7, #4]
 800adfc:	490e      	ldr	r1, [pc, #56]	@ (800ae38 <I2C_MasterRequestWrite+0xfc>)
 800adfe:	68f8      	ldr	r0, [r7, #12]
 800ae00:	f000 fa16 	bl	800b230 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ae04:	4603      	mov	r3, r0
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d001      	beq.n	800ae0e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	e010      	b.n	800ae30 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800ae0e:	897b      	ldrh	r3, [r7, #10]
 800ae10:	b2da      	uxtb	r2, r3
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	687a      	ldr	r2, [r7, #4]
 800ae1c:	4907      	ldr	r1, [pc, #28]	@ (800ae3c <I2C_MasterRequestWrite+0x100>)
 800ae1e:	68f8      	ldr	r0, [r7, #12]
 800ae20:	f000 fa06 	bl	800b230 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ae24:	4603      	mov	r3, r0
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d001      	beq.n	800ae2e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	e000      	b.n	800ae30 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800ae2e:	2300      	movs	r3, #0
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3718      	adds	r7, #24
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}
 800ae38:	00010008 	.word	0x00010008
 800ae3c:	00010002 	.word	0x00010002

0800ae40 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b088      	sub	sp, #32
 800ae44:	af02      	add	r7, sp, #8
 800ae46:	60f8      	str	r0, [r7, #12]
 800ae48:	4608      	mov	r0, r1
 800ae4a:	4611      	mov	r1, r2
 800ae4c:	461a      	mov	r2, r3
 800ae4e:	4603      	mov	r3, r0
 800ae50:	817b      	strh	r3, [r7, #10]
 800ae52:	460b      	mov	r3, r1
 800ae54:	813b      	strh	r3, [r7, #8]
 800ae56:	4613      	mov	r3, r2
 800ae58:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	681a      	ldr	r2, [r3, #0]
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ae68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ae6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae6c:	9300      	str	r3, [sp, #0]
 800ae6e:	6a3b      	ldr	r3, [r7, #32]
 800ae70:	2200      	movs	r2, #0
 800ae72:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800ae76:	68f8      	ldr	r0, [r7, #12]
 800ae78:	f000 f960 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d00d      	beq.n	800ae9e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae90:	d103      	bne.n	800ae9a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ae98:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800ae9a:	2303      	movs	r3, #3
 800ae9c:	e05f      	b.n	800af5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800ae9e:	897b      	ldrh	r3, [r7, #10]
 800aea0:	b2db      	uxtb	r3, r3
 800aea2:	461a      	mov	r2, r3
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800aeac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800aeae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb0:	6a3a      	ldr	r2, [r7, #32]
 800aeb2:	492d      	ldr	r1, [pc, #180]	@ (800af68 <I2C_RequestMemoryWrite+0x128>)
 800aeb4:	68f8      	ldr	r0, [r7, #12]
 800aeb6:	f000 f9bb 	bl	800b230 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800aeba:	4603      	mov	r3, r0
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d001      	beq.n	800aec4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800aec0:	2301      	movs	r3, #1
 800aec2:	e04c      	b.n	800af5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aec4:	2300      	movs	r3, #0
 800aec6:	617b      	str	r3, [r7, #20]
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	695b      	ldr	r3, [r3, #20]
 800aece:	617b      	str	r3, [r7, #20]
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	699b      	ldr	r3, [r3, #24]
 800aed6:	617b      	str	r3, [r7, #20]
 800aed8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800aeda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aedc:	6a39      	ldr	r1, [r7, #32]
 800aede:	68f8      	ldr	r0, [r7, #12]
 800aee0:	f000 fa46 	bl	800b370 <I2C_WaitOnTXEFlagUntilTimeout>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d00d      	beq.n	800af06 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeee:	2b04      	cmp	r3, #4
 800aef0:	d107      	bne.n	800af02 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	681a      	ldr	r2, [r3, #0]
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800af00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800af02:	2301      	movs	r3, #1
 800af04:	e02b      	b.n	800af5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800af06:	88fb      	ldrh	r3, [r7, #6]
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d105      	bne.n	800af18 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800af0c:	893b      	ldrh	r3, [r7, #8]
 800af0e:	b2da      	uxtb	r2, r3
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	611a      	str	r2, [r3, #16]
 800af16:	e021      	b.n	800af5c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800af18:	893b      	ldrh	r3, [r7, #8]
 800af1a:	0a1b      	lsrs	r3, r3, #8
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	b2da      	uxtb	r2, r3
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800af26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af28:	6a39      	ldr	r1, [r7, #32]
 800af2a:	68f8      	ldr	r0, [r7, #12]
 800af2c:	f000 fa20 	bl	800b370 <I2C_WaitOnTXEFlagUntilTimeout>
 800af30:	4603      	mov	r3, r0
 800af32:	2b00      	cmp	r3, #0
 800af34:	d00d      	beq.n	800af52 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af3a:	2b04      	cmp	r3, #4
 800af3c:	d107      	bne.n	800af4e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	681a      	ldr	r2, [r3, #0]
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800af4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800af4e:	2301      	movs	r3, #1
 800af50:	e005      	b.n	800af5e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800af52:	893b      	ldrh	r3, [r7, #8]
 800af54:	b2da      	uxtb	r2, r3
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800af5c:	2300      	movs	r3, #0
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3718      	adds	r7, #24
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}
 800af66:	bf00      	nop
 800af68:	00010002 	.word	0x00010002

0800af6c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b088      	sub	sp, #32
 800af70:	af02      	add	r7, sp, #8
 800af72:	60f8      	str	r0, [r7, #12]
 800af74:	4608      	mov	r0, r1
 800af76:	4611      	mov	r1, r2
 800af78:	461a      	mov	r2, r3
 800af7a:	4603      	mov	r3, r0
 800af7c:	817b      	strh	r3, [r7, #10]
 800af7e:	460b      	mov	r3, r1
 800af80:	813b      	strh	r3, [r7, #8]
 800af82:	4613      	mov	r3, r2
 800af84:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	681a      	ldr	r2, [r3, #0]
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800af94:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	681a      	ldr	r2, [r3, #0]
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800afa4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800afa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afa8:	9300      	str	r3, [sp, #0]
 800afaa:	6a3b      	ldr	r3, [r7, #32]
 800afac:	2200      	movs	r2, #0
 800afae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800afb2:	68f8      	ldr	r0, [r7, #12]
 800afb4:	f000 f8c2 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800afb8:	4603      	mov	r3, r0
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d00d      	beq.n	800afda <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afcc:	d103      	bne.n	800afd6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800afd4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800afd6:	2303      	movs	r3, #3
 800afd8:	e0aa      	b.n	800b130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800afda:	897b      	ldrh	r3, [r7, #10]
 800afdc:	b2db      	uxtb	r3, r3
 800afde:	461a      	mov	r2, r3
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800afe8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800afea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afec:	6a3a      	ldr	r2, [r7, #32]
 800afee:	4952      	ldr	r1, [pc, #328]	@ (800b138 <I2C_RequestMemoryRead+0x1cc>)
 800aff0:	68f8      	ldr	r0, [r7, #12]
 800aff2:	f000 f91d 	bl	800b230 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d001      	beq.n	800b000 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800affc:	2301      	movs	r3, #1
 800affe:	e097      	b.n	800b130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b000:	2300      	movs	r3, #0
 800b002:	617b      	str	r3, [r7, #20]
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	695b      	ldr	r3, [r3, #20]
 800b00a:	617b      	str	r3, [r7, #20]
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	699b      	ldr	r3, [r3, #24]
 800b012:	617b      	str	r3, [r7, #20]
 800b014:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b018:	6a39      	ldr	r1, [r7, #32]
 800b01a:	68f8      	ldr	r0, [r7, #12]
 800b01c:	f000 f9a8 	bl	800b370 <I2C_WaitOnTXEFlagUntilTimeout>
 800b020:	4603      	mov	r3, r0
 800b022:	2b00      	cmp	r3, #0
 800b024:	d00d      	beq.n	800b042 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b02a:	2b04      	cmp	r3, #4
 800b02c:	d107      	bne.n	800b03e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	681a      	ldr	r2, [r3, #0]
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b03c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800b03e:	2301      	movs	r3, #1
 800b040:	e076      	b.n	800b130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b042:	88fb      	ldrh	r3, [r7, #6]
 800b044:	2b01      	cmp	r3, #1
 800b046:	d105      	bne.n	800b054 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800b048:	893b      	ldrh	r3, [r7, #8]
 800b04a:	b2da      	uxtb	r2, r3
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	611a      	str	r2, [r3, #16]
 800b052:	e021      	b.n	800b098 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800b054:	893b      	ldrh	r3, [r7, #8]
 800b056:	0a1b      	lsrs	r3, r3, #8
 800b058:	b29b      	uxth	r3, r3
 800b05a:	b2da      	uxtb	r2, r3
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b064:	6a39      	ldr	r1, [r7, #32]
 800b066:	68f8      	ldr	r0, [r7, #12]
 800b068:	f000 f982 	bl	800b370 <I2C_WaitOnTXEFlagUntilTimeout>
 800b06c:	4603      	mov	r3, r0
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d00d      	beq.n	800b08e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b076:	2b04      	cmp	r3, #4
 800b078:	d107      	bne.n	800b08a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	681a      	ldr	r2, [r3, #0]
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b088:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800b08a:	2301      	movs	r3, #1
 800b08c:	e050      	b.n	800b130 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800b08e:	893b      	ldrh	r3, [r7, #8]
 800b090:	b2da      	uxtb	r2, r3
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b09a:	6a39      	ldr	r1, [r7, #32]
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f000 f967 	bl	800b370 <I2C_WaitOnTXEFlagUntilTimeout>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d00d      	beq.n	800b0c4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0ac:	2b04      	cmp	r3, #4
 800b0ae:	d107      	bne.n	800b0c0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	681a      	ldr	r2, [r3, #0]
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b0be:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e035      	b.n	800b130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	681a      	ldr	r2, [r3, #0]
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b0d2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b0d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0d6:	9300      	str	r3, [sp, #0]
 800b0d8:	6a3b      	ldr	r3, [r7, #32]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800b0e0:	68f8      	ldr	r0, [r7, #12]
 800b0e2:	f000 f82b 	bl	800b13c <I2C_WaitOnFlagUntilTimeout>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d00d      	beq.n	800b108 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b0fa:	d103      	bne.n	800b104 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b102:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800b104:	2303      	movs	r3, #3
 800b106:	e013      	b.n	800b130 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800b108:	897b      	ldrh	r3, [r7, #10]
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	f043 0301 	orr.w	r3, r3, #1
 800b110:	b2da      	uxtb	r2, r3
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b11a:	6a3a      	ldr	r2, [r7, #32]
 800b11c:	4906      	ldr	r1, [pc, #24]	@ (800b138 <I2C_RequestMemoryRead+0x1cc>)
 800b11e:	68f8      	ldr	r0, [r7, #12]
 800b120:	f000 f886 	bl	800b230 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b124:	4603      	mov	r3, r0
 800b126:	2b00      	cmp	r3, #0
 800b128:	d001      	beq.n	800b12e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800b12a:	2301      	movs	r3, #1
 800b12c:	e000      	b.n	800b130 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800b12e:	2300      	movs	r3, #0
}
 800b130:	4618      	mov	r0, r3
 800b132:	3718      	adds	r7, #24
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}
 800b138:	00010002 	.word	0x00010002

0800b13c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b084      	sub	sp, #16
 800b140:	af00      	add	r7, sp, #0
 800b142:	60f8      	str	r0, [r7, #12]
 800b144:	60b9      	str	r1, [r7, #8]
 800b146:	603b      	str	r3, [r7, #0]
 800b148:	4613      	mov	r3, r2
 800b14a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b14c:	e048      	b.n	800b1e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b154:	d044      	beq.n	800b1e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b156:	f7fe fcc9 	bl	8009aec <HAL_GetTick>
 800b15a:	4602      	mov	r2, r0
 800b15c:	69bb      	ldr	r3, [r7, #24]
 800b15e:	1ad3      	subs	r3, r2, r3
 800b160:	683a      	ldr	r2, [r7, #0]
 800b162:	429a      	cmp	r2, r3
 800b164:	d302      	bcc.n	800b16c <I2C_WaitOnFlagUntilTimeout+0x30>
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d139      	bne.n	800b1e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	0c1b      	lsrs	r3, r3, #16
 800b170:	b2db      	uxtb	r3, r3
 800b172:	2b01      	cmp	r3, #1
 800b174:	d10d      	bne.n	800b192 <I2C_WaitOnFlagUntilTimeout+0x56>
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	695b      	ldr	r3, [r3, #20]
 800b17c:	43da      	mvns	r2, r3
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	4013      	ands	r3, r2
 800b182:	b29b      	uxth	r3, r3
 800b184:	2b00      	cmp	r3, #0
 800b186:	bf0c      	ite	eq
 800b188:	2301      	moveq	r3, #1
 800b18a:	2300      	movne	r3, #0
 800b18c:	b2db      	uxtb	r3, r3
 800b18e:	461a      	mov	r2, r3
 800b190:	e00c      	b.n	800b1ac <I2C_WaitOnFlagUntilTimeout+0x70>
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	699b      	ldr	r3, [r3, #24]
 800b198:	43da      	mvns	r2, r3
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	4013      	ands	r3, r2
 800b19e:	b29b      	uxth	r3, r3
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	bf0c      	ite	eq
 800b1a4:	2301      	moveq	r3, #1
 800b1a6:	2300      	movne	r3, #0
 800b1a8:	b2db      	uxtb	r3, r3
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	79fb      	ldrb	r3, [r7, #7]
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d116      	bne.n	800b1e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2220      	movs	r2, #32
 800b1bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1cc:	f043 0220 	orr.w	r2, r3, #32
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800b1dc:	2301      	movs	r3, #1
 800b1de:	e023      	b.n	800b228 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	0c1b      	lsrs	r3, r3, #16
 800b1e4:	b2db      	uxtb	r3, r3
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d10d      	bne.n	800b206 <I2C_WaitOnFlagUntilTimeout+0xca>
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	695b      	ldr	r3, [r3, #20]
 800b1f0:	43da      	mvns	r2, r3
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	4013      	ands	r3, r2
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	bf0c      	ite	eq
 800b1fc:	2301      	moveq	r3, #1
 800b1fe:	2300      	movne	r3, #0
 800b200:	b2db      	uxtb	r3, r3
 800b202:	461a      	mov	r2, r3
 800b204:	e00c      	b.n	800b220 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	699b      	ldr	r3, [r3, #24]
 800b20c:	43da      	mvns	r2, r3
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	4013      	ands	r3, r2
 800b212:	b29b      	uxth	r3, r3
 800b214:	2b00      	cmp	r3, #0
 800b216:	bf0c      	ite	eq
 800b218:	2301      	moveq	r3, #1
 800b21a:	2300      	movne	r3, #0
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	461a      	mov	r2, r3
 800b220:	79fb      	ldrb	r3, [r7, #7]
 800b222:	429a      	cmp	r2, r3
 800b224:	d093      	beq.n	800b14e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b226:	2300      	movs	r3, #0
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3710      	adds	r7, #16
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}

0800b230 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b084      	sub	sp, #16
 800b234:	af00      	add	r7, sp, #0
 800b236:	60f8      	str	r0, [r7, #12]
 800b238:	60b9      	str	r1, [r7, #8]
 800b23a:	607a      	str	r2, [r7, #4]
 800b23c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800b23e:	e071      	b.n	800b324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	695b      	ldr	r3, [r3, #20]
 800b246:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b24a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b24e:	d123      	bne.n	800b298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	681a      	ldr	r2, [r3, #0]
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b25e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b268:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	2200      	movs	r2, #0
 800b26e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	2220      	movs	r2, #32
 800b274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2200      	movs	r2, #0
 800b27c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b284:	f043 0204 	orr.w	r2, r3, #4
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	2200      	movs	r2, #0
 800b290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800b294:	2301      	movs	r3, #1
 800b296:	e067      	b.n	800b368 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b29e:	d041      	beq.n	800b324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b2a0:	f7fe fc24 	bl	8009aec <HAL_GetTick>
 800b2a4:	4602      	mov	r2, r0
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	1ad3      	subs	r3, r2, r3
 800b2aa:	687a      	ldr	r2, [r7, #4]
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d302      	bcc.n	800b2b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d136      	bne.n	800b324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	0c1b      	lsrs	r3, r3, #16
 800b2ba:	b2db      	uxtb	r3, r3
 800b2bc:	2b01      	cmp	r3, #1
 800b2be:	d10c      	bne.n	800b2da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	695b      	ldr	r3, [r3, #20]
 800b2c6:	43da      	mvns	r2, r3
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	4013      	ands	r3, r2
 800b2cc:	b29b      	uxth	r3, r3
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	bf14      	ite	ne
 800b2d2:	2301      	movne	r3, #1
 800b2d4:	2300      	moveq	r3, #0
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	e00b      	b.n	800b2f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	699b      	ldr	r3, [r3, #24]
 800b2e0:	43da      	mvns	r2, r3
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	4013      	ands	r3, r2
 800b2e6:	b29b      	uxth	r3, r3
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	bf14      	ite	ne
 800b2ec:	2301      	movne	r3, #1
 800b2ee:	2300      	moveq	r3, #0
 800b2f0:	b2db      	uxtb	r3, r3
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d016      	beq.n	800b324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	2220      	movs	r2, #32
 800b300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	2200      	movs	r2, #0
 800b308:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b310:	f043 0220 	orr.w	r2, r3, #32
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	2200      	movs	r2, #0
 800b31c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800b320:	2301      	movs	r3, #1
 800b322:	e021      	b.n	800b368 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	0c1b      	lsrs	r3, r3, #16
 800b328:	b2db      	uxtb	r3, r3
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d10c      	bne.n	800b348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	695b      	ldr	r3, [r3, #20]
 800b334:	43da      	mvns	r2, r3
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	4013      	ands	r3, r2
 800b33a:	b29b      	uxth	r3, r3
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	bf14      	ite	ne
 800b340:	2301      	movne	r3, #1
 800b342:	2300      	moveq	r3, #0
 800b344:	b2db      	uxtb	r3, r3
 800b346:	e00b      	b.n	800b360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	699b      	ldr	r3, [r3, #24]
 800b34e:	43da      	mvns	r2, r3
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	4013      	ands	r3, r2
 800b354:	b29b      	uxth	r3, r3
 800b356:	2b00      	cmp	r3, #0
 800b358:	bf14      	ite	ne
 800b35a:	2301      	movne	r3, #1
 800b35c:	2300      	moveq	r3, #0
 800b35e:	b2db      	uxtb	r3, r3
 800b360:	2b00      	cmp	r3, #0
 800b362:	f47f af6d 	bne.w	800b240 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800b366:	2300      	movs	r3, #0
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3710      	adds	r7, #16
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}

0800b370 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b084      	sub	sp, #16
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	60b9      	str	r1, [r7, #8]
 800b37a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b37c:	e034      	b.n	800b3e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800b37e:	68f8      	ldr	r0, [r7, #12]
 800b380:	f000 f8e3 	bl	800b54a <I2C_IsAcknowledgeFailed>
 800b384:	4603      	mov	r3, r0
 800b386:	2b00      	cmp	r3, #0
 800b388:	d001      	beq.n	800b38e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800b38a:	2301      	movs	r3, #1
 800b38c:	e034      	b.n	800b3f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b394:	d028      	beq.n	800b3e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b396:	f7fe fba9 	bl	8009aec <HAL_GetTick>
 800b39a:	4602      	mov	r2, r0
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	1ad3      	subs	r3, r2, r3
 800b3a0:	68ba      	ldr	r2, [r7, #8]
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d302      	bcc.n	800b3ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d11d      	bne.n	800b3e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	695b      	ldr	r3, [r3, #20]
 800b3b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3b6:	2b80      	cmp	r3, #128	@ 0x80
 800b3b8:	d016      	beq.n	800b3e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	2200      	movs	r2, #0
 800b3be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2220      	movs	r2, #32
 800b3c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3d4:	f043 0220 	orr.w	r2, r3, #32
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	e007      	b.n	800b3f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	695b      	ldr	r3, [r3, #20]
 800b3ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3f2:	2b80      	cmp	r3, #128	@ 0x80
 800b3f4:	d1c3      	bne.n	800b37e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b3f6:	2300      	movs	r3, #0
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3710      	adds	r7, #16
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b084      	sub	sp, #16
 800b404:	af00      	add	r7, sp, #0
 800b406:	60f8      	str	r0, [r7, #12]
 800b408:	60b9      	str	r1, [r7, #8]
 800b40a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800b40c:	e034      	b.n	800b478 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800b40e:	68f8      	ldr	r0, [r7, #12]
 800b410:	f000 f89b 	bl	800b54a <I2C_IsAcknowledgeFailed>
 800b414:	4603      	mov	r3, r0
 800b416:	2b00      	cmp	r3, #0
 800b418:	d001      	beq.n	800b41e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800b41a:	2301      	movs	r3, #1
 800b41c:	e034      	b.n	800b488 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b424:	d028      	beq.n	800b478 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b426:	f7fe fb61 	bl	8009aec <HAL_GetTick>
 800b42a:	4602      	mov	r2, r0
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	1ad3      	subs	r3, r2, r3
 800b430:	68ba      	ldr	r2, [r7, #8]
 800b432:	429a      	cmp	r2, r3
 800b434:	d302      	bcc.n	800b43c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d11d      	bne.n	800b478 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	695b      	ldr	r3, [r3, #20]
 800b442:	f003 0304 	and.w	r3, r3, #4
 800b446:	2b04      	cmp	r3, #4
 800b448:	d016      	beq.n	800b478 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2200      	movs	r2, #0
 800b44e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	2220      	movs	r2, #32
 800b454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	2200      	movs	r2, #0
 800b45c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b464:	f043 0220 	orr.w	r2, r3, #32
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2200      	movs	r2, #0
 800b470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800b474:	2301      	movs	r3, #1
 800b476:	e007      	b.n	800b488 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	695b      	ldr	r3, [r3, #20]
 800b47e:	f003 0304 	and.w	r3, r3, #4
 800b482:	2b04      	cmp	r3, #4
 800b484:	d1c3      	bne.n	800b40e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b486:	2300      	movs	r3, #0
}
 800b488:	4618      	mov	r0, r3
 800b48a:	3710      	adds	r7, #16
 800b48c:	46bd      	mov	sp, r7
 800b48e:	bd80      	pop	{r7, pc}

0800b490 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b084      	sub	sp, #16
 800b494:	af00      	add	r7, sp, #0
 800b496:	60f8      	str	r0, [r7, #12]
 800b498:	60b9      	str	r1, [r7, #8]
 800b49a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800b49c:	e049      	b.n	800b532 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	695b      	ldr	r3, [r3, #20]
 800b4a4:	f003 0310 	and.w	r3, r3, #16
 800b4a8:	2b10      	cmp	r3, #16
 800b4aa:	d119      	bne.n	800b4e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f06f 0210 	mvn.w	r2, #16
 800b4b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	2220      	movs	r2, #32
 800b4c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	e030      	b.n	800b542 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4e0:	f7fe fb04 	bl	8009aec <HAL_GetTick>
 800b4e4:	4602      	mov	r2, r0
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	1ad3      	subs	r3, r2, r3
 800b4ea:	68ba      	ldr	r2, [r7, #8]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d302      	bcc.n	800b4f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800b4f0:	68bb      	ldr	r3, [r7, #8]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d11d      	bne.n	800b532 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	695b      	ldr	r3, [r3, #20]
 800b4fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b500:	2b40      	cmp	r3, #64	@ 0x40
 800b502:	d016      	beq.n	800b532 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	2200      	movs	r2, #0
 800b508:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	2220      	movs	r2, #32
 800b50e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	2200      	movs	r2, #0
 800b516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b51e:	f043 0220 	orr.w	r2, r3, #32
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	2200      	movs	r2, #0
 800b52a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800b52e:	2301      	movs	r3, #1
 800b530:	e007      	b.n	800b542 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	695b      	ldr	r3, [r3, #20]
 800b538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b53c:	2b40      	cmp	r3, #64	@ 0x40
 800b53e:	d1ae      	bne.n	800b49e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b540:	2300      	movs	r3, #0
}
 800b542:	4618      	mov	r0, r3
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}

0800b54a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800b54a:	b480      	push	{r7}
 800b54c:	b083      	sub	sp, #12
 800b54e:	af00      	add	r7, sp, #0
 800b550:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	695b      	ldr	r3, [r3, #20]
 800b558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b55c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b560:	d11b      	bne.n	800b59a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b56a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2200      	movs	r2, #0
 800b570:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2220      	movs	r2, #32
 800b576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2200      	movs	r2, #0
 800b57e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b586:	f043 0204 	orr.w	r2, r3, #4
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2200      	movs	r2, #0
 800b592:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800b596:	2301      	movs	r3, #1
 800b598:	e000      	b.n	800b59c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800b59a:	2300      	movs	r3, #0
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	370c      	adds	r7, #12
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b086      	sub	sp, #24
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d101      	bne.n	800b5ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	e267      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f003 0301 	and.w	r3, r3, #1
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d075      	beq.n	800b6b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b5c6:	4b88      	ldr	r3, [pc, #544]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b5c8:	689b      	ldr	r3, [r3, #8]
 800b5ca:	f003 030c 	and.w	r3, r3, #12
 800b5ce:	2b04      	cmp	r3, #4
 800b5d0:	d00c      	beq.n	800b5ec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b5d2:	4b85      	ldr	r3, [pc, #532]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b5d4:	689b      	ldr	r3, [r3, #8]
 800b5d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b5da:	2b08      	cmp	r3, #8
 800b5dc:	d112      	bne.n	800b604 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b5de:	4b82      	ldr	r3, [pc, #520]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b5e0:	685b      	ldr	r3, [r3, #4]
 800b5e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b5e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b5ea:	d10b      	bne.n	800b604 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b5ec:	4b7e      	ldr	r3, [pc, #504]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d05b      	beq.n	800b6b0 <HAL_RCC_OscConfig+0x108>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d157      	bne.n	800b6b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b600:	2301      	movs	r3, #1
 800b602:	e242      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	685b      	ldr	r3, [r3, #4]
 800b608:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b60c:	d106      	bne.n	800b61c <HAL_RCC_OscConfig+0x74>
 800b60e:	4b76      	ldr	r3, [pc, #472]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	4a75      	ldr	r2, [pc, #468]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b618:	6013      	str	r3, [r2, #0]
 800b61a:	e01d      	b.n	800b658 <HAL_RCC_OscConfig+0xb0>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	685b      	ldr	r3, [r3, #4]
 800b620:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b624:	d10c      	bne.n	800b640 <HAL_RCC_OscConfig+0x98>
 800b626:	4b70      	ldr	r3, [pc, #448]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	4a6f      	ldr	r2, [pc, #444]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b62c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b630:	6013      	str	r3, [r2, #0]
 800b632:	4b6d      	ldr	r3, [pc, #436]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	4a6c      	ldr	r2, [pc, #432]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b638:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b63c:	6013      	str	r3, [r2, #0]
 800b63e:	e00b      	b.n	800b658 <HAL_RCC_OscConfig+0xb0>
 800b640:	4b69      	ldr	r3, [pc, #420]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	4a68      	ldr	r2, [pc, #416]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b646:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b64a:	6013      	str	r3, [r2, #0]
 800b64c:	4b66      	ldr	r3, [pc, #408]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	4a65      	ldr	r2, [pc, #404]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b652:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b656:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	685b      	ldr	r3, [r3, #4]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d013      	beq.n	800b688 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b660:	f7fe fa44 	bl	8009aec <HAL_GetTick>
 800b664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b666:	e008      	b.n	800b67a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b668:	f7fe fa40 	bl	8009aec <HAL_GetTick>
 800b66c:	4602      	mov	r2, r0
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	1ad3      	subs	r3, r2, r3
 800b672:	2b64      	cmp	r3, #100	@ 0x64
 800b674:	d901      	bls.n	800b67a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b676:	2303      	movs	r3, #3
 800b678:	e207      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b67a:	4b5b      	ldr	r3, [pc, #364]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b682:	2b00      	cmp	r3, #0
 800b684:	d0f0      	beq.n	800b668 <HAL_RCC_OscConfig+0xc0>
 800b686:	e014      	b.n	800b6b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b688:	f7fe fa30 	bl	8009aec <HAL_GetTick>
 800b68c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b68e:	e008      	b.n	800b6a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b690:	f7fe fa2c 	bl	8009aec <HAL_GetTick>
 800b694:	4602      	mov	r2, r0
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	1ad3      	subs	r3, r2, r3
 800b69a:	2b64      	cmp	r3, #100	@ 0x64
 800b69c:	d901      	bls.n	800b6a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b69e:	2303      	movs	r3, #3
 800b6a0:	e1f3      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b6a2:	4b51      	ldr	r3, [pc, #324]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d1f0      	bne.n	800b690 <HAL_RCC_OscConfig+0xe8>
 800b6ae:	e000      	b.n	800b6b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b6b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f003 0302 	and.w	r3, r3, #2
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d063      	beq.n	800b786 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b6be:	4b4a      	ldr	r3, [pc, #296]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b6c0:	689b      	ldr	r3, [r3, #8]
 800b6c2:	f003 030c 	and.w	r3, r3, #12
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d00b      	beq.n	800b6e2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b6ca:	4b47      	ldr	r3, [pc, #284]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b6d2:	2b08      	cmp	r3, #8
 800b6d4:	d11c      	bne.n	800b710 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b6d6:	4b44      	ldr	r3, [pc, #272]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b6d8:	685b      	ldr	r3, [r3, #4]
 800b6da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d116      	bne.n	800b710 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b6e2:	4b41      	ldr	r3, [pc, #260]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f003 0302 	and.w	r3, r3, #2
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d005      	beq.n	800b6fa <HAL_RCC_OscConfig+0x152>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	68db      	ldr	r3, [r3, #12]
 800b6f2:	2b01      	cmp	r3, #1
 800b6f4:	d001      	beq.n	800b6fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	e1c7      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b6fa:	4b3b      	ldr	r3, [pc, #236]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	691b      	ldr	r3, [r3, #16]
 800b706:	00db      	lsls	r3, r3, #3
 800b708:	4937      	ldr	r1, [pc, #220]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b70a:	4313      	orrs	r3, r2
 800b70c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b70e:	e03a      	b.n	800b786 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	68db      	ldr	r3, [r3, #12]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d020      	beq.n	800b75a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b718:	4b34      	ldr	r3, [pc, #208]	@ (800b7ec <HAL_RCC_OscConfig+0x244>)
 800b71a:	2201      	movs	r2, #1
 800b71c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b71e:	f7fe f9e5 	bl	8009aec <HAL_GetTick>
 800b722:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b724:	e008      	b.n	800b738 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b726:	f7fe f9e1 	bl	8009aec <HAL_GetTick>
 800b72a:	4602      	mov	r2, r0
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	1ad3      	subs	r3, r2, r3
 800b730:	2b02      	cmp	r3, #2
 800b732:	d901      	bls.n	800b738 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b734:	2303      	movs	r3, #3
 800b736:	e1a8      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b738:	4b2b      	ldr	r3, [pc, #172]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	f003 0302 	and.w	r3, r3, #2
 800b740:	2b00      	cmp	r3, #0
 800b742:	d0f0      	beq.n	800b726 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b744:	4b28      	ldr	r3, [pc, #160]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	691b      	ldr	r3, [r3, #16]
 800b750:	00db      	lsls	r3, r3, #3
 800b752:	4925      	ldr	r1, [pc, #148]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b754:	4313      	orrs	r3, r2
 800b756:	600b      	str	r3, [r1, #0]
 800b758:	e015      	b.n	800b786 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b75a:	4b24      	ldr	r3, [pc, #144]	@ (800b7ec <HAL_RCC_OscConfig+0x244>)
 800b75c:	2200      	movs	r2, #0
 800b75e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b760:	f7fe f9c4 	bl	8009aec <HAL_GetTick>
 800b764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b766:	e008      	b.n	800b77a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b768:	f7fe f9c0 	bl	8009aec <HAL_GetTick>
 800b76c:	4602      	mov	r2, r0
 800b76e:	693b      	ldr	r3, [r7, #16]
 800b770:	1ad3      	subs	r3, r2, r3
 800b772:	2b02      	cmp	r3, #2
 800b774:	d901      	bls.n	800b77a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b776:	2303      	movs	r3, #3
 800b778:	e187      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b77a:	4b1b      	ldr	r3, [pc, #108]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f003 0302 	and.w	r3, r3, #2
 800b782:	2b00      	cmp	r3, #0
 800b784:	d1f0      	bne.n	800b768 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f003 0308 	and.w	r3, r3, #8
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d036      	beq.n	800b800 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	695b      	ldr	r3, [r3, #20]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d016      	beq.n	800b7c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b79a:	4b15      	ldr	r3, [pc, #84]	@ (800b7f0 <HAL_RCC_OscConfig+0x248>)
 800b79c:	2201      	movs	r2, #1
 800b79e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7a0:	f7fe f9a4 	bl	8009aec <HAL_GetTick>
 800b7a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b7a6:	e008      	b.n	800b7ba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b7a8:	f7fe f9a0 	bl	8009aec <HAL_GetTick>
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	1ad3      	subs	r3, r2, r3
 800b7b2:	2b02      	cmp	r3, #2
 800b7b4:	d901      	bls.n	800b7ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b7b6:	2303      	movs	r3, #3
 800b7b8:	e167      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b7ba:	4b0b      	ldr	r3, [pc, #44]	@ (800b7e8 <HAL_RCC_OscConfig+0x240>)
 800b7bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7be:	f003 0302 	and.w	r3, r3, #2
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d0f0      	beq.n	800b7a8 <HAL_RCC_OscConfig+0x200>
 800b7c6:	e01b      	b.n	800b800 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b7c8:	4b09      	ldr	r3, [pc, #36]	@ (800b7f0 <HAL_RCC_OscConfig+0x248>)
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b7ce:	f7fe f98d 	bl	8009aec <HAL_GetTick>
 800b7d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b7d4:	e00e      	b.n	800b7f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b7d6:	f7fe f989 	bl	8009aec <HAL_GetTick>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	1ad3      	subs	r3, r2, r3
 800b7e0:	2b02      	cmp	r3, #2
 800b7e2:	d907      	bls.n	800b7f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b7e4:	2303      	movs	r3, #3
 800b7e6:	e150      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
 800b7e8:	40023800 	.word	0x40023800
 800b7ec:	42470000 	.word	0x42470000
 800b7f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b7f4:	4b88      	ldr	r3, [pc, #544]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b7f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7f8:	f003 0302 	and.w	r3, r3, #2
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d1ea      	bne.n	800b7d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f003 0304 	and.w	r3, r3, #4
 800b808:	2b00      	cmp	r3, #0
 800b80a:	f000 8097 	beq.w	800b93c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b80e:	2300      	movs	r3, #0
 800b810:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b812:	4b81      	ldr	r3, [pc, #516]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d10f      	bne.n	800b83e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b81e:	2300      	movs	r3, #0
 800b820:	60bb      	str	r3, [r7, #8]
 800b822:	4b7d      	ldr	r3, [pc, #500]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b826:	4a7c      	ldr	r2, [pc, #496]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b82c:	6413      	str	r3, [r2, #64]	@ 0x40
 800b82e:	4b7a      	ldr	r3, [pc, #488]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b836:	60bb      	str	r3, [r7, #8]
 800b838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b83a:	2301      	movs	r3, #1
 800b83c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b83e:	4b77      	ldr	r3, [pc, #476]	@ (800ba1c <HAL_RCC_OscConfig+0x474>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b846:	2b00      	cmp	r3, #0
 800b848:	d118      	bne.n	800b87c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b84a:	4b74      	ldr	r3, [pc, #464]	@ (800ba1c <HAL_RCC_OscConfig+0x474>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4a73      	ldr	r2, [pc, #460]	@ (800ba1c <HAL_RCC_OscConfig+0x474>)
 800b850:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b854:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b856:	f7fe f949 	bl	8009aec <HAL_GetTick>
 800b85a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b85c:	e008      	b.n	800b870 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b85e:	f7fe f945 	bl	8009aec <HAL_GetTick>
 800b862:	4602      	mov	r2, r0
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	1ad3      	subs	r3, r2, r3
 800b868:	2b02      	cmp	r3, #2
 800b86a:	d901      	bls.n	800b870 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800b86c:	2303      	movs	r3, #3
 800b86e:	e10c      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b870:	4b6a      	ldr	r3, [pc, #424]	@ (800ba1c <HAL_RCC_OscConfig+0x474>)
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d0f0      	beq.n	800b85e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	689b      	ldr	r3, [r3, #8]
 800b880:	2b01      	cmp	r3, #1
 800b882:	d106      	bne.n	800b892 <HAL_RCC_OscConfig+0x2ea>
 800b884:	4b64      	ldr	r3, [pc, #400]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b888:	4a63      	ldr	r2, [pc, #396]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b88a:	f043 0301 	orr.w	r3, r3, #1
 800b88e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b890:	e01c      	b.n	800b8cc <HAL_RCC_OscConfig+0x324>
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	689b      	ldr	r3, [r3, #8]
 800b896:	2b05      	cmp	r3, #5
 800b898:	d10c      	bne.n	800b8b4 <HAL_RCC_OscConfig+0x30c>
 800b89a:	4b5f      	ldr	r3, [pc, #380]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b89c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b89e:	4a5e      	ldr	r2, [pc, #376]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b8a0:	f043 0304 	orr.w	r3, r3, #4
 800b8a4:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8a6:	4b5c      	ldr	r3, [pc, #368]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b8a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8aa:	4a5b      	ldr	r2, [pc, #364]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b8ac:	f043 0301 	orr.w	r3, r3, #1
 800b8b0:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8b2:	e00b      	b.n	800b8cc <HAL_RCC_OscConfig+0x324>
 800b8b4:	4b58      	ldr	r3, [pc, #352]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b8b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8b8:	4a57      	ldr	r2, [pc, #348]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b8ba:	f023 0301 	bic.w	r3, r3, #1
 800b8be:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8c0:	4b55      	ldr	r3, [pc, #340]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b8c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8c4:	4a54      	ldr	r2, [pc, #336]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b8c6:	f023 0304 	bic.w	r3, r3, #4
 800b8ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	689b      	ldr	r3, [r3, #8]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d015      	beq.n	800b900 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8d4:	f7fe f90a 	bl	8009aec <HAL_GetTick>
 800b8d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b8da:	e00a      	b.n	800b8f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b8dc:	f7fe f906 	bl	8009aec <HAL_GetTick>
 800b8e0:	4602      	mov	r2, r0
 800b8e2:	693b      	ldr	r3, [r7, #16]
 800b8e4:	1ad3      	subs	r3, r2, r3
 800b8e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	d901      	bls.n	800b8f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b8ee:	2303      	movs	r3, #3
 800b8f0:	e0cb      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b8f2:	4b49      	ldr	r3, [pc, #292]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b8f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8f6:	f003 0302 	and.w	r3, r3, #2
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d0ee      	beq.n	800b8dc <HAL_RCC_OscConfig+0x334>
 800b8fe:	e014      	b.n	800b92a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b900:	f7fe f8f4 	bl	8009aec <HAL_GetTick>
 800b904:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b906:	e00a      	b.n	800b91e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b908:	f7fe f8f0 	bl	8009aec <HAL_GetTick>
 800b90c:	4602      	mov	r2, r0
 800b90e:	693b      	ldr	r3, [r7, #16]
 800b910:	1ad3      	subs	r3, r2, r3
 800b912:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b916:	4293      	cmp	r3, r2
 800b918:	d901      	bls.n	800b91e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b91a:	2303      	movs	r3, #3
 800b91c:	e0b5      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b91e:	4b3e      	ldr	r3, [pc, #248]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b922:	f003 0302 	and.w	r3, r3, #2
 800b926:	2b00      	cmp	r3, #0
 800b928:	d1ee      	bne.n	800b908 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b92a:	7dfb      	ldrb	r3, [r7, #23]
 800b92c:	2b01      	cmp	r3, #1
 800b92e:	d105      	bne.n	800b93c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b930:	4b39      	ldr	r3, [pc, #228]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b934:	4a38      	ldr	r2, [pc, #224]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b936:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b93a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	699b      	ldr	r3, [r3, #24]
 800b940:	2b00      	cmp	r3, #0
 800b942:	f000 80a1 	beq.w	800ba88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b946:	4b34      	ldr	r3, [pc, #208]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	f003 030c 	and.w	r3, r3, #12
 800b94e:	2b08      	cmp	r3, #8
 800b950:	d05c      	beq.n	800ba0c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	699b      	ldr	r3, [r3, #24]
 800b956:	2b02      	cmp	r3, #2
 800b958:	d141      	bne.n	800b9de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b95a:	4b31      	ldr	r3, [pc, #196]	@ (800ba20 <HAL_RCC_OscConfig+0x478>)
 800b95c:	2200      	movs	r2, #0
 800b95e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b960:	f7fe f8c4 	bl	8009aec <HAL_GetTick>
 800b964:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b966:	e008      	b.n	800b97a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b968:	f7fe f8c0 	bl	8009aec <HAL_GetTick>
 800b96c:	4602      	mov	r2, r0
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	1ad3      	subs	r3, r2, r3
 800b972:	2b02      	cmp	r3, #2
 800b974:	d901      	bls.n	800b97a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800b976:	2303      	movs	r3, #3
 800b978:	e087      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b97a:	4b27      	ldr	r3, [pc, #156]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b982:	2b00      	cmp	r3, #0
 800b984:	d1f0      	bne.n	800b968 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	69da      	ldr	r2, [r3, #28]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6a1b      	ldr	r3, [r3, #32]
 800b98e:	431a      	orrs	r2, r3
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b994:	019b      	lsls	r3, r3, #6
 800b996:	431a      	orrs	r2, r3
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b99c:	085b      	lsrs	r3, r3, #1
 800b99e:	3b01      	subs	r3, #1
 800b9a0:	041b      	lsls	r3, r3, #16
 800b9a2:	431a      	orrs	r2, r3
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9a8:	061b      	lsls	r3, r3, #24
 800b9aa:	491b      	ldr	r1, [pc, #108]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b9ac:	4313      	orrs	r3, r2
 800b9ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b9b0:	4b1b      	ldr	r3, [pc, #108]	@ (800ba20 <HAL_RCC_OscConfig+0x478>)
 800b9b2:	2201      	movs	r2, #1
 800b9b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b9b6:	f7fe f899 	bl	8009aec <HAL_GetTick>
 800b9ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b9bc:	e008      	b.n	800b9d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9be:	f7fe f895 	bl	8009aec <HAL_GetTick>
 800b9c2:	4602      	mov	r2, r0
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	1ad3      	subs	r3, r2, r3
 800b9c8:	2b02      	cmp	r3, #2
 800b9ca:	d901      	bls.n	800b9d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b9cc:	2303      	movs	r3, #3
 800b9ce:	e05c      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b9d0:	4b11      	ldr	r3, [pc, #68]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d0f0      	beq.n	800b9be <HAL_RCC_OscConfig+0x416>
 800b9dc:	e054      	b.n	800ba88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b9de:	4b10      	ldr	r3, [pc, #64]	@ (800ba20 <HAL_RCC_OscConfig+0x478>)
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b9e4:	f7fe f882 	bl	8009aec <HAL_GetTick>
 800b9e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b9ea:	e008      	b.n	800b9fe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9ec:	f7fe f87e 	bl	8009aec <HAL_GetTick>
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	1ad3      	subs	r3, r2, r3
 800b9f6:	2b02      	cmp	r3, #2
 800b9f8:	d901      	bls.n	800b9fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800b9fa:	2303      	movs	r3, #3
 800b9fc:	e045      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b9fe:	4b06      	ldr	r3, [pc, #24]	@ (800ba18 <HAL_RCC_OscConfig+0x470>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d1f0      	bne.n	800b9ec <HAL_RCC_OscConfig+0x444>
 800ba0a:	e03d      	b.n	800ba88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	699b      	ldr	r3, [r3, #24]
 800ba10:	2b01      	cmp	r3, #1
 800ba12:	d107      	bne.n	800ba24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800ba14:	2301      	movs	r3, #1
 800ba16:	e038      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
 800ba18:	40023800 	.word	0x40023800
 800ba1c:	40007000 	.word	0x40007000
 800ba20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ba24:	4b1b      	ldr	r3, [pc, #108]	@ (800ba94 <HAL_RCC_OscConfig+0x4ec>)
 800ba26:	685b      	ldr	r3, [r3, #4]
 800ba28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	699b      	ldr	r3, [r3, #24]
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d028      	beq.n	800ba84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba3c:	429a      	cmp	r2, r3
 800ba3e:	d121      	bne.n	800ba84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	d11a      	bne.n	800ba84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ba4e:	68fa      	ldr	r2, [r7, #12]
 800ba50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ba54:	4013      	ands	r3, r2
 800ba56:	687a      	ldr	r2, [r7, #4]
 800ba58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ba5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d111      	bne.n	800ba84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba6a:	085b      	lsrs	r3, r3, #1
 800ba6c:	3b01      	subs	r3, #1
 800ba6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ba70:	429a      	cmp	r2, r3
 800ba72:	d107      	bne.n	800ba84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ba80:	429a      	cmp	r2, r3
 800ba82:	d001      	beq.n	800ba88 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800ba84:	2301      	movs	r3, #1
 800ba86:	e000      	b.n	800ba8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800ba88:	2300      	movs	r3, #0
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3718      	adds	r7, #24
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	40023800 	.word	0x40023800

0800ba98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b084      	sub	sp, #16
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
 800baa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d101      	bne.n	800baac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800baa8:	2301      	movs	r3, #1
 800baaa:	e0cc      	b.n	800bc46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800baac:	4b68      	ldr	r3, [pc, #416]	@ (800bc50 <HAL_RCC_ClockConfig+0x1b8>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f003 0307 	and.w	r3, r3, #7
 800bab4:	683a      	ldr	r2, [r7, #0]
 800bab6:	429a      	cmp	r2, r3
 800bab8:	d90c      	bls.n	800bad4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800baba:	4b65      	ldr	r3, [pc, #404]	@ (800bc50 <HAL_RCC_ClockConfig+0x1b8>)
 800babc:	683a      	ldr	r2, [r7, #0]
 800babe:	b2d2      	uxtb	r2, r2
 800bac0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bac2:	4b63      	ldr	r3, [pc, #396]	@ (800bc50 <HAL_RCC_ClockConfig+0x1b8>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f003 0307 	and.w	r3, r3, #7
 800baca:	683a      	ldr	r2, [r7, #0]
 800bacc:	429a      	cmp	r2, r3
 800bace:	d001      	beq.n	800bad4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800bad0:	2301      	movs	r3, #1
 800bad2:	e0b8      	b.n	800bc46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	f003 0302 	and.w	r3, r3, #2
 800badc:	2b00      	cmp	r3, #0
 800bade:	d020      	beq.n	800bb22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f003 0304 	and.w	r3, r3, #4
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d005      	beq.n	800baf8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800baec:	4b59      	ldr	r3, [pc, #356]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800baee:	689b      	ldr	r3, [r3, #8]
 800baf0:	4a58      	ldr	r2, [pc, #352]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800baf2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800baf6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	f003 0308 	and.w	r3, r3, #8
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d005      	beq.n	800bb10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800bb04:	4b53      	ldr	r3, [pc, #332]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bb06:	689b      	ldr	r3, [r3, #8]
 800bb08:	4a52      	ldr	r2, [pc, #328]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bb0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800bb0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bb10:	4b50      	ldr	r3, [pc, #320]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bb12:	689b      	ldr	r3, [r3, #8]
 800bb14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	689b      	ldr	r3, [r3, #8]
 800bb1c:	494d      	ldr	r1, [pc, #308]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bb1e:	4313      	orrs	r3, r2
 800bb20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	f003 0301 	and.w	r3, r3, #1
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d044      	beq.n	800bbb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	685b      	ldr	r3, [r3, #4]
 800bb32:	2b01      	cmp	r3, #1
 800bb34:	d107      	bne.n	800bb46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bb36:	4b47      	ldr	r3, [pc, #284]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d119      	bne.n	800bb76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bb42:	2301      	movs	r3, #1
 800bb44:	e07f      	b.n	800bc46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	685b      	ldr	r3, [r3, #4]
 800bb4a:	2b02      	cmp	r3, #2
 800bb4c:	d003      	beq.n	800bb56 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bb52:	2b03      	cmp	r3, #3
 800bb54:	d107      	bne.n	800bb66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bb56:	4b3f      	ldr	r3, [pc, #252]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d109      	bne.n	800bb76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bb62:	2301      	movs	r3, #1
 800bb64:	e06f      	b.n	800bc46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bb66:	4b3b      	ldr	r3, [pc, #236]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f003 0302 	and.w	r3, r3, #2
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d101      	bne.n	800bb76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bb72:	2301      	movs	r3, #1
 800bb74:	e067      	b.n	800bc46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800bb76:	4b37      	ldr	r3, [pc, #220]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bb78:	689b      	ldr	r3, [r3, #8]
 800bb7a:	f023 0203 	bic.w	r2, r3, #3
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	4934      	ldr	r1, [pc, #208]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bb84:	4313      	orrs	r3, r2
 800bb86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800bb88:	f7fd ffb0 	bl	8009aec <HAL_GetTick>
 800bb8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb8e:	e00a      	b.n	800bba6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bb90:	f7fd ffac 	bl	8009aec <HAL_GetTick>
 800bb94:	4602      	mov	r2, r0
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	1ad3      	subs	r3, r2, r3
 800bb9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d901      	bls.n	800bba6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800bba2:	2303      	movs	r3, #3
 800bba4:	e04f      	b.n	800bc46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bba6:	4b2b      	ldr	r3, [pc, #172]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bba8:	689b      	ldr	r3, [r3, #8]
 800bbaa:	f003 020c 	and.w	r2, r3, #12
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	685b      	ldr	r3, [r3, #4]
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	429a      	cmp	r2, r3
 800bbb6:	d1eb      	bne.n	800bb90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bbb8:	4b25      	ldr	r3, [pc, #148]	@ (800bc50 <HAL_RCC_ClockConfig+0x1b8>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f003 0307 	and.w	r3, r3, #7
 800bbc0:	683a      	ldr	r2, [r7, #0]
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	d20c      	bcs.n	800bbe0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bbc6:	4b22      	ldr	r3, [pc, #136]	@ (800bc50 <HAL_RCC_ClockConfig+0x1b8>)
 800bbc8:	683a      	ldr	r2, [r7, #0]
 800bbca:	b2d2      	uxtb	r2, r2
 800bbcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bbce:	4b20      	ldr	r3, [pc, #128]	@ (800bc50 <HAL_RCC_ClockConfig+0x1b8>)
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f003 0307 	and.w	r3, r3, #7
 800bbd6:	683a      	ldr	r2, [r7, #0]
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d001      	beq.n	800bbe0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800bbdc:	2301      	movs	r3, #1
 800bbde:	e032      	b.n	800bc46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	f003 0304 	and.w	r3, r3, #4
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d008      	beq.n	800bbfe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bbec:	4b19      	ldr	r3, [pc, #100]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bbee:	689b      	ldr	r3, [r3, #8]
 800bbf0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	68db      	ldr	r3, [r3, #12]
 800bbf8:	4916      	ldr	r1, [pc, #88]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f003 0308 	and.w	r3, r3, #8
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d009      	beq.n	800bc1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bc0a:	4b12      	ldr	r3, [pc, #72]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bc0c:	689b      	ldr	r3, [r3, #8]
 800bc0e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	691b      	ldr	r3, [r3, #16]
 800bc16:	00db      	lsls	r3, r3, #3
 800bc18:	490e      	ldr	r1, [pc, #56]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800bc1e:	f000 f821 	bl	800bc64 <HAL_RCC_GetSysClockFreq>
 800bc22:	4602      	mov	r2, r0
 800bc24:	4b0b      	ldr	r3, [pc, #44]	@ (800bc54 <HAL_RCC_ClockConfig+0x1bc>)
 800bc26:	689b      	ldr	r3, [r3, #8]
 800bc28:	091b      	lsrs	r3, r3, #4
 800bc2a:	f003 030f 	and.w	r3, r3, #15
 800bc2e:	490a      	ldr	r1, [pc, #40]	@ (800bc58 <HAL_RCC_ClockConfig+0x1c0>)
 800bc30:	5ccb      	ldrb	r3, [r1, r3]
 800bc32:	fa22 f303 	lsr.w	r3, r2, r3
 800bc36:	4a09      	ldr	r2, [pc, #36]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c4>)
 800bc38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800bc3a:	4b09      	ldr	r3, [pc, #36]	@ (800bc60 <HAL_RCC_ClockConfig+0x1c8>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	4618      	mov	r0, r3
 800bc40:	f7fd ff10 	bl	8009a64 <HAL_InitTick>

  return HAL_OK;
 800bc44:	2300      	movs	r3, #0
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3710      	adds	r7, #16
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}
 800bc4e:	bf00      	nop
 800bc50:	40023c00 	.word	0x40023c00
 800bc54:	40023800 	.word	0x40023800
 800bc58:	08012a74 	.word	0x08012a74
 800bc5c:	200000d4 	.word	0x200000d4
 800bc60:	200000d8 	.word	0x200000d8

0800bc64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bc64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc68:	b090      	sub	sp, #64	@ 0x40
 800bc6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800bc70:	2300      	movs	r3, #0
 800bc72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800bc74:	2300      	movs	r3, #0
 800bc76:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800bc78:	2300      	movs	r3, #0
 800bc7a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bc7c:	4b59      	ldr	r3, [pc, #356]	@ (800bde4 <HAL_RCC_GetSysClockFreq+0x180>)
 800bc7e:	689b      	ldr	r3, [r3, #8]
 800bc80:	f003 030c 	and.w	r3, r3, #12
 800bc84:	2b08      	cmp	r3, #8
 800bc86:	d00d      	beq.n	800bca4 <HAL_RCC_GetSysClockFreq+0x40>
 800bc88:	2b08      	cmp	r3, #8
 800bc8a:	f200 80a1 	bhi.w	800bdd0 <HAL_RCC_GetSysClockFreq+0x16c>
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d002      	beq.n	800bc98 <HAL_RCC_GetSysClockFreq+0x34>
 800bc92:	2b04      	cmp	r3, #4
 800bc94:	d003      	beq.n	800bc9e <HAL_RCC_GetSysClockFreq+0x3a>
 800bc96:	e09b      	b.n	800bdd0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800bc98:	4b53      	ldr	r3, [pc, #332]	@ (800bde8 <HAL_RCC_GetSysClockFreq+0x184>)
 800bc9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bc9c:	e09b      	b.n	800bdd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800bc9e:	4b53      	ldr	r3, [pc, #332]	@ (800bdec <HAL_RCC_GetSysClockFreq+0x188>)
 800bca0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bca2:	e098      	b.n	800bdd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bca4:	4b4f      	ldr	r3, [pc, #316]	@ (800bde4 <HAL_RCC_GetSysClockFreq+0x180>)
 800bca6:	685b      	ldr	r3, [r3, #4]
 800bca8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bcac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800bcae:	4b4d      	ldr	r3, [pc, #308]	@ (800bde4 <HAL_RCC_GetSysClockFreq+0x180>)
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d028      	beq.n	800bd0c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bcba:	4b4a      	ldr	r3, [pc, #296]	@ (800bde4 <HAL_RCC_GetSysClockFreq+0x180>)
 800bcbc:	685b      	ldr	r3, [r3, #4]
 800bcbe:	099b      	lsrs	r3, r3, #6
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	623b      	str	r3, [r7, #32]
 800bcc4:	627a      	str	r2, [r7, #36]	@ 0x24
 800bcc6:	6a3b      	ldr	r3, [r7, #32]
 800bcc8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800bccc:	2100      	movs	r1, #0
 800bcce:	4b47      	ldr	r3, [pc, #284]	@ (800bdec <HAL_RCC_GetSysClockFreq+0x188>)
 800bcd0:	fb03 f201 	mul.w	r2, r3, r1
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	fb00 f303 	mul.w	r3, r0, r3
 800bcda:	4413      	add	r3, r2
 800bcdc:	4a43      	ldr	r2, [pc, #268]	@ (800bdec <HAL_RCC_GetSysClockFreq+0x188>)
 800bcde:	fba0 1202 	umull	r1, r2, r0, r2
 800bce2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bce4:	460a      	mov	r2, r1
 800bce6:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bce8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bcea:	4413      	add	r3, r2
 800bcec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bcee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	61bb      	str	r3, [r7, #24]
 800bcf4:	61fa      	str	r2, [r7, #28]
 800bcf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bcfa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bcfe:	f7f5 f813 	bl	8000d28 <__aeabi_uldivmod>
 800bd02:	4602      	mov	r2, r0
 800bd04:	460b      	mov	r3, r1
 800bd06:	4613      	mov	r3, r2
 800bd08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd0a:	e053      	b.n	800bdb4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bd0c:	4b35      	ldr	r3, [pc, #212]	@ (800bde4 <HAL_RCC_GetSysClockFreq+0x180>)
 800bd0e:	685b      	ldr	r3, [r3, #4]
 800bd10:	099b      	lsrs	r3, r3, #6
 800bd12:	2200      	movs	r2, #0
 800bd14:	613b      	str	r3, [r7, #16]
 800bd16:	617a      	str	r2, [r7, #20]
 800bd18:	693b      	ldr	r3, [r7, #16]
 800bd1a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800bd1e:	f04f 0b00 	mov.w	fp, #0
 800bd22:	4652      	mov	r2, sl
 800bd24:	465b      	mov	r3, fp
 800bd26:	f04f 0000 	mov.w	r0, #0
 800bd2a:	f04f 0100 	mov.w	r1, #0
 800bd2e:	0159      	lsls	r1, r3, #5
 800bd30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800bd34:	0150      	lsls	r0, r2, #5
 800bd36:	4602      	mov	r2, r0
 800bd38:	460b      	mov	r3, r1
 800bd3a:	ebb2 080a 	subs.w	r8, r2, sl
 800bd3e:	eb63 090b 	sbc.w	r9, r3, fp
 800bd42:	f04f 0200 	mov.w	r2, #0
 800bd46:	f04f 0300 	mov.w	r3, #0
 800bd4a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800bd4e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800bd52:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800bd56:	ebb2 0408 	subs.w	r4, r2, r8
 800bd5a:	eb63 0509 	sbc.w	r5, r3, r9
 800bd5e:	f04f 0200 	mov.w	r2, #0
 800bd62:	f04f 0300 	mov.w	r3, #0
 800bd66:	00eb      	lsls	r3, r5, #3
 800bd68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bd6c:	00e2      	lsls	r2, r4, #3
 800bd6e:	4614      	mov	r4, r2
 800bd70:	461d      	mov	r5, r3
 800bd72:	eb14 030a 	adds.w	r3, r4, sl
 800bd76:	603b      	str	r3, [r7, #0]
 800bd78:	eb45 030b 	adc.w	r3, r5, fp
 800bd7c:	607b      	str	r3, [r7, #4]
 800bd7e:	f04f 0200 	mov.w	r2, #0
 800bd82:	f04f 0300 	mov.w	r3, #0
 800bd86:	e9d7 4500 	ldrd	r4, r5, [r7]
 800bd8a:	4629      	mov	r1, r5
 800bd8c:	028b      	lsls	r3, r1, #10
 800bd8e:	4621      	mov	r1, r4
 800bd90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800bd94:	4621      	mov	r1, r4
 800bd96:	028a      	lsls	r2, r1, #10
 800bd98:	4610      	mov	r0, r2
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd9e:	2200      	movs	r2, #0
 800bda0:	60bb      	str	r3, [r7, #8]
 800bda2:	60fa      	str	r2, [r7, #12]
 800bda4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bda8:	f7f4 ffbe 	bl	8000d28 <__aeabi_uldivmod>
 800bdac:	4602      	mov	r2, r0
 800bdae:	460b      	mov	r3, r1
 800bdb0:	4613      	mov	r3, r2
 800bdb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800bdb4:	4b0b      	ldr	r3, [pc, #44]	@ (800bde4 <HAL_RCC_GetSysClockFreq+0x180>)
 800bdb6:	685b      	ldr	r3, [r3, #4]
 800bdb8:	0c1b      	lsrs	r3, r3, #16
 800bdba:	f003 0303 	and.w	r3, r3, #3
 800bdbe:	3301      	adds	r3, #1
 800bdc0:	005b      	lsls	r3, r3, #1
 800bdc2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800bdc4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bdc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdcc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bdce:	e002      	b.n	800bdd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800bdd0:	4b05      	ldr	r3, [pc, #20]	@ (800bde8 <HAL_RCC_GetSysClockFreq+0x184>)
 800bdd2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bdd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 800bdd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800bdd8:	4618      	mov	r0, r3
 800bdda:	3740      	adds	r7, #64	@ 0x40
 800bddc:	46bd      	mov	sp, r7
 800bdde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bde2:	bf00      	nop
 800bde4:	40023800 	.word	0x40023800
 800bde8:	00f42400 	.word	0x00f42400
 800bdec:	017d7840 	.word	0x017d7840

0800bdf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bdf4:	4b03      	ldr	r3, [pc, #12]	@ (800be04 <HAL_RCC_GetHCLKFreq+0x14>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr
 800be02:	bf00      	nop
 800be04:	200000d4 	.word	0x200000d4

0800be08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800be0c:	f7ff fff0 	bl	800bdf0 <HAL_RCC_GetHCLKFreq>
 800be10:	4602      	mov	r2, r0
 800be12:	4b05      	ldr	r3, [pc, #20]	@ (800be28 <HAL_RCC_GetPCLK1Freq+0x20>)
 800be14:	689b      	ldr	r3, [r3, #8]
 800be16:	0a9b      	lsrs	r3, r3, #10
 800be18:	f003 0307 	and.w	r3, r3, #7
 800be1c:	4903      	ldr	r1, [pc, #12]	@ (800be2c <HAL_RCC_GetPCLK1Freq+0x24>)
 800be1e:	5ccb      	ldrb	r3, [r1, r3]
 800be20:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be24:	4618      	mov	r0, r3
 800be26:	bd80      	pop	{r7, pc}
 800be28:	40023800 	.word	0x40023800
 800be2c:	08012a84 	.word	0x08012a84

0800be30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800be34:	f7ff ffdc 	bl	800bdf0 <HAL_RCC_GetHCLKFreq>
 800be38:	4602      	mov	r2, r0
 800be3a:	4b05      	ldr	r3, [pc, #20]	@ (800be50 <HAL_RCC_GetPCLK2Freq+0x20>)
 800be3c:	689b      	ldr	r3, [r3, #8]
 800be3e:	0b5b      	lsrs	r3, r3, #13
 800be40:	f003 0307 	and.w	r3, r3, #7
 800be44:	4903      	ldr	r1, [pc, #12]	@ (800be54 <HAL_RCC_GetPCLK2Freq+0x24>)
 800be46:	5ccb      	ldrb	r3, [r1, r3]
 800be48:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	bd80      	pop	{r7, pc}
 800be50:	40023800 	.word	0x40023800
 800be54:	08012a84 	.word	0x08012a84

0800be58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b082      	sub	sp, #8
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d101      	bne.n	800be6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800be66:	2301      	movs	r3, #1
 800be68:	e041      	b.n	800beee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800be70:	b2db      	uxtb	r3, r3
 800be72:	2b00      	cmp	r3, #0
 800be74:	d106      	bne.n	800be84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2200      	movs	r2, #0
 800be7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f7fc feb2 	bl	8008be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2202      	movs	r2, #2
 800be88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681a      	ldr	r2, [r3, #0]
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	3304      	adds	r3, #4
 800be94:	4619      	mov	r1, r3
 800be96:	4610      	mov	r0, r2
 800be98:	f000 fc76 	bl	800c788 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2201      	movs	r2, #1
 800bea0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2201      	movs	r2, #1
 800bea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2201      	movs	r2, #1
 800beb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2201      	movs	r2, #1
 800beb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2201      	movs	r2, #1
 800bec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2201      	movs	r2, #1
 800bec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2201      	movs	r2, #1
 800bed0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2201      	movs	r2, #1
 800bed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2201      	movs	r2, #1
 800bee0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2201      	movs	r2, #1
 800bee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800beec:	2300      	movs	r3, #0
}
 800beee:	4618      	mov	r0, r3
 800bef0:	3708      	adds	r7, #8
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}
	...

0800bef8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bef8:	b480      	push	{r7}
 800befa:	b085      	sub	sp, #20
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf06:	b2db      	uxtb	r3, r3
 800bf08:	2b01      	cmp	r3, #1
 800bf0a:	d001      	beq.n	800bf10 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	e046      	b.n	800bf9e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2202      	movs	r2, #2
 800bf14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	4a23      	ldr	r2, [pc, #140]	@ (800bfac <HAL_TIM_Base_Start+0xb4>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d022      	beq.n	800bf68 <HAL_TIM_Base_Start+0x70>
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf2a:	d01d      	beq.n	800bf68 <HAL_TIM_Base_Start+0x70>
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	4a1f      	ldr	r2, [pc, #124]	@ (800bfb0 <HAL_TIM_Base_Start+0xb8>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d018      	beq.n	800bf68 <HAL_TIM_Base_Start+0x70>
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	4a1e      	ldr	r2, [pc, #120]	@ (800bfb4 <HAL_TIM_Base_Start+0xbc>)
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	d013      	beq.n	800bf68 <HAL_TIM_Base_Start+0x70>
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	4a1c      	ldr	r2, [pc, #112]	@ (800bfb8 <HAL_TIM_Base_Start+0xc0>)
 800bf46:	4293      	cmp	r3, r2
 800bf48:	d00e      	beq.n	800bf68 <HAL_TIM_Base_Start+0x70>
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	4a1b      	ldr	r2, [pc, #108]	@ (800bfbc <HAL_TIM_Base_Start+0xc4>)
 800bf50:	4293      	cmp	r3, r2
 800bf52:	d009      	beq.n	800bf68 <HAL_TIM_Base_Start+0x70>
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	4a19      	ldr	r2, [pc, #100]	@ (800bfc0 <HAL_TIM_Base_Start+0xc8>)
 800bf5a:	4293      	cmp	r3, r2
 800bf5c:	d004      	beq.n	800bf68 <HAL_TIM_Base_Start+0x70>
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	4a18      	ldr	r2, [pc, #96]	@ (800bfc4 <HAL_TIM_Base_Start+0xcc>)
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d111      	bne.n	800bf8c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	689b      	ldr	r3, [r3, #8]
 800bf6e:	f003 0307 	and.w	r3, r3, #7
 800bf72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2b06      	cmp	r3, #6
 800bf78:	d010      	beq.n	800bf9c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	681a      	ldr	r2, [r3, #0]
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f042 0201 	orr.w	r2, r2, #1
 800bf88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf8a:	e007      	b.n	800bf9c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	681a      	ldr	r2, [r3, #0]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f042 0201 	orr.w	r2, r2, #1
 800bf9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bf9c:	2300      	movs	r3, #0
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	3714      	adds	r7, #20
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa8:	4770      	bx	lr
 800bfaa:	bf00      	nop
 800bfac:	40010000 	.word	0x40010000
 800bfb0:	40000400 	.word	0x40000400
 800bfb4:	40000800 	.word	0x40000800
 800bfb8:	40000c00 	.word	0x40000c00
 800bfbc:	40010400 	.word	0x40010400
 800bfc0:	40014000 	.word	0x40014000
 800bfc4:	40001800 	.word	0x40001800

0800bfc8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b082      	sub	sp, #8
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d101      	bne.n	800bfda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	e041      	b.n	800c05e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bfe0:	b2db      	uxtb	r3, r3
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d106      	bne.n	800bff4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2200      	movs	r2, #0
 800bfea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bfee:	6878      	ldr	r0, [r7, #4]
 800bff0:	f000 f839 	bl	800c066 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	2202      	movs	r2, #2
 800bff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681a      	ldr	r2, [r3, #0]
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	3304      	adds	r3, #4
 800c004:	4619      	mov	r1, r3
 800c006:	4610      	mov	r0, r2
 800c008:	f000 fbbe 	bl	800c788 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2201      	movs	r2, #1
 800c010:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2201      	movs	r2, #1
 800c018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2201      	movs	r2, #1
 800c020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2201      	movs	r2, #1
 800c028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2201      	movs	r2, #1
 800c030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	2201      	movs	r2, #1
 800c038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2201      	movs	r2, #1
 800c040:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2201      	movs	r2, #1
 800c048:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2201      	movs	r2, #1
 800c050:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2201      	movs	r2, #1
 800c058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c05c:	2300      	movs	r3, #0
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3708      	adds	r7, #8
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}

0800c066 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c066:	b480      	push	{r7}
 800c068:	b083      	sub	sp, #12
 800c06a:	af00      	add	r7, sp, #0
 800c06c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c06e:	bf00      	nop
 800c070:	370c      	adds	r7, #12
 800c072:	46bd      	mov	sp, r7
 800c074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c078:	4770      	bx	lr
	...

0800c07c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b084      	sub	sp, #16
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
 800c084:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d109      	bne.n	800c0a0 <HAL_TIM_PWM_Start+0x24>
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c092:	b2db      	uxtb	r3, r3
 800c094:	2b01      	cmp	r3, #1
 800c096:	bf14      	ite	ne
 800c098:	2301      	movne	r3, #1
 800c09a:	2300      	moveq	r3, #0
 800c09c:	b2db      	uxtb	r3, r3
 800c09e:	e022      	b.n	800c0e6 <HAL_TIM_PWM_Start+0x6a>
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	2b04      	cmp	r3, #4
 800c0a4:	d109      	bne.n	800c0ba <HAL_TIM_PWM_Start+0x3e>
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c0ac:	b2db      	uxtb	r3, r3
 800c0ae:	2b01      	cmp	r3, #1
 800c0b0:	bf14      	ite	ne
 800c0b2:	2301      	movne	r3, #1
 800c0b4:	2300      	moveq	r3, #0
 800c0b6:	b2db      	uxtb	r3, r3
 800c0b8:	e015      	b.n	800c0e6 <HAL_TIM_PWM_Start+0x6a>
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	2b08      	cmp	r3, #8
 800c0be:	d109      	bne.n	800c0d4 <HAL_TIM_PWM_Start+0x58>
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c0c6:	b2db      	uxtb	r3, r3
 800c0c8:	2b01      	cmp	r3, #1
 800c0ca:	bf14      	ite	ne
 800c0cc:	2301      	movne	r3, #1
 800c0ce:	2300      	moveq	r3, #0
 800c0d0:	b2db      	uxtb	r3, r3
 800c0d2:	e008      	b.n	800c0e6 <HAL_TIM_PWM_Start+0x6a>
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c0da:	b2db      	uxtb	r3, r3
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	bf14      	ite	ne
 800c0e0:	2301      	movne	r3, #1
 800c0e2:	2300      	moveq	r3, #0
 800c0e4:	b2db      	uxtb	r3, r3
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d001      	beq.n	800c0ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	e07c      	b.n	800c1e8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d104      	bne.n	800c0fe <HAL_TIM_PWM_Start+0x82>
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	2202      	movs	r2, #2
 800c0f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c0fc:	e013      	b.n	800c126 <HAL_TIM_PWM_Start+0xaa>
 800c0fe:	683b      	ldr	r3, [r7, #0]
 800c100:	2b04      	cmp	r3, #4
 800c102:	d104      	bne.n	800c10e <HAL_TIM_PWM_Start+0x92>
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2202      	movs	r2, #2
 800c108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c10c:	e00b      	b.n	800c126 <HAL_TIM_PWM_Start+0xaa>
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	2b08      	cmp	r3, #8
 800c112:	d104      	bne.n	800c11e <HAL_TIM_PWM_Start+0xa2>
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2202      	movs	r2, #2
 800c118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c11c:	e003      	b.n	800c126 <HAL_TIM_PWM_Start+0xaa>
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	2202      	movs	r2, #2
 800c122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	2201      	movs	r2, #1
 800c12c:	6839      	ldr	r1, [r7, #0]
 800c12e:	4618      	mov	r0, r3
 800c130:	f000 fe20 	bl	800cd74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	4a2d      	ldr	r2, [pc, #180]	@ (800c1f0 <HAL_TIM_PWM_Start+0x174>)
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d004      	beq.n	800c148 <HAL_TIM_PWM_Start+0xcc>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	4a2c      	ldr	r2, [pc, #176]	@ (800c1f4 <HAL_TIM_PWM_Start+0x178>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d101      	bne.n	800c14c <HAL_TIM_PWM_Start+0xd0>
 800c148:	2301      	movs	r3, #1
 800c14a:	e000      	b.n	800c14e <HAL_TIM_PWM_Start+0xd2>
 800c14c:	2300      	movs	r3, #0
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d007      	beq.n	800c162 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c160:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	4a22      	ldr	r2, [pc, #136]	@ (800c1f0 <HAL_TIM_PWM_Start+0x174>)
 800c168:	4293      	cmp	r3, r2
 800c16a:	d022      	beq.n	800c1b2 <HAL_TIM_PWM_Start+0x136>
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c174:	d01d      	beq.n	800c1b2 <HAL_TIM_PWM_Start+0x136>
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	4a1f      	ldr	r2, [pc, #124]	@ (800c1f8 <HAL_TIM_PWM_Start+0x17c>)
 800c17c:	4293      	cmp	r3, r2
 800c17e:	d018      	beq.n	800c1b2 <HAL_TIM_PWM_Start+0x136>
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	4a1d      	ldr	r2, [pc, #116]	@ (800c1fc <HAL_TIM_PWM_Start+0x180>)
 800c186:	4293      	cmp	r3, r2
 800c188:	d013      	beq.n	800c1b2 <HAL_TIM_PWM_Start+0x136>
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	4a1c      	ldr	r2, [pc, #112]	@ (800c200 <HAL_TIM_PWM_Start+0x184>)
 800c190:	4293      	cmp	r3, r2
 800c192:	d00e      	beq.n	800c1b2 <HAL_TIM_PWM_Start+0x136>
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	4a16      	ldr	r2, [pc, #88]	@ (800c1f4 <HAL_TIM_PWM_Start+0x178>)
 800c19a:	4293      	cmp	r3, r2
 800c19c:	d009      	beq.n	800c1b2 <HAL_TIM_PWM_Start+0x136>
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	4a18      	ldr	r2, [pc, #96]	@ (800c204 <HAL_TIM_PWM_Start+0x188>)
 800c1a4:	4293      	cmp	r3, r2
 800c1a6:	d004      	beq.n	800c1b2 <HAL_TIM_PWM_Start+0x136>
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	4a16      	ldr	r2, [pc, #88]	@ (800c208 <HAL_TIM_PWM_Start+0x18c>)
 800c1ae:	4293      	cmp	r3, r2
 800c1b0:	d111      	bne.n	800c1d6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	689b      	ldr	r3, [r3, #8]
 800c1b8:	f003 0307 	and.w	r3, r3, #7
 800c1bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	2b06      	cmp	r3, #6
 800c1c2:	d010      	beq.n	800c1e6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	681a      	ldr	r2, [r3, #0]
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f042 0201 	orr.w	r2, r2, #1
 800c1d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1d4:	e007      	b.n	800c1e6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	681a      	ldr	r2, [r3, #0]
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f042 0201 	orr.w	r2, r2, #1
 800c1e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c1e6:	2300      	movs	r3, #0
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3710      	adds	r7, #16
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	40010000 	.word	0x40010000
 800c1f4:	40010400 	.word	0x40010400
 800c1f8:	40000400 	.word	0x40000400
 800c1fc:	40000800 	.word	0x40000800
 800c200:	40000c00 	.word	0x40000c00
 800c204:	40014000 	.word	0x40014000
 800c208:	40001800 	.word	0x40001800

0800c20c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b086      	sub	sp, #24
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
 800c214:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d101      	bne.n	800c220 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c21c:	2301      	movs	r3, #1
 800c21e:	e097      	b.n	800c350 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c226:	b2db      	uxtb	r3, r3
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d106      	bne.n	800c23a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2200      	movs	r2, #0
 800c230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f7fc fbcf 	bl	80089d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2202      	movs	r2, #2
 800c23e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	689b      	ldr	r3, [r3, #8]
 800c248:	687a      	ldr	r2, [r7, #4]
 800c24a:	6812      	ldr	r2, [r2, #0]
 800c24c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c250:	f023 0307 	bic.w	r3, r3, #7
 800c254:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681a      	ldr	r2, [r3, #0]
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	3304      	adds	r3, #4
 800c25e:	4619      	mov	r1, r3
 800c260:	4610      	mov	r0, r2
 800c262:	f000 fa91 	bl	800c788 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	689b      	ldr	r3, [r3, #8]
 800c26c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	699b      	ldr	r3, [r3, #24]
 800c274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	6a1b      	ldr	r3, [r3, #32]
 800c27c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c27e:	683b      	ldr	r3, [r7, #0]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	697a      	ldr	r2, [r7, #20]
 800c284:	4313      	orrs	r3, r2
 800c286:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c28e:	f023 0303 	bic.w	r3, r3, #3
 800c292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c294:	683b      	ldr	r3, [r7, #0]
 800c296:	689a      	ldr	r2, [r3, #8]
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	699b      	ldr	r3, [r3, #24]
 800c29c:	021b      	lsls	r3, r3, #8
 800c29e:	4313      	orrs	r3, r2
 800c2a0:	693a      	ldr	r2, [r7, #16]
 800c2a2:	4313      	orrs	r3, r2
 800c2a4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800c2ac:	f023 030c 	bic.w	r3, r3, #12
 800c2b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c2b2:	693b      	ldr	r3, [r7, #16]
 800c2b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c2b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c2bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	68da      	ldr	r2, [r3, #12]
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	69db      	ldr	r3, [r3, #28]
 800c2c6:	021b      	lsls	r3, r3, #8
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	693a      	ldr	r2, [r7, #16]
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	691b      	ldr	r3, [r3, #16]
 800c2d4:	011a      	lsls	r2, r3, #4
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	6a1b      	ldr	r3, [r3, #32]
 800c2da:	031b      	lsls	r3, r3, #12
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	693a      	ldr	r2, [r7, #16]
 800c2e0:	4313      	orrs	r3, r2
 800c2e2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800c2ea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800c2f2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	685a      	ldr	r2, [r3, #4]
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	695b      	ldr	r3, [r3, #20]
 800c2fc:	011b      	lsls	r3, r3, #4
 800c2fe:	4313      	orrs	r3, r2
 800c300:	68fa      	ldr	r2, [r7, #12]
 800c302:	4313      	orrs	r3, r2
 800c304:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	697a      	ldr	r2, [r7, #20]
 800c30c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	693a      	ldr	r2, [r7, #16]
 800c314:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	68fa      	ldr	r2, [r7, #12]
 800c31c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2201      	movs	r2, #1
 800c322:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2201      	movs	r2, #1
 800c32a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2201      	movs	r2, #1
 800c332:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2201      	movs	r2, #1
 800c33a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2201      	movs	r2, #1
 800c342:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2201      	movs	r2, #1
 800c34a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c34e:	2300      	movs	r3, #0
}
 800c350:	4618      	mov	r0, r3
 800c352:	3718      	adds	r7, #24
 800c354:	46bd      	mov	sp, r7
 800c356:	bd80      	pop	{r7, pc}

0800c358 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c358:	b580      	push	{r7, lr}
 800c35a:	b084      	sub	sp, #16
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
 800c360:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c368:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c370:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c378:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c380:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d110      	bne.n	800c3aa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c388:	7bfb      	ldrb	r3, [r7, #15]
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	d102      	bne.n	800c394 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800c38e:	7b7b      	ldrb	r3, [r7, #13]
 800c390:	2b01      	cmp	r3, #1
 800c392:	d001      	beq.n	800c398 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	e069      	b.n	800c46c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2202      	movs	r2, #2
 800c39c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2202      	movs	r2, #2
 800c3a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c3a8:	e031      	b.n	800c40e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	2b04      	cmp	r3, #4
 800c3ae:	d110      	bne.n	800c3d2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c3b0:	7bbb      	ldrb	r3, [r7, #14]
 800c3b2:	2b01      	cmp	r3, #1
 800c3b4:	d102      	bne.n	800c3bc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c3b6:	7b3b      	ldrb	r3, [r7, #12]
 800c3b8:	2b01      	cmp	r3, #1
 800c3ba:	d001      	beq.n	800c3c0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800c3bc:	2301      	movs	r3, #1
 800c3be:	e055      	b.n	800c46c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2202      	movs	r2, #2
 800c3c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2202      	movs	r2, #2
 800c3cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c3d0:	e01d      	b.n	800c40e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c3d2:	7bfb      	ldrb	r3, [r7, #15]
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	d108      	bne.n	800c3ea <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c3d8:	7bbb      	ldrb	r3, [r7, #14]
 800c3da:	2b01      	cmp	r3, #1
 800c3dc:	d105      	bne.n	800c3ea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c3de:	7b7b      	ldrb	r3, [r7, #13]
 800c3e0:	2b01      	cmp	r3, #1
 800c3e2:	d102      	bne.n	800c3ea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c3e4:	7b3b      	ldrb	r3, [r7, #12]
 800c3e6:	2b01      	cmp	r3, #1
 800c3e8:	d001      	beq.n	800c3ee <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800c3ea:	2301      	movs	r3, #1
 800c3ec:	e03e      	b.n	800c46c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	2202      	movs	r2, #2
 800c3f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2202      	movs	r2, #2
 800c3fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2202      	movs	r2, #2
 800c402:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2202      	movs	r2, #2
 800c40a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d003      	beq.n	800c41c <HAL_TIM_Encoder_Start+0xc4>
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	2b04      	cmp	r3, #4
 800c418:	d008      	beq.n	800c42c <HAL_TIM_Encoder_Start+0xd4>
 800c41a:	e00f      	b.n	800c43c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	2201      	movs	r2, #1
 800c422:	2100      	movs	r1, #0
 800c424:	4618      	mov	r0, r3
 800c426:	f000 fca5 	bl	800cd74 <TIM_CCxChannelCmd>
      break;
 800c42a:	e016      	b.n	800c45a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	2201      	movs	r2, #1
 800c432:	2104      	movs	r1, #4
 800c434:	4618      	mov	r0, r3
 800c436:	f000 fc9d 	bl	800cd74 <TIM_CCxChannelCmd>
      break;
 800c43a:	e00e      	b.n	800c45a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	2201      	movs	r2, #1
 800c442:	2100      	movs	r1, #0
 800c444:	4618      	mov	r0, r3
 800c446:	f000 fc95 	bl	800cd74 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	2201      	movs	r2, #1
 800c450:	2104      	movs	r1, #4
 800c452:	4618      	mov	r0, r3
 800c454:	f000 fc8e 	bl	800cd74 <TIM_CCxChannelCmd>
      break;
 800c458:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	681a      	ldr	r2, [r3, #0]
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	f042 0201 	orr.w	r2, r2, #1
 800c468:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c46a:	2300      	movs	r3, #0
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3710      	adds	r7, #16
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}

0800c474 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b086      	sub	sp, #24
 800c478:	af00      	add	r7, sp, #0
 800c47a:	60f8      	str	r0, [r7, #12]
 800c47c:	60b9      	str	r1, [r7, #8]
 800c47e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c480:	2300      	movs	r3, #0
 800c482:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c48a:	2b01      	cmp	r3, #1
 800c48c:	d101      	bne.n	800c492 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c48e:	2302      	movs	r3, #2
 800c490:	e0ae      	b.n	800c5f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2201      	movs	r2, #1
 800c496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	2b0c      	cmp	r3, #12
 800c49e:	f200 809f 	bhi.w	800c5e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c4a2:	a201      	add	r2, pc, #4	@ (adr r2, 800c4a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4a8:	0800c4dd 	.word	0x0800c4dd
 800c4ac:	0800c5e1 	.word	0x0800c5e1
 800c4b0:	0800c5e1 	.word	0x0800c5e1
 800c4b4:	0800c5e1 	.word	0x0800c5e1
 800c4b8:	0800c51d 	.word	0x0800c51d
 800c4bc:	0800c5e1 	.word	0x0800c5e1
 800c4c0:	0800c5e1 	.word	0x0800c5e1
 800c4c4:	0800c5e1 	.word	0x0800c5e1
 800c4c8:	0800c55f 	.word	0x0800c55f
 800c4cc:	0800c5e1 	.word	0x0800c5e1
 800c4d0:	0800c5e1 	.word	0x0800c5e1
 800c4d4:	0800c5e1 	.word	0x0800c5e1
 800c4d8:	0800c59f 	.word	0x0800c59f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	68b9      	ldr	r1, [r7, #8]
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	f000 f9fc 	bl	800c8e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	699a      	ldr	r2, [r3, #24]
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	f042 0208 	orr.w	r2, r2, #8
 800c4f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	699a      	ldr	r2, [r3, #24]
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	f022 0204 	bic.w	r2, r2, #4
 800c506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	6999      	ldr	r1, [r3, #24]
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	691a      	ldr	r2, [r3, #16]
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	430a      	orrs	r2, r1
 800c518:	619a      	str	r2, [r3, #24]
      break;
 800c51a:	e064      	b.n	800c5e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	68b9      	ldr	r1, [r7, #8]
 800c522:	4618      	mov	r0, r3
 800c524:	f000 fa4c 	bl	800c9c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	699a      	ldr	r2, [r3, #24]
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c536:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	699a      	ldr	r2, [r3, #24]
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c546:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	6999      	ldr	r1, [r3, #24]
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	691b      	ldr	r3, [r3, #16]
 800c552:	021a      	lsls	r2, r3, #8
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	430a      	orrs	r2, r1
 800c55a:	619a      	str	r2, [r3, #24]
      break;
 800c55c:	e043      	b.n	800c5e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	68b9      	ldr	r1, [r7, #8]
 800c564:	4618      	mov	r0, r3
 800c566:	f000 faa1 	bl	800caac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	69da      	ldr	r2, [r3, #28]
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	f042 0208 	orr.w	r2, r2, #8
 800c578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	69da      	ldr	r2, [r3, #28]
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f022 0204 	bic.w	r2, r2, #4
 800c588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	69d9      	ldr	r1, [r3, #28]
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	691a      	ldr	r2, [r3, #16]
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	430a      	orrs	r2, r1
 800c59a:	61da      	str	r2, [r3, #28]
      break;
 800c59c:	e023      	b.n	800c5e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	68b9      	ldr	r1, [r7, #8]
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f000 faf5 	bl	800cb94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	69da      	ldr	r2, [r3, #28]
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c5b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	69da      	ldr	r2, [r3, #28]
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c5c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	69d9      	ldr	r1, [r3, #28]
 800c5d0:	68bb      	ldr	r3, [r7, #8]
 800c5d2:	691b      	ldr	r3, [r3, #16]
 800c5d4:	021a      	lsls	r2, r3, #8
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	430a      	orrs	r2, r1
 800c5dc:	61da      	str	r2, [r3, #28]
      break;
 800c5de:	e002      	b.n	800c5e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	75fb      	strb	r3, [r7, #23]
      break;
 800c5e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c5ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	3718      	adds	r7, #24
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	bd80      	pop	{r7, pc}

0800c5f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b084      	sub	sp, #16
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
 800c600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c602:	2300      	movs	r3, #0
 800c604:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c60c:	2b01      	cmp	r3, #1
 800c60e:	d101      	bne.n	800c614 <HAL_TIM_ConfigClockSource+0x1c>
 800c610:	2302      	movs	r3, #2
 800c612:	e0b4      	b.n	800c77e <HAL_TIM_ConfigClockSource+0x186>
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2201      	movs	r2, #1
 800c618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2202      	movs	r2, #2
 800c620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	689b      	ldr	r3, [r3, #8]
 800c62a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c62c:	68bb      	ldr	r3, [r7, #8]
 800c62e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c632:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c634:	68bb      	ldr	r3, [r7, #8]
 800c636:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c63a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	68ba      	ldr	r2, [r7, #8]
 800c642:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c644:	683b      	ldr	r3, [r7, #0]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c64c:	d03e      	beq.n	800c6cc <HAL_TIM_ConfigClockSource+0xd4>
 800c64e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c652:	f200 8087 	bhi.w	800c764 <HAL_TIM_ConfigClockSource+0x16c>
 800c656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c65a:	f000 8086 	beq.w	800c76a <HAL_TIM_ConfigClockSource+0x172>
 800c65e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c662:	d87f      	bhi.n	800c764 <HAL_TIM_ConfigClockSource+0x16c>
 800c664:	2b70      	cmp	r3, #112	@ 0x70
 800c666:	d01a      	beq.n	800c69e <HAL_TIM_ConfigClockSource+0xa6>
 800c668:	2b70      	cmp	r3, #112	@ 0x70
 800c66a:	d87b      	bhi.n	800c764 <HAL_TIM_ConfigClockSource+0x16c>
 800c66c:	2b60      	cmp	r3, #96	@ 0x60
 800c66e:	d050      	beq.n	800c712 <HAL_TIM_ConfigClockSource+0x11a>
 800c670:	2b60      	cmp	r3, #96	@ 0x60
 800c672:	d877      	bhi.n	800c764 <HAL_TIM_ConfigClockSource+0x16c>
 800c674:	2b50      	cmp	r3, #80	@ 0x50
 800c676:	d03c      	beq.n	800c6f2 <HAL_TIM_ConfigClockSource+0xfa>
 800c678:	2b50      	cmp	r3, #80	@ 0x50
 800c67a:	d873      	bhi.n	800c764 <HAL_TIM_ConfigClockSource+0x16c>
 800c67c:	2b40      	cmp	r3, #64	@ 0x40
 800c67e:	d058      	beq.n	800c732 <HAL_TIM_ConfigClockSource+0x13a>
 800c680:	2b40      	cmp	r3, #64	@ 0x40
 800c682:	d86f      	bhi.n	800c764 <HAL_TIM_ConfigClockSource+0x16c>
 800c684:	2b30      	cmp	r3, #48	@ 0x30
 800c686:	d064      	beq.n	800c752 <HAL_TIM_ConfigClockSource+0x15a>
 800c688:	2b30      	cmp	r3, #48	@ 0x30
 800c68a:	d86b      	bhi.n	800c764 <HAL_TIM_ConfigClockSource+0x16c>
 800c68c:	2b20      	cmp	r3, #32
 800c68e:	d060      	beq.n	800c752 <HAL_TIM_ConfigClockSource+0x15a>
 800c690:	2b20      	cmp	r3, #32
 800c692:	d867      	bhi.n	800c764 <HAL_TIM_ConfigClockSource+0x16c>
 800c694:	2b00      	cmp	r3, #0
 800c696:	d05c      	beq.n	800c752 <HAL_TIM_ConfigClockSource+0x15a>
 800c698:	2b10      	cmp	r3, #16
 800c69a:	d05a      	beq.n	800c752 <HAL_TIM_ConfigClockSource+0x15a>
 800c69c:	e062      	b.n	800c764 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c6ae:	f000 fb41 	bl	800cd34 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	689b      	ldr	r3, [r3, #8]
 800c6b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c6c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	68ba      	ldr	r2, [r7, #8]
 800c6c8:	609a      	str	r2, [r3, #8]
      break;
 800c6ca:	e04f      	b.n	800c76c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c6d8:	683b      	ldr	r3, [r7, #0]
 800c6da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c6dc:	f000 fb2a 	bl	800cd34 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	689a      	ldr	r2, [r3, #8]
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c6ee:	609a      	str	r2, [r3, #8]
      break;
 800c6f0:	e03c      	b.n	800c76c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6fe:	461a      	mov	r2, r3
 800c700:	f000 fa9e 	bl	800cc40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	2150      	movs	r1, #80	@ 0x50
 800c70a:	4618      	mov	r0, r3
 800c70c:	f000 faf7 	bl	800ccfe <TIM_ITRx_SetConfig>
      break;
 800c710:	e02c      	b.n	800c76c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c71a:	683b      	ldr	r3, [r7, #0]
 800c71c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c71e:	461a      	mov	r2, r3
 800c720:	f000 fabd 	bl	800cc9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	2160      	movs	r1, #96	@ 0x60
 800c72a:	4618      	mov	r0, r3
 800c72c:	f000 fae7 	bl	800ccfe <TIM_ITRx_SetConfig>
      break;
 800c730:	e01c      	b.n	800c76c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c73e:	461a      	mov	r2, r3
 800c740:	f000 fa7e 	bl	800cc40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	2140      	movs	r1, #64	@ 0x40
 800c74a:	4618      	mov	r0, r3
 800c74c:	f000 fad7 	bl	800ccfe <TIM_ITRx_SetConfig>
      break;
 800c750:	e00c      	b.n	800c76c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681a      	ldr	r2, [r3, #0]
 800c756:	683b      	ldr	r3, [r7, #0]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	4619      	mov	r1, r3
 800c75c:	4610      	mov	r0, r2
 800c75e:	f000 face 	bl	800ccfe <TIM_ITRx_SetConfig>
      break;
 800c762:	e003      	b.n	800c76c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c764:	2301      	movs	r3, #1
 800c766:	73fb      	strb	r3, [r7, #15]
      break;
 800c768:	e000      	b.n	800c76c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c76a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2201      	movs	r2, #1
 800c770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2200      	movs	r2, #0
 800c778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c77c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3710      	adds	r7, #16
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}
	...

0800c788 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c788:	b480      	push	{r7}
 800c78a:	b085      	sub	sp, #20
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
 800c790:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	4a46      	ldr	r2, [pc, #280]	@ (800c8b4 <TIM_Base_SetConfig+0x12c>)
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d013      	beq.n	800c7c8 <TIM_Base_SetConfig+0x40>
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7a6:	d00f      	beq.n	800c7c8 <TIM_Base_SetConfig+0x40>
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	4a43      	ldr	r2, [pc, #268]	@ (800c8b8 <TIM_Base_SetConfig+0x130>)
 800c7ac:	4293      	cmp	r3, r2
 800c7ae:	d00b      	beq.n	800c7c8 <TIM_Base_SetConfig+0x40>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	4a42      	ldr	r2, [pc, #264]	@ (800c8bc <TIM_Base_SetConfig+0x134>)
 800c7b4:	4293      	cmp	r3, r2
 800c7b6:	d007      	beq.n	800c7c8 <TIM_Base_SetConfig+0x40>
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	4a41      	ldr	r2, [pc, #260]	@ (800c8c0 <TIM_Base_SetConfig+0x138>)
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	d003      	beq.n	800c7c8 <TIM_Base_SetConfig+0x40>
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	4a40      	ldr	r2, [pc, #256]	@ (800c8c4 <TIM_Base_SetConfig+0x13c>)
 800c7c4:	4293      	cmp	r3, r2
 800c7c6:	d108      	bne.n	800c7da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	68fa      	ldr	r2, [r7, #12]
 800c7d6:	4313      	orrs	r3, r2
 800c7d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	4a35      	ldr	r2, [pc, #212]	@ (800c8b4 <TIM_Base_SetConfig+0x12c>)
 800c7de:	4293      	cmp	r3, r2
 800c7e0:	d02b      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7e8:	d027      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	4a32      	ldr	r2, [pc, #200]	@ (800c8b8 <TIM_Base_SetConfig+0x130>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d023      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	4a31      	ldr	r2, [pc, #196]	@ (800c8bc <TIM_Base_SetConfig+0x134>)
 800c7f6:	4293      	cmp	r3, r2
 800c7f8:	d01f      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	4a30      	ldr	r2, [pc, #192]	@ (800c8c0 <TIM_Base_SetConfig+0x138>)
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d01b      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	4a2f      	ldr	r2, [pc, #188]	@ (800c8c4 <TIM_Base_SetConfig+0x13c>)
 800c806:	4293      	cmp	r3, r2
 800c808:	d017      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	4a2e      	ldr	r2, [pc, #184]	@ (800c8c8 <TIM_Base_SetConfig+0x140>)
 800c80e:	4293      	cmp	r3, r2
 800c810:	d013      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	4a2d      	ldr	r2, [pc, #180]	@ (800c8cc <TIM_Base_SetConfig+0x144>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d00f      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	4a2c      	ldr	r2, [pc, #176]	@ (800c8d0 <TIM_Base_SetConfig+0x148>)
 800c81e:	4293      	cmp	r3, r2
 800c820:	d00b      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	4a2b      	ldr	r2, [pc, #172]	@ (800c8d4 <TIM_Base_SetConfig+0x14c>)
 800c826:	4293      	cmp	r3, r2
 800c828:	d007      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	4a2a      	ldr	r2, [pc, #168]	@ (800c8d8 <TIM_Base_SetConfig+0x150>)
 800c82e:	4293      	cmp	r3, r2
 800c830:	d003      	beq.n	800c83a <TIM_Base_SetConfig+0xb2>
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	4a29      	ldr	r2, [pc, #164]	@ (800c8dc <TIM_Base_SetConfig+0x154>)
 800c836:	4293      	cmp	r3, r2
 800c838:	d108      	bne.n	800c84c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c840:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	68db      	ldr	r3, [r3, #12]
 800c846:	68fa      	ldr	r2, [r7, #12]
 800c848:	4313      	orrs	r3, r2
 800c84a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	695b      	ldr	r3, [r3, #20]
 800c856:	4313      	orrs	r3, r2
 800c858:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	68fa      	ldr	r2, [r7, #12]
 800c85e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	689a      	ldr	r2, [r3, #8]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	681a      	ldr	r2, [r3, #0]
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	4a10      	ldr	r2, [pc, #64]	@ (800c8b4 <TIM_Base_SetConfig+0x12c>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d003      	beq.n	800c880 <TIM_Base_SetConfig+0xf8>
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	4a12      	ldr	r2, [pc, #72]	@ (800c8c4 <TIM_Base_SetConfig+0x13c>)
 800c87c:	4293      	cmp	r3, r2
 800c87e:	d103      	bne.n	800c888 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	691a      	ldr	r2, [r3, #16]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2201      	movs	r2, #1
 800c88c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	691b      	ldr	r3, [r3, #16]
 800c892:	f003 0301 	and.w	r3, r3, #1
 800c896:	2b01      	cmp	r3, #1
 800c898:	d105      	bne.n	800c8a6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	691b      	ldr	r3, [r3, #16]
 800c89e:	f023 0201 	bic.w	r2, r3, #1
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	611a      	str	r2, [r3, #16]
  }
}
 800c8a6:	bf00      	nop
 800c8a8:	3714      	adds	r7, #20
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b0:	4770      	bx	lr
 800c8b2:	bf00      	nop
 800c8b4:	40010000 	.word	0x40010000
 800c8b8:	40000400 	.word	0x40000400
 800c8bc:	40000800 	.word	0x40000800
 800c8c0:	40000c00 	.word	0x40000c00
 800c8c4:	40010400 	.word	0x40010400
 800c8c8:	40014000 	.word	0x40014000
 800c8cc:	40014400 	.word	0x40014400
 800c8d0:	40014800 	.word	0x40014800
 800c8d4:	40001800 	.word	0x40001800
 800c8d8:	40001c00 	.word	0x40001c00
 800c8dc:	40002000 	.word	0x40002000

0800c8e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b087      	sub	sp, #28
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
 800c8e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6a1b      	ldr	r3, [r3, #32]
 800c8ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	6a1b      	ldr	r3, [r3, #32]
 800c8f4:	f023 0201 	bic.w	r2, r3, #1
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	685b      	ldr	r3, [r3, #4]
 800c900:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	699b      	ldr	r3, [r3, #24]
 800c906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c90e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	f023 0303 	bic.w	r3, r3, #3
 800c916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c918:	683b      	ldr	r3, [r7, #0]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	68fa      	ldr	r2, [r7, #12]
 800c91e:	4313      	orrs	r3, r2
 800c920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c922:	697b      	ldr	r3, [r7, #20]
 800c924:	f023 0302 	bic.w	r3, r3, #2
 800c928:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	689b      	ldr	r3, [r3, #8]
 800c92e:	697a      	ldr	r2, [r7, #20]
 800c930:	4313      	orrs	r3, r2
 800c932:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	4a20      	ldr	r2, [pc, #128]	@ (800c9b8 <TIM_OC1_SetConfig+0xd8>)
 800c938:	4293      	cmp	r3, r2
 800c93a:	d003      	beq.n	800c944 <TIM_OC1_SetConfig+0x64>
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	4a1f      	ldr	r2, [pc, #124]	@ (800c9bc <TIM_OC1_SetConfig+0xdc>)
 800c940:	4293      	cmp	r3, r2
 800c942:	d10c      	bne.n	800c95e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	f023 0308 	bic.w	r3, r3, #8
 800c94a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	68db      	ldr	r3, [r3, #12]
 800c950:	697a      	ldr	r2, [r7, #20]
 800c952:	4313      	orrs	r3, r2
 800c954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c956:	697b      	ldr	r3, [r7, #20]
 800c958:	f023 0304 	bic.w	r3, r3, #4
 800c95c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	4a15      	ldr	r2, [pc, #84]	@ (800c9b8 <TIM_OC1_SetConfig+0xd8>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d003      	beq.n	800c96e <TIM_OC1_SetConfig+0x8e>
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	4a14      	ldr	r2, [pc, #80]	@ (800c9bc <TIM_OC1_SetConfig+0xdc>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d111      	bne.n	800c992 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c96e:	693b      	ldr	r3, [r7, #16]
 800c970:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c974:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c97c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	695b      	ldr	r3, [r3, #20]
 800c982:	693a      	ldr	r2, [r7, #16]
 800c984:	4313      	orrs	r3, r2
 800c986:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	699b      	ldr	r3, [r3, #24]
 800c98c:	693a      	ldr	r2, [r7, #16]
 800c98e:	4313      	orrs	r3, r2
 800c990:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	693a      	ldr	r2, [r7, #16]
 800c996:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	68fa      	ldr	r2, [r7, #12]
 800c99c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	685a      	ldr	r2, [r3, #4]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	697a      	ldr	r2, [r7, #20]
 800c9aa:	621a      	str	r2, [r3, #32]
}
 800c9ac:	bf00      	nop
 800c9ae:	371c      	adds	r7, #28
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr
 800c9b8:	40010000 	.word	0x40010000
 800c9bc:	40010400 	.word	0x40010400

0800c9c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b087      	sub	sp, #28
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6a1b      	ldr	r3, [r3, #32]
 800c9ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6a1b      	ldr	r3, [r3, #32]
 800c9d4:	f023 0210 	bic.w	r2, r3, #16
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	685b      	ldr	r3, [r3, #4]
 800c9e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	699b      	ldr	r3, [r3, #24]
 800c9e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c9f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	021b      	lsls	r3, r3, #8
 800c9fe:	68fa      	ldr	r2, [r7, #12]
 800ca00:	4313      	orrs	r3, r2
 800ca02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	f023 0320 	bic.w	r3, r3, #32
 800ca0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	689b      	ldr	r3, [r3, #8]
 800ca10:	011b      	lsls	r3, r3, #4
 800ca12:	697a      	ldr	r2, [r7, #20]
 800ca14:	4313      	orrs	r3, r2
 800ca16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	4a22      	ldr	r2, [pc, #136]	@ (800caa4 <TIM_OC2_SetConfig+0xe4>)
 800ca1c:	4293      	cmp	r3, r2
 800ca1e:	d003      	beq.n	800ca28 <TIM_OC2_SetConfig+0x68>
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	4a21      	ldr	r2, [pc, #132]	@ (800caa8 <TIM_OC2_SetConfig+0xe8>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d10d      	bne.n	800ca44 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ca28:	697b      	ldr	r3, [r7, #20]
 800ca2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ca2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	011b      	lsls	r3, r3, #4
 800ca36:	697a      	ldr	r2, [r7, #20]
 800ca38:	4313      	orrs	r3, r2
 800ca3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	4a17      	ldr	r2, [pc, #92]	@ (800caa4 <TIM_OC2_SetConfig+0xe4>)
 800ca48:	4293      	cmp	r3, r2
 800ca4a:	d003      	beq.n	800ca54 <TIM_OC2_SetConfig+0x94>
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	4a16      	ldr	r2, [pc, #88]	@ (800caa8 <TIM_OC2_SetConfig+0xe8>)
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d113      	bne.n	800ca7c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ca5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ca62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	695b      	ldr	r3, [r3, #20]
 800ca68:	009b      	lsls	r3, r3, #2
 800ca6a:	693a      	ldr	r2, [r7, #16]
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ca70:	683b      	ldr	r3, [r7, #0]
 800ca72:	699b      	ldr	r3, [r3, #24]
 800ca74:	009b      	lsls	r3, r3, #2
 800ca76:	693a      	ldr	r2, [r7, #16]
 800ca78:	4313      	orrs	r3, r2
 800ca7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	693a      	ldr	r2, [r7, #16]
 800ca80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	68fa      	ldr	r2, [r7, #12]
 800ca86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	685a      	ldr	r2, [r3, #4]
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	697a      	ldr	r2, [r7, #20]
 800ca94:	621a      	str	r2, [r3, #32]
}
 800ca96:	bf00      	nop
 800ca98:	371c      	adds	r7, #28
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa0:	4770      	bx	lr
 800caa2:	bf00      	nop
 800caa4:	40010000 	.word	0x40010000
 800caa8:	40010400 	.word	0x40010400

0800caac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800caac:	b480      	push	{r7}
 800caae:	b087      	sub	sp, #28
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
 800cab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	6a1b      	ldr	r3, [r3, #32]
 800caba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	6a1b      	ldr	r3, [r3, #32]
 800cac0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	685b      	ldr	r3, [r3, #4]
 800cacc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	69db      	ldr	r3, [r3, #28]
 800cad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	f023 0303 	bic.w	r3, r3, #3
 800cae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	68fa      	ldr	r2, [r7, #12]
 800caea:	4313      	orrs	r3, r2
 800caec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800caf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	021b      	lsls	r3, r3, #8
 800cafc:	697a      	ldr	r2, [r7, #20]
 800cafe:	4313      	orrs	r3, r2
 800cb00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	4a21      	ldr	r2, [pc, #132]	@ (800cb8c <TIM_OC3_SetConfig+0xe0>)
 800cb06:	4293      	cmp	r3, r2
 800cb08:	d003      	beq.n	800cb12 <TIM_OC3_SetConfig+0x66>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	4a20      	ldr	r2, [pc, #128]	@ (800cb90 <TIM_OC3_SetConfig+0xe4>)
 800cb0e:	4293      	cmp	r3, r2
 800cb10:	d10d      	bne.n	800cb2e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cb12:	697b      	ldr	r3, [r7, #20]
 800cb14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cb18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	68db      	ldr	r3, [r3, #12]
 800cb1e:	021b      	lsls	r3, r3, #8
 800cb20:	697a      	ldr	r2, [r7, #20]
 800cb22:	4313      	orrs	r3, r2
 800cb24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cb26:	697b      	ldr	r3, [r7, #20]
 800cb28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cb2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	4a16      	ldr	r2, [pc, #88]	@ (800cb8c <TIM_OC3_SetConfig+0xe0>)
 800cb32:	4293      	cmp	r3, r2
 800cb34:	d003      	beq.n	800cb3e <TIM_OC3_SetConfig+0x92>
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	4a15      	ldr	r2, [pc, #84]	@ (800cb90 <TIM_OC3_SetConfig+0xe4>)
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d113      	bne.n	800cb66 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cb3e:	693b      	ldr	r3, [r7, #16]
 800cb40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cb44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cb46:	693b      	ldr	r3, [r7, #16]
 800cb48:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cb4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	695b      	ldr	r3, [r3, #20]
 800cb52:	011b      	lsls	r3, r3, #4
 800cb54:	693a      	ldr	r2, [r7, #16]
 800cb56:	4313      	orrs	r3, r2
 800cb58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	699b      	ldr	r3, [r3, #24]
 800cb5e:	011b      	lsls	r3, r3, #4
 800cb60:	693a      	ldr	r2, [r7, #16]
 800cb62:	4313      	orrs	r3, r2
 800cb64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	693a      	ldr	r2, [r7, #16]
 800cb6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	68fa      	ldr	r2, [r7, #12]
 800cb70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	685a      	ldr	r2, [r3, #4]
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	697a      	ldr	r2, [r7, #20]
 800cb7e:	621a      	str	r2, [r3, #32]
}
 800cb80:	bf00      	nop
 800cb82:	371c      	adds	r7, #28
 800cb84:	46bd      	mov	sp, r7
 800cb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8a:	4770      	bx	lr
 800cb8c:	40010000 	.word	0x40010000
 800cb90:	40010400 	.word	0x40010400

0800cb94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cb94:	b480      	push	{r7}
 800cb96:	b087      	sub	sp, #28
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
 800cb9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6a1b      	ldr	r3, [r3, #32]
 800cba2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	6a1b      	ldr	r3, [r3, #32]
 800cba8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	685b      	ldr	r3, [r3, #4]
 800cbb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	69db      	ldr	r3, [r3, #28]
 800cbba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cbca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	021b      	lsls	r3, r3, #8
 800cbd2:	68fa      	ldr	r2, [r7, #12]
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cbd8:	693b      	ldr	r3, [r7, #16]
 800cbda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cbde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	689b      	ldr	r3, [r3, #8]
 800cbe4:	031b      	lsls	r3, r3, #12
 800cbe6:	693a      	ldr	r2, [r7, #16]
 800cbe8:	4313      	orrs	r3, r2
 800cbea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	4a12      	ldr	r2, [pc, #72]	@ (800cc38 <TIM_OC4_SetConfig+0xa4>)
 800cbf0:	4293      	cmp	r3, r2
 800cbf2:	d003      	beq.n	800cbfc <TIM_OC4_SetConfig+0x68>
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	4a11      	ldr	r2, [pc, #68]	@ (800cc3c <TIM_OC4_SetConfig+0xa8>)
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	d109      	bne.n	800cc10 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	695b      	ldr	r3, [r3, #20]
 800cc08:	019b      	lsls	r3, r3, #6
 800cc0a:	697a      	ldr	r2, [r7, #20]
 800cc0c:	4313      	orrs	r3, r2
 800cc0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	697a      	ldr	r2, [r7, #20]
 800cc14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	68fa      	ldr	r2, [r7, #12]
 800cc1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	685a      	ldr	r2, [r3, #4]
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	693a      	ldr	r2, [r7, #16]
 800cc28:	621a      	str	r2, [r3, #32]
}
 800cc2a:	bf00      	nop
 800cc2c:	371c      	adds	r7, #28
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr
 800cc36:	bf00      	nop
 800cc38:	40010000 	.word	0x40010000
 800cc3c:	40010400 	.word	0x40010400

0800cc40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cc40:	b480      	push	{r7}
 800cc42:	b087      	sub	sp, #28
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	60f8      	str	r0, [r7, #12]
 800cc48:	60b9      	str	r1, [r7, #8]
 800cc4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6a1b      	ldr	r3, [r3, #32]
 800cc50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	6a1b      	ldr	r3, [r3, #32]
 800cc56:	f023 0201 	bic.w	r2, r3, #1
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	699b      	ldr	r3, [r3, #24]
 800cc62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cc6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	011b      	lsls	r3, r3, #4
 800cc70:	693a      	ldr	r2, [r7, #16]
 800cc72:	4313      	orrs	r3, r2
 800cc74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cc76:	697b      	ldr	r3, [r7, #20]
 800cc78:	f023 030a 	bic.w	r3, r3, #10
 800cc7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cc7e:	697a      	ldr	r2, [r7, #20]
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	4313      	orrs	r3, r2
 800cc84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	693a      	ldr	r2, [r7, #16]
 800cc8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	697a      	ldr	r2, [r7, #20]
 800cc90:	621a      	str	r2, [r3, #32]
}
 800cc92:	bf00      	nop
 800cc94:	371c      	adds	r7, #28
 800cc96:	46bd      	mov	sp, r7
 800cc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9c:	4770      	bx	lr

0800cc9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cc9e:	b480      	push	{r7}
 800cca0:	b087      	sub	sp, #28
 800cca2:	af00      	add	r7, sp, #0
 800cca4:	60f8      	str	r0, [r7, #12]
 800cca6:	60b9      	str	r1, [r7, #8]
 800cca8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	6a1b      	ldr	r3, [r3, #32]
 800ccae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	6a1b      	ldr	r3, [r3, #32]
 800ccb4:	f023 0210 	bic.w	r2, r3, #16
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	699b      	ldr	r3, [r3, #24]
 800ccc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ccc2:	693b      	ldr	r3, [r7, #16]
 800ccc4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ccc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	031b      	lsls	r3, r3, #12
 800ccce:	693a      	ldr	r2, [r7, #16]
 800ccd0:	4313      	orrs	r3, r2
 800ccd2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ccda:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	011b      	lsls	r3, r3, #4
 800cce0:	697a      	ldr	r2, [r7, #20]
 800cce2:	4313      	orrs	r3, r2
 800cce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	693a      	ldr	r2, [r7, #16]
 800ccea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	697a      	ldr	r2, [r7, #20]
 800ccf0:	621a      	str	r2, [r3, #32]
}
 800ccf2:	bf00      	nop
 800ccf4:	371c      	adds	r7, #28
 800ccf6:	46bd      	mov	sp, r7
 800ccf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfc:	4770      	bx	lr

0800ccfe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ccfe:	b480      	push	{r7}
 800cd00:	b085      	sub	sp, #20
 800cd02:	af00      	add	r7, sp, #0
 800cd04:	6078      	str	r0, [r7, #4]
 800cd06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	689b      	ldr	r3, [r3, #8]
 800cd0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cd16:	683a      	ldr	r2, [r7, #0]
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	4313      	orrs	r3, r2
 800cd1c:	f043 0307 	orr.w	r3, r3, #7
 800cd20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	68fa      	ldr	r2, [r7, #12]
 800cd26:	609a      	str	r2, [r3, #8]
}
 800cd28:	bf00      	nop
 800cd2a:	3714      	adds	r7, #20
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd32:	4770      	bx	lr

0800cd34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cd34:	b480      	push	{r7}
 800cd36:	b087      	sub	sp, #28
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	60f8      	str	r0, [r7, #12]
 800cd3c:	60b9      	str	r1, [r7, #8]
 800cd3e:	607a      	str	r2, [r7, #4]
 800cd40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	689b      	ldr	r3, [r3, #8]
 800cd46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cd48:	697b      	ldr	r3, [r7, #20]
 800cd4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cd4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	021a      	lsls	r2, r3, #8
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	431a      	orrs	r2, r3
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	4313      	orrs	r3, r2
 800cd5c:	697a      	ldr	r2, [r7, #20]
 800cd5e:	4313      	orrs	r3, r2
 800cd60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	697a      	ldr	r2, [r7, #20]
 800cd66:	609a      	str	r2, [r3, #8]
}
 800cd68:	bf00      	nop
 800cd6a:	371c      	adds	r7, #28
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd72:	4770      	bx	lr

0800cd74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cd74:	b480      	push	{r7}
 800cd76:	b087      	sub	sp, #28
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	60f8      	str	r0, [r7, #12]
 800cd7c:	60b9      	str	r1, [r7, #8]
 800cd7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cd80:	68bb      	ldr	r3, [r7, #8]
 800cd82:	f003 031f 	and.w	r3, r3, #31
 800cd86:	2201      	movs	r2, #1
 800cd88:	fa02 f303 	lsl.w	r3, r2, r3
 800cd8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	6a1a      	ldr	r2, [r3, #32]
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	43db      	mvns	r3, r3
 800cd96:	401a      	ands	r2, r3
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	6a1a      	ldr	r2, [r3, #32]
 800cda0:	68bb      	ldr	r3, [r7, #8]
 800cda2:	f003 031f 	and.w	r3, r3, #31
 800cda6:	6879      	ldr	r1, [r7, #4]
 800cda8:	fa01 f303 	lsl.w	r3, r1, r3
 800cdac:	431a      	orrs	r2, r3
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	621a      	str	r2, [r3, #32]
}
 800cdb2:	bf00      	nop
 800cdb4:	371c      	adds	r7, #28
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbc:	4770      	bx	lr
	...

0800cdc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	b085      	sub	sp, #20
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
 800cdc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cdd0:	2b01      	cmp	r3, #1
 800cdd2:	d101      	bne.n	800cdd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cdd4:	2302      	movs	r3, #2
 800cdd6:	e05a      	b.n	800ce8e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2201      	movs	r2, #1
 800cddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2202      	movs	r2, #2
 800cde4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	685b      	ldr	r3, [r3, #4]
 800cdee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	689b      	ldr	r3, [r3, #8]
 800cdf6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cdfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ce00:	683b      	ldr	r3, [r7, #0]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	68fa      	ldr	r2, [r7, #12]
 800ce06:	4313      	orrs	r3, r2
 800ce08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	68fa      	ldr	r2, [r7, #12]
 800ce10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	4a21      	ldr	r2, [pc, #132]	@ (800ce9c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ce18:	4293      	cmp	r3, r2
 800ce1a:	d022      	beq.n	800ce62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce24:	d01d      	beq.n	800ce62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	4a1d      	ldr	r2, [pc, #116]	@ (800cea0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	d018      	beq.n	800ce62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4a1b      	ldr	r2, [pc, #108]	@ (800cea4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ce36:	4293      	cmp	r3, r2
 800ce38:	d013      	beq.n	800ce62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	4a1a      	ldr	r2, [pc, #104]	@ (800cea8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d00e      	beq.n	800ce62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	4a18      	ldr	r2, [pc, #96]	@ (800ceac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ce4a:	4293      	cmp	r3, r2
 800ce4c:	d009      	beq.n	800ce62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	4a17      	ldr	r2, [pc, #92]	@ (800ceb0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ce54:	4293      	cmp	r3, r2
 800ce56:	d004      	beq.n	800ce62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	4a15      	ldr	r2, [pc, #84]	@ (800ceb4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ce5e:	4293      	cmp	r3, r2
 800ce60:	d10c      	bne.n	800ce7c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ce62:	68bb      	ldr	r3, [r7, #8]
 800ce64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ce68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	685b      	ldr	r3, [r3, #4]
 800ce6e:	68ba      	ldr	r2, [r7, #8]
 800ce70:	4313      	orrs	r3, r2
 800ce72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	68ba      	ldr	r2, [r7, #8]
 800ce7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2201      	movs	r2, #1
 800ce80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2200      	movs	r2, #0
 800ce88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ce8c:	2300      	movs	r3, #0
}
 800ce8e:	4618      	mov	r0, r3
 800ce90:	3714      	adds	r7, #20
 800ce92:	46bd      	mov	sp, r7
 800ce94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce98:	4770      	bx	lr
 800ce9a:	bf00      	nop
 800ce9c:	40010000 	.word	0x40010000
 800cea0:	40000400 	.word	0x40000400
 800cea4:	40000800 	.word	0x40000800
 800cea8:	40000c00 	.word	0x40000c00
 800ceac:	40010400 	.word	0x40010400
 800ceb0:	40014000 	.word	0x40014000
 800ceb4:	40001800 	.word	0x40001800

0800ceb8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ceb8:	b480      	push	{r7}
 800ceba:	b085      	sub	sp, #20
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	6078      	str	r0, [r7, #4]
 800cec0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800cec2:	2300      	movs	r3, #0
 800cec4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cecc:	2b01      	cmp	r3, #1
 800cece:	d101      	bne.n	800ced4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ced0:	2302      	movs	r3, #2
 800ced2:	e03d      	b.n	800cf50 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	2201      	movs	r2, #1
 800ced8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	68db      	ldr	r3, [r3, #12]
 800cee6:	4313      	orrs	r3, r2
 800cee8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	689b      	ldr	r3, [r3, #8]
 800cef4:	4313      	orrs	r3, r2
 800cef6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800cefe:	683b      	ldr	r3, [r7, #0]
 800cf00:	685b      	ldr	r3, [r3, #4]
 800cf02:	4313      	orrs	r3, r2
 800cf04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	4313      	orrs	r3, r2
 800cf12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cf1a:	683b      	ldr	r3, [r7, #0]
 800cf1c:	691b      	ldr	r3, [r3, #16]
 800cf1e:	4313      	orrs	r3, r2
 800cf20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	695b      	ldr	r3, [r3, #20]
 800cf2c:	4313      	orrs	r3, r2
 800cf2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800cf36:	683b      	ldr	r3, [r7, #0]
 800cf38:	69db      	ldr	r3, [r3, #28]
 800cf3a:	4313      	orrs	r3, r2
 800cf3c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	68fa      	ldr	r2, [r7, #12]
 800cf44:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	2200      	movs	r2, #0
 800cf4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cf4e:	2300      	movs	r3, #0
}
 800cf50:	4618      	mov	r0, r3
 800cf52:	3714      	adds	r7, #20
 800cf54:	46bd      	mov	sp, r7
 800cf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5a:	4770      	bx	lr

0800cf5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b082      	sub	sp, #8
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d101      	bne.n	800cf6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	e042      	b.n	800cff4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cf74:	b2db      	uxtb	r3, r3
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d106      	bne.n	800cf88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cf82:	6878      	ldr	r0, [r7, #4]
 800cf84:	f7fc fb7c 	bl	8009680 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	2224      	movs	r2, #36	@ 0x24
 800cf8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	68da      	ldr	r2, [r3, #12]
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cf9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cfa0:	6878      	ldr	r0, [r7, #4]
 800cfa2:	f000 fddb 	bl	800db5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	691a      	ldr	r2, [r3, #16]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cfb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	695a      	ldr	r2, [r3, #20]
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cfc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	68da      	ldr	r2, [r3, #12]
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cfd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2200      	movs	r2, #0
 800cfda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2220      	movs	r2, #32
 800cfe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2220      	movs	r2, #32
 800cfe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2200      	movs	r2, #0
 800cff0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800cff2:	2300      	movs	r3, #0
}
 800cff4:	4618      	mov	r0, r3
 800cff6:	3708      	adds	r7, #8
 800cff8:	46bd      	mov	sp, r7
 800cffa:	bd80      	pop	{r7, pc}

0800cffc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b08a      	sub	sp, #40	@ 0x28
 800d000:	af02      	add	r7, sp, #8
 800d002:	60f8      	str	r0, [r7, #12]
 800d004:	60b9      	str	r1, [r7, #8]
 800d006:	603b      	str	r3, [r7, #0]
 800d008:	4613      	mov	r3, r2
 800d00a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d00c:	2300      	movs	r3, #0
 800d00e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d016:	b2db      	uxtb	r3, r3
 800d018:	2b20      	cmp	r3, #32
 800d01a:	d175      	bne.n	800d108 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d01c:	68bb      	ldr	r3, [r7, #8]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d002      	beq.n	800d028 <HAL_UART_Transmit+0x2c>
 800d022:	88fb      	ldrh	r3, [r7, #6]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d101      	bne.n	800d02c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800d028:	2301      	movs	r3, #1
 800d02a:	e06e      	b.n	800d10a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	2200      	movs	r2, #0
 800d030:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	2221      	movs	r2, #33	@ 0x21
 800d036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d03a:	f7fc fd57 	bl	8009aec <HAL_GetTick>
 800d03e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	88fa      	ldrh	r2, [r7, #6]
 800d044:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	88fa      	ldrh	r2, [r7, #6]
 800d04a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	689b      	ldr	r3, [r3, #8]
 800d050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d054:	d108      	bne.n	800d068 <HAL_UART_Transmit+0x6c>
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	691b      	ldr	r3, [r3, #16]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d104      	bne.n	800d068 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d05e:	2300      	movs	r3, #0
 800d060:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	61bb      	str	r3, [r7, #24]
 800d066:	e003      	b.n	800d070 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d068:	68bb      	ldr	r3, [r7, #8]
 800d06a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d06c:	2300      	movs	r3, #0
 800d06e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d070:	e02e      	b.n	800d0d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d072:	683b      	ldr	r3, [r7, #0]
 800d074:	9300      	str	r3, [sp, #0]
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	2200      	movs	r2, #0
 800d07a:	2180      	movs	r1, #128	@ 0x80
 800d07c:	68f8      	ldr	r0, [r7, #12]
 800d07e:	f000 fb3d 	bl	800d6fc <UART_WaitOnFlagUntilTimeout>
 800d082:	4603      	mov	r3, r0
 800d084:	2b00      	cmp	r3, #0
 800d086:	d005      	beq.n	800d094 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	2220      	movs	r2, #32
 800d08c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800d090:	2303      	movs	r3, #3
 800d092:	e03a      	b.n	800d10a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800d094:	69fb      	ldr	r3, [r7, #28]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d10b      	bne.n	800d0b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d09a:	69bb      	ldr	r3, [r7, #24]
 800d09c:	881b      	ldrh	r3, [r3, #0]
 800d09e:	461a      	mov	r2, r3
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d0a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800d0aa:	69bb      	ldr	r3, [r7, #24]
 800d0ac:	3302      	adds	r3, #2
 800d0ae:	61bb      	str	r3, [r7, #24]
 800d0b0:	e007      	b.n	800d0c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800d0b2:	69fb      	ldr	r3, [r7, #28]
 800d0b4:	781a      	ldrb	r2, [r3, #0]
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800d0bc:	69fb      	ldr	r3, [r7, #28]
 800d0be:	3301      	adds	r3, #1
 800d0c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d0c6:	b29b      	uxth	r3, r3
 800d0c8:	3b01      	subs	r3, #1
 800d0ca:	b29a      	uxth	r2, r3
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d0d4:	b29b      	uxth	r3, r3
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d1cb      	bne.n	800d072 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	9300      	str	r3, [sp, #0]
 800d0de:	697b      	ldr	r3, [r7, #20]
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	2140      	movs	r1, #64	@ 0x40
 800d0e4:	68f8      	ldr	r0, [r7, #12]
 800d0e6:	f000 fb09 	bl	800d6fc <UART_WaitOnFlagUntilTimeout>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d005      	beq.n	800d0fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	2220      	movs	r2, #32
 800d0f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800d0f8:	2303      	movs	r3, #3
 800d0fa:	e006      	b.n	800d10a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	2220      	movs	r2, #32
 800d100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800d104:	2300      	movs	r3, #0
 800d106:	e000      	b.n	800d10a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800d108:	2302      	movs	r3, #2
  }
}
 800d10a:	4618      	mov	r0, r3
 800d10c:	3720      	adds	r7, #32
 800d10e:	46bd      	mov	sp, r7
 800d110:	bd80      	pop	{r7, pc}

0800d112 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d112:	b580      	push	{r7, lr}
 800d114:	b084      	sub	sp, #16
 800d116:	af00      	add	r7, sp, #0
 800d118:	60f8      	str	r0, [r7, #12]
 800d11a:	60b9      	str	r1, [r7, #8]
 800d11c:	4613      	mov	r3, r2
 800d11e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d126:	b2db      	uxtb	r3, r3
 800d128:	2b20      	cmp	r3, #32
 800d12a:	d112      	bne.n	800d152 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d002      	beq.n	800d138 <HAL_UART_Receive_IT+0x26>
 800d132:	88fb      	ldrh	r3, [r7, #6]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d101      	bne.n	800d13c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800d138:	2301      	movs	r3, #1
 800d13a:	e00b      	b.n	800d154 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	2200      	movs	r2, #0
 800d140:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d142:	88fb      	ldrh	r3, [r7, #6]
 800d144:	461a      	mov	r2, r3
 800d146:	68b9      	ldr	r1, [r7, #8]
 800d148:	68f8      	ldr	r0, [r7, #12]
 800d14a:	f000 fb30 	bl	800d7ae <UART_Start_Receive_IT>
 800d14e:	4603      	mov	r3, r0
 800d150:	e000      	b.n	800d154 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800d152:	2302      	movs	r3, #2
  }
}
 800d154:	4618      	mov	r0, r3
 800d156:	3710      	adds	r7, #16
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}

0800d15c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b0ba      	sub	sp, #232	@ 0xe8
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	68db      	ldr	r3, [r3, #12]
 800d174:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	695b      	ldr	r3, [r3, #20]
 800d17e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800d182:	2300      	movs	r3, #0
 800d184:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800d188:	2300      	movs	r3, #0
 800d18a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d18e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d192:	f003 030f 	and.w	r3, r3, #15
 800d196:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800d19a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d10f      	bne.n	800d1c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d1a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1a6:	f003 0320 	and.w	r3, r3, #32
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d009      	beq.n	800d1c2 <HAL_UART_IRQHandler+0x66>
 800d1ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1b2:	f003 0320 	and.w	r3, r3, #32
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d003      	beq.n	800d1c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f000 fc10 	bl	800d9e0 <UART_Receive_IT>
      return;
 800d1c0:	e25b      	b.n	800d67a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800d1c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	f000 80de 	beq.w	800d388 <HAL_UART_IRQHandler+0x22c>
 800d1cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d1d0:	f003 0301 	and.w	r3, r3, #1
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d106      	bne.n	800d1e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d1d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	f000 80d1 	beq.w	800d388 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d1e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1ea:	f003 0301 	and.w	r3, r3, #1
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d00b      	beq.n	800d20a <HAL_UART_IRQHandler+0xae>
 800d1f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d005      	beq.n	800d20a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d202:	f043 0201 	orr.w	r2, r3, #1
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d20a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d20e:	f003 0304 	and.w	r3, r3, #4
 800d212:	2b00      	cmp	r3, #0
 800d214:	d00b      	beq.n	800d22e <HAL_UART_IRQHandler+0xd2>
 800d216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d21a:	f003 0301 	and.w	r3, r3, #1
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d005      	beq.n	800d22e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d226:	f043 0202 	orr.w	r2, r3, #2
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d22e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d232:	f003 0302 	and.w	r3, r3, #2
 800d236:	2b00      	cmp	r3, #0
 800d238:	d00b      	beq.n	800d252 <HAL_UART_IRQHandler+0xf6>
 800d23a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d23e:	f003 0301 	and.w	r3, r3, #1
 800d242:	2b00      	cmp	r3, #0
 800d244:	d005      	beq.n	800d252 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d24a:	f043 0204 	orr.w	r2, r3, #4
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800d252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d256:	f003 0308 	and.w	r3, r3, #8
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d011      	beq.n	800d282 <HAL_UART_IRQHandler+0x126>
 800d25e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d262:	f003 0320 	and.w	r3, r3, #32
 800d266:	2b00      	cmp	r3, #0
 800d268:	d105      	bne.n	800d276 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800d26a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d26e:	f003 0301 	and.w	r3, r3, #1
 800d272:	2b00      	cmp	r3, #0
 800d274:	d005      	beq.n	800d282 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d27a:	f043 0208 	orr.w	r2, r3, #8
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d286:	2b00      	cmp	r3, #0
 800d288:	f000 81f2 	beq.w	800d670 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d28c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d290:	f003 0320 	and.w	r3, r3, #32
 800d294:	2b00      	cmp	r3, #0
 800d296:	d008      	beq.n	800d2aa <HAL_UART_IRQHandler+0x14e>
 800d298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d29c:	f003 0320 	and.w	r3, r3, #32
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d002      	beq.n	800d2aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800d2a4:	6878      	ldr	r0, [r7, #4]
 800d2a6:	f000 fb9b 	bl	800d9e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	695b      	ldr	r3, [r3, #20]
 800d2b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2b4:	2b40      	cmp	r3, #64	@ 0x40
 800d2b6:	bf0c      	ite	eq
 800d2b8:	2301      	moveq	r3, #1
 800d2ba:	2300      	movne	r3, #0
 800d2bc:	b2db      	uxtb	r3, r3
 800d2be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d2c6:	f003 0308 	and.w	r3, r3, #8
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d103      	bne.n	800d2d6 <HAL_UART_IRQHandler+0x17a>
 800d2ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d04f      	beq.n	800d376 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f000 faa3 	bl	800d822 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	695b      	ldr	r3, [r3, #20]
 800d2e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2e6:	2b40      	cmp	r3, #64	@ 0x40
 800d2e8:	d141      	bne.n	800d36e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	3314      	adds	r3, #20
 800d2f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d2f8:	e853 3f00 	ldrex	r3, [r3]
 800d2fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d300:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d304:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d308:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	3314      	adds	r3, #20
 800d312:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d316:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d31a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d31e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d322:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d326:	e841 2300 	strex	r3, r2, [r1]
 800d32a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d32e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d332:	2b00      	cmp	r3, #0
 800d334:	d1d9      	bne.n	800d2ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d013      	beq.n	800d366 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d342:	4a7e      	ldr	r2, [pc, #504]	@ (800d53c <HAL_UART_IRQHandler+0x3e0>)
 800d344:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d34a:	4618      	mov	r0, r3
 800d34c:	f7fc fd7f 	bl	8009e4e <HAL_DMA_Abort_IT>
 800d350:	4603      	mov	r3, r0
 800d352:	2b00      	cmp	r3, #0
 800d354:	d016      	beq.n	800d384 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d35a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d35c:	687a      	ldr	r2, [r7, #4]
 800d35e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800d360:	4610      	mov	r0, r2
 800d362:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d364:	e00e      	b.n	800d384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d366:	6878      	ldr	r0, [r7, #4]
 800d368:	f000 f994 	bl	800d694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d36c:	e00a      	b.n	800d384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f000 f990 	bl	800d694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d374:	e006      	b.n	800d384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d376:	6878      	ldr	r0, [r7, #4]
 800d378:	f000 f98c 	bl	800d694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2200      	movs	r2, #0
 800d380:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800d382:	e175      	b.n	800d670 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d384:	bf00      	nop
    return;
 800d386:	e173      	b.n	800d670 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d38c:	2b01      	cmp	r3, #1
 800d38e:	f040 814f 	bne.w	800d630 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800d392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d396:	f003 0310 	and.w	r3, r3, #16
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	f000 8148 	beq.w	800d630 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800d3a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d3a4:	f003 0310 	and.w	r3, r3, #16
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	f000 8141 	beq.w	800d630 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	60bb      	str	r3, [r7, #8]
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	60bb      	str	r3, [r7, #8]
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	685b      	ldr	r3, [r3, #4]
 800d3c0:	60bb      	str	r3, [r7, #8]
 800d3c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	695b      	ldr	r3, [r3, #20]
 800d3ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3ce:	2b40      	cmp	r3, #64	@ 0x40
 800d3d0:	f040 80b6 	bne.w	800d540 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d3e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	f000 8145 	beq.w	800d674 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d3ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	f080 813e 	bcs.w	800d674 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d3fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d404:	69db      	ldr	r3, [r3, #28]
 800d406:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d40a:	f000 8088 	beq.w	800d51e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	330c      	adds	r3, #12
 800d414:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d418:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d41c:	e853 3f00 	ldrex	r3, [r3]
 800d420:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d424:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d428:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d42c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	330c      	adds	r3, #12
 800d436:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800d43a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d43e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d442:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d446:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d44a:	e841 2300 	strex	r3, r2, [r1]
 800d44e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d452:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d456:	2b00      	cmp	r3, #0
 800d458:	d1d9      	bne.n	800d40e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	3314      	adds	r3, #20
 800d460:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d462:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d464:	e853 3f00 	ldrex	r3, [r3]
 800d468:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d46a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d46c:	f023 0301 	bic.w	r3, r3, #1
 800d470:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	3314      	adds	r3, #20
 800d47a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d47e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d482:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d484:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d486:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d48a:	e841 2300 	strex	r3, r2, [r1]
 800d48e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d490:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d492:	2b00      	cmp	r3, #0
 800d494:	d1e1      	bne.n	800d45a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	3314      	adds	r3, #20
 800d49c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d49e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d4a0:	e853 3f00 	ldrex	r3, [r3]
 800d4a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d4a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d4a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d4ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	3314      	adds	r3, #20
 800d4b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d4ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d4bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d4c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d4c2:	e841 2300 	strex	r3, r2, [r1]
 800d4c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d4c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d1e3      	bne.n	800d496 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	2220      	movs	r2, #32
 800d4d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2200      	movs	r2, #0
 800d4da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	330c      	adds	r3, #12
 800d4e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4e6:	e853 3f00 	ldrex	r3, [r3]
 800d4ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d4ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4ee:	f023 0310 	bic.w	r3, r3, #16
 800d4f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	330c      	adds	r3, #12
 800d4fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d500:	65ba      	str	r2, [r7, #88]	@ 0x58
 800d502:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d504:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d506:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d508:	e841 2300 	strex	r3, r2, [r1]
 800d50c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d50e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d510:	2b00      	cmp	r3, #0
 800d512:	d1e3      	bne.n	800d4dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d518:	4618      	mov	r0, r3
 800d51a:	f7fc fc28 	bl	8009d6e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	2202      	movs	r2, #2
 800d522:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d52c:	b29b      	uxth	r3, r3
 800d52e:	1ad3      	subs	r3, r2, r3
 800d530:	b29b      	uxth	r3, r3
 800d532:	4619      	mov	r1, r3
 800d534:	6878      	ldr	r0, [r7, #4]
 800d536:	f000 f8b7 	bl	800d6a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d53a:	e09b      	b.n	800d674 <HAL_UART_IRQHandler+0x518>
 800d53c:	0800d8e9 	.word	0x0800d8e9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d548:	b29b      	uxth	r3, r3
 800d54a:	1ad3      	subs	r3, r2, r3
 800d54c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d554:	b29b      	uxth	r3, r3
 800d556:	2b00      	cmp	r3, #0
 800d558:	f000 808e 	beq.w	800d678 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800d55c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d560:	2b00      	cmp	r3, #0
 800d562:	f000 8089 	beq.w	800d678 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	330c      	adds	r3, #12
 800d56c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d570:	e853 3f00 	ldrex	r3, [r3]
 800d574:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d578:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d57c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	330c      	adds	r3, #12
 800d586:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d58a:	647a      	str	r2, [r7, #68]	@ 0x44
 800d58c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d58e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d590:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d592:	e841 2300 	strex	r3, r2, [r1]
 800d596:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d1e3      	bne.n	800d566 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	3314      	adds	r3, #20
 800d5a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5a8:	e853 3f00 	ldrex	r3, [r3]
 800d5ac:	623b      	str	r3, [r7, #32]
   return(result);
 800d5ae:	6a3b      	ldr	r3, [r7, #32]
 800d5b0:	f023 0301 	bic.w	r3, r3, #1
 800d5b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	3314      	adds	r3, #20
 800d5be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d5c2:	633a      	str	r2, [r7, #48]	@ 0x30
 800d5c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d5c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5ca:	e841 2300 	strex	r3, r2, [r1]
 800d5ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d1e3      	bne.n	800d59e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2220      	movs	r2, #32
 800d5da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	330c      	adds	r3, #12
 800d5ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5ec:	693b      	ldr	r3, [r7, #16]
 800d5ee:	e853 3f00 	ldrex	r3, [r3]
 800d5f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	f023 0310 	bic.w	r3, r3, #16
 800d5fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	330c      	adds	r3, #12
 800d604:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800d608:	61fa      	str	r2, [r7, #28]
 800d60a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d60c:	69b9      	ldr	r1, [r7, #24]
 800d60e:	69fa      	ldr	r2, [r7, #28]
 800d610:	e841 2300 	strex	r3, r2, [r1]
 800d614:	617b      	str	r3, [r7, #20]
   return(result);
 800d616:	697b      	ldr	r3, [r7, #20]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d1e3      	bne.n	800d5e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2202      	movs	r2, #2
 800d620:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d622:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d626:	4619      	mov	r1, r3
 800d628:	6878      	ldr	r0, [r7, #4]
 800d62a:	f000 f83d 	bl	800d6a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d62e:	e023      	b.n	800d678 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d009      	beq.n	800d650 <HAL_UART_IRQHandler+0x4f4>
 800d63c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d644:	2b00      	cmp	r3, #0
 800d646:	d003      	beq.n	800d650 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800d648:	6878      	ldr	r0, [r7, #4]
 800d64a:	f000 f961 	bl	800d910 <UART_Transmit_IT>
    return;
 800d64e:	e014      	b.n	800d67a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d00e      	beq.n	800d67a <HAL_UART_IRQHandler+0x51e>
 800d65c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d664:	2b00      	cmp	r3, #0
 800d666:	d008      	beq.n	800d67a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f000 f9a1 	bl	800d9b0 <UART_EndTransmit_IT>
    return;
 800d66e:	e004      	b.n	800d67a <HAL_UART_IRQHandler+0x51e>
    return;
 800d670:	bf00      	nop
 800d672:	e002      	b.n	800d67a <HAL_UART_IRQHandler+0x51e>
      return;
 800d674:	bf00      	nop
 800d676:	e000      	b.n	800d67a <HAL_UART_IRQHandler+0x51e>
      return;
 800d678:	bf00      	nop
  }
}
 800d67a:	37e8      	adds	r7, #232	@ 0xe8
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d680:	b480      	push	{r7}
 800d682:	b083      	sub	sp, #12
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800d688:	bf00      	nop
 800d68a:	370c      	adds	r7, #12
 800d68c:	46bd      	mov	sp, r7
 800d68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d692:	4770      	bx	lr

0800d694 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d694:	b480      	push	{r7}
 800d696:	b083      	sub	sp, #12
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d69c:	bf00      	nop
 800d69e:	370c      	adds	r7, #12
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a6:	4770      	bx	lr

0800d6a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d6a8:	b480      	push	{r7}
 800d6aa:	b083      	sub	sp, #12
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
 800d6b0:	460b      	mov	r3, r1
 800d6b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d6b4:	bf00      	nop
 800d6b6:	370c      	adds	r7, #12
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6be:	4770      	bx	lr

0800d6c0 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	b085      	sub	sp, #20
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	60fb      	str	r3, [r7, #12]
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d6d6:	b2db      	uxtb	r3, r3
 800d6d8:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d6e0:	b2db      	uxtb	r3, r3
 800d6e2:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	b2da      	uxtb	r2, r3
 800d6e8:	68bb      	ldr	r3, [r7, #8]
 800d6ea:	b2db      	uxtb	r3, r3
 800d6ec:	4313      	orrs	r3, r2
 800d6ee:	b2db      	uxtb	r3, r3
}
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	3714      	adds	r7, #20
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fa:	4770      	bx	lr

0800d6fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b086      	sub	sp, #24
 800d700:	af00      	add	r7, sp, #0
 800d702:	60f8      	str	r0, [r7, #12]
 800d704:	60b9      	str	r1, [r7, #8]
 800d706:	603b      	str	r3, [r7, #0]
 800d708:	4613      	mov	r3, r2
 800d70a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d70c:	e03b      	b.n	800d786 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d70e:	6a3b      	ldr	r3, [r7, #32]
 800d710:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d714:	d037      	beq.n	800d786 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d716:	f7fc f9e9 	bl	8009aec <HAL_GetTick>
 800d71a:	4602      	mov	r2, r0
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	1ad3      	subs	r3, r2, r3
 800d720:	6a3a      	ldr	r2, [r7, #32]
 800d722:	429a      	cmp	r2, r3
 800d724:	d302      	bcc.n	800d72c <UART_WaitOnFlagUntilTimeout+0x30>
 800d726:	6a3b      	ldr	r3, [r7, #32]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d101      	bne.n	800d730 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d72c:	2303      	movs	r3, #3
 800d72e:	e03a      	b.n	800d7a6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	68db      	ldr	r3, [r3, #12]
 800d736:	f003 0304 	and.w	r3, r3, #4
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d023      	beq.n	800d786 <UART_WaitOnFlagUntilTimeout+0x8a>
 800d73e:	68bb      	ldr	r3, [r7, #8]
 800d740:	2b80      	cmp	r3, #128	@ 0x80
 800d742:	d020      	beq.n	800d786 <UART_WaitOnFlagUntilTimeout+0x8a>
 800d744:	68bb      	ldr	r3, [r7, #8]
 800d746:	2b40      	cmp	r3, #64	@ 0x40
 800d748:	d01d      	beq.n	800d786 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	f003 0308 	and.w	r3, r3, #8
 800d754:	2b08      	cmp	r3, #8
 800d756:	d116      	bne.n	800d786 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800d758:	2300      	movs	r3, #0
 800d75a:	617b      	str	r3, [r7, #20]
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	617b      	str	r3, [r7, #20]
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	685b      	ldr	r3, [r3, #4]
 800d76a:	617b      	str	r3, [r7, #20]
 800d76c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d76e:	68f8      	ldr	r0, [r7, #12]
 800d770:	f000 f857 	bl	800d822 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	2208      	movs	r2, #8
 800d778:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	2200      	movs	r2, #0
 800d77e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800d782:	2301      	movs	r3, #1
 800d784:	e00f      	b.n	800d7a6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	681a      	ldr	r2, [r3, #0]
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	4013      	ands	r3, r2
 800d790:	68ba      	ldr	r2, [r7, #8]
 800d792:	429a      	cmp	r2, r3
 800d794:	bf0c      	ite	eq
 800d796:	2301      	moveq	r3, #1
 800d798:	2300      	movne	r3, #0
 800d79a:	b2db      	uxtb	r3, r3
 800d79c:	461a      	mov	r2, r3
 800d79e:	79fb      	ldrb	r3, [r7, #7]
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	d0b4      	beq.n	800d70e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d7a4:	2300      	movs	r3, #0
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	3718      	adds	r7, #24
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	bd80      	pop	{r7, pc}

0800d7ae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d7ae:	b480      	push	{r7}
 800d7b0:	b085      	sub	sp, #20
 800d7b2:	af00      	add	r7, sp, #0
 800d7b4:	60f8      	str	r0, [r7, #12]
 800d7b6:	60b9      	str	r1, [r7, #8]
 800d7b8:	4613      	mov	r3, r2
 800d7ba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	68ba      	ldr	r2, [r7, #8]
 800d7c0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	88fa      	ldrh	r2, [r7, #6]
 800d7c6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	88fa      	ldrh	r2, [r7, #6]
 800d7cc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	2222      	movs	r2, #34	@ 0x22
 800d7d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	691b      	ldr	r3, [r3, #16]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d007      	beq.n	800d7f4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	68da      	ldr	r2, [r3, #12]
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d7f2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	695a      	ldr	r2, [r3, #20]
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	f042 0201 	orr.w	r2, r2, #1
 800d802:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	68da      	ldr	r2, [r3, #12]
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	f042 0220 	orr.w	r2, r2, #32
 800d812:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d814:	2300      	movs	r3, #0
}
 800d816:	4618      	mov	r0, r3
 800d818:	3714      	adds	r7, #20
 800d81a:	46bd      	mov	sp, r7
 800d81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d820:	4770      	bx	lr

0800d822 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d822:	b480      	push	{r7}
 800d824:	b095      	sub	sp, #84	@ 0x54
 800d826:	af00      	add	r7, sp, #0
 800d828:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	330c      	adds	r3, #12
 800d830:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d834:	e853 3f00 	ldrex	r3, [r3]
 800d838:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d83c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d840:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	330c      	adds	r3, #12
 800d848:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d84a:	643a      	str	r2, [r7, #64]	@ 0x40
 800d84c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d84e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d850:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d852:	e841 2300 	strex	r3, r2, [r1]
 800d856:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d1e5      	bne.n	800d82a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	3314      	adds	r3, #20
 800d864:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d866:	6a3b      	ldr	r3, [r7, #32]
 800d868:	e853 3f00 	ldrex	r3, [r3]
 800d86c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d86e:	69fb      	ldr	r3, [r7, #28]
 800d870:	f023 0301 	bic.w	r3, r3, #1
 800d874:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	3314      	adds	r3, #20
 800d87c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d87e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d880:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d882:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d884:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d886:	e841 2300 	strex	r3, r2, [r1]
 800d88a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d1e5      	bne.n	800d85e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d896:	2b01      	cmp	r3, #1
 800d898:	d119      	bne.n	800d8ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	330c      	adds	r3, #12
 800d8a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	e853 3f00 	ldrex	r3, [r3]
 800d8a8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8aa:	68bb      	ldr	r3, [r7, #8]
 800d8ac:	f023 0310 	bic.w	r3, r3, #16
 800d8b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	330c      	adds	r3, #12
 800d8b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d8ba:	61ba      	str	r2, [r7, #24]
 800d8bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8be:	6979      	ldr	r1, [r7, #20]
 800d8c0:	69ba      	ldr	r2, [r7, #24]
 800d8c2:	e841 2300 	strex	r3, r2, [r1]
 800d8c6:	613b      	str	r3, [r7, #16]
   return(result);
 800d8c8:	693b      	ldr	r3, [r7, #16]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d1e5      	bne.n	800d89a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	2220      	movs	r2, #32
 800d8d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2200      	movs	r2, #0
 800d8da:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d8dc:	bf00      	nop
 800d8de:	3754      	adds	r7, #84	@ 0x54
 800d8e0:	46bd      	mov	sp, r7
 800d8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e6:	4770      	bx	lr

0800d8e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b084      	sub	sp, #16
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	2200      	movs	r2, #0
 800d8fa:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2200      	movs	r2, #0
 800d900:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d902:	68f8      	ldr	r0, [r7, #12]
 800d904:	f7ff fec6 	bl	800d694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d908:	bf00      	nop
 800d90a:	3710      	adds	r7, #16
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}

0800d910 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d910:	b480      	push	{r7}
 800d912:	b085      	sub	sp, #20
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d91e:	b2db      	uxtb	r3, r3
 800d920:	2b21      	cmp	r3, #33	@ 0x21
 800d922:	d13e      	bne.n	800d9a2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	689b      	ldr	r3, [r3, #8]
 800d928:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d92c:	d114      	bne.n	800d958 <UART_Transmit_IT+0x48>
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	691b      	ldr	r3, [r3, #16]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d110      	bne.n	800d958 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	6a1b      	ldr	r3, [r3, #32]
 800d93a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	881b      	ldrh	r3, [r3, #0]
 800d940:	461a      	mov	r2, r3
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d94a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	6a1b      	ldr	r3, [r3, #32]
 800d950:	1c9a      	adds	r2, r3, #2
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	621a      	str	r2, [r3, #32]
 800d956:	e008      	b.n	800d96a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	6a1b      	ldr	r3, [r3, #32]
 800d95c:	1c59      	adds	r1, r3, #1
 800d95e:	687a      	ldr	r2, [r7, #4]
 800d960:	6211      	str	r1, [r2, #32]
 800d962:	781a      	ldrb	r2, [r3, #0]
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d96e:	b29b      	uxth	r3, r3
 800d970:	3b01      	subs	r3, #1
 800d972:	b29b      	uxth	r3, r3
 800d974:	687a      	ldr	r2, [r7, #4]
 800d976:	4619      	mov	r1, r3
 800d978:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d10f      	bne.n	800d99e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	68da      	ldr	r2, [r3, #12]
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d98c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	68da      	ldr	r2, [r3, #12]
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d99c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	e000      	b.n	800d9a4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d9a2:	2302      	movs	r3, #2
  }
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3714      	adds	r7, #20
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ae:	4770      	bx	lr

0800d9b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b082      	sub	sp, #8
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	68da      	ldr	r2, [r3, #12]
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d9c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2220      	movs	r2, #32
 800d9cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f7ff fe55 	bl	800d680 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d9d6:	2300      	movs	r3, #0
}
 800d9d8:	4618      	mov	r0, r3
 800d9da:	3708      	adds	r7, #8
 800d9dc:	46bd      	mov	sp, r7
 800d9de:	bd80      	pop	{r7, pc}

0800d9e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b08c      	sub	sp, #48	@ 0x30
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d9ee:	b2db      	uxtb	r3, r3
 800d9f0:	2b22      	cmp	r3, #34	@ 0x22
 800d9f2:	f040 80ae 	bne.w	800db52 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	689b      	ldr	r3, [r3, #8]
 800d9fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9fe:	d117      	bne.n	800da30 <UART_Receive_IT+0x50>
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	691b      	ldr	r3, [r3, #16]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d113      	bne.n	800da30 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800da08:	2300      	movs	r3, #0
 800da0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da10:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	685b      	ldr	r3, [r3, #4]
 800da18:	b29b      	uxth	r3, r3
 800da1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da1e:	b29a      	uxth	r2, r3
 800da20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da22:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da28:	1c9a      	adds	r2, r3, #2
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	629a      	str	r2, [r3, #40]	@ 0x28
 800da2e:	e026      	b.n	800da7e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800da36:	2300      	movs	r3, #0
 800da38:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	689b      	ldr	r3, [r3, #8]
 800da3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800da42:	d007      	beq.n	800da54 <UART_Receive_IT+0x74>
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	689b      	ldr	r3, [r3, #8]
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d10a      	bne.n	800da62 <UART_Receive_IT+0x82>
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	691b      	ldr	r3, [r3, #16]
 800da50:	2b00      	cmp	r3, #0
 800da52:	d106      	bne.n	800da62 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	685b      	ldr	r3, [r3, #4]
 800da5a:	b2da      	uxtb	r2, r3
 800da5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da5e:	701a      	strb	r2, [r3, #0]
 800da60:	e008      	b.n	800da74 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	685b      	ldr	r3, [r3, #4]
 800da68:	b2db      	uxtb	r3, r3
 800da6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da6e:	b2da      	uxtb	r2, r3
 800da70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da72:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da78:	1c5a      	adds	r2, r3, #1
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800da82:	b29b      	uxth	r3, r3
 800da84:	3b01      	subs	r3, #1
 800da86:	b29b      	uxth	r3, r3
 800da88:	687a      	ldr	r2, [r7, #4]
 800da8a:	4619      	mov	r1, r3
 800da8c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d15d      	bne.n	800db4e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	68da      	ldr	r2, [r3, #12]
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	f022 0220 	bic.w	r2, r2, #32
 800daa0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	68da      	ldr	r2, [r3, #12]
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800dab0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	695a      	ldr	r2, [r3, #20]
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	f022 0201 	bic.w	r2, r2, #1
 800dac0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	2220      	movs	r2, #32
 800dac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	2200      	movs	r2, #0
 800dace:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dad4:	2b01      	cmp	r3, #1
 800dad6:	d135      	bne.n	800db44 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	2200      	movs	r2, #0
 800dadc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	330c      	adds	r3, #12
 800dae4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dae6:	697b      	ldr	r3, [r7, #20]
 800dae8:	e853 3f00 	ldrex	r3, [r3]
 800daec:	613b      	str	r3, [r7, #16]
   return(result);
 800daee:	693b      	ldr	r3, [r7, #16]
 800daf0:	f023 0310 	bic.w	r3, r3, #16
 800daf4:	627b      	str	r3, [r7, #36]	@ 0x24
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	330c      	adds	r3, #12
 800dafc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dafe:	623a      	str	r2, [r7, #32]
 800db00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db02:	69f9      	ldr	r1, [r7, #28]
 800db04:	6a3a      	ldr	r2, [r7, #32]
 800db06:	e841 2300 	strex	r3, r2, [r1]
 800db0a:	61bb      	str	r3, [r7, #24]
   return(result);
 800db0c:	69bb      	ldr	r3, [r7, #24]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d1e5      	bne.n	800dade <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	f003 0310 	and.w	r3, r3, #16
 800db1c:	2b10      	cmp	r3, #16
 800db1e:	d10a      	bne.n	800db36 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800db20:	2300      	movs	r3, #0
 800db22:	60fb      	str	r3, [r7, #12]
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	60fb      	str	r3, [r7, #12]
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	685b      	ldr	r3, [r3, #4]
 800db32:	60fb      	str	r3, [r7, #12]
 800db34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800db3a:	4619      	mov	r1, r3
 800db3c:	6878      	ldr	r0, [r7, #4]
 800db3e:	f7ff fdb3 	bl	800d6a8 <HAL_UARTEx_RxEventCallback>
 800db42:	e002      	b.n	800db4a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800db44:	6878      	ldr	r0, [r7, #4]
 800db46:	f7f7 fc9b 	bl	8005480 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800db4a:	2300      	movs	r3, #0
 800db4c:	e002      	b.n	800db54 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800db4e:	2300      	movs	r3, #0
 800db50:	e000      	b.n	800db54 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800db52:	2302      	movs	r3, #2
  }
}
 800db54:	4618      	mov	r0, r3
 800db56:	3730      	adds	r7, #48	@ 0x30
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}

0800db5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800db5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800db60:	b0c0      	sub	sp, #256	@ 0x100
 800db62:	af00      	add	r7, sp, #0
 800db64:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800db68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	691b      	ldr	r3, [r3, #16]
 800db70:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800db74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db78:	68d9      	ldr	r1, [r3, #12]
 800db7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db7e:	681a      	ldr	r2, [r3, #0]
 800db80:	ea40 0301 	orr.w	r3, r0, r1
 800db84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800db86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db8a:	689a      	ldr	r2, [r3, #8]
 800db8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db90:	691b      	ldr	r3, [r3, #16]
 800db92:	431a      	orrs	r2, r3
 800db94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db98:	695b      	ldr	r3, [r3, #20]
 800db9a:	431a      	orrs	r2, r3
 800db9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dba0:	69db      	ldr	r3, [r3, #28]
 800dba2:	4313      	orrs	r3, r2
 800dba4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800dba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	68db      	ldr	r3, [r3, #12]
 800dbb0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800dbb4:	f021 010c 	bic.w	r1, r1, #12
 800dbb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dbbc:	681a      	ldr	r2, [r3, #0]
 800dbbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800dbc2:	430b      	orrs	r3, r1
 800dbc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800dbc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	695b      	ldr	r3, [r3, #20]
 800dbce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800dbd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dbd6:	6999      	ldr	r1, [r3, #24]
 800dbd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dbdc:	681a      	ldr	r2, [r3, #0]
 800dbde:	ea40 0301 	orr.w	r3, r0, r1
 800dbe2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800dbe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dbe8:	681a      	ldr	r2, [r3, #0]
 800dbea:	4b8f      	ldr	r3, [pc, #572]	@ (800de28 <UART_SetConfig+0x2cc>)
 800dbec:	429a      	cmp	r2, r3
 800dbee:	d005      	beq.n	800dbfc <UART_SetConfig+0xa0>
 800dbf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dbf4:	681a      	ldr	r2, [r3, #0]
 800dbf6:	4b8d      	ldr	r3, [pc, #564]	@ (800de2c <UART_SetConfig+0x2d0>)
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	d104      	bne.n	800dc06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800dbfc:	f7fe f918 	bl	800be30 <HAL_RCC_GetPCLK2Freq>
 800dc00:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800dc04:	e003      	b.n	800dc0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800dc06:	f7fe f8ff 	bl	800be08 <HAL_RCC_GetPCLK1Freq>
 800dc0a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dc0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dc12:	69db      	ldr	r3, [r3, #28]
 800dc14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dc18:	f040 810c 	bne.w	800de34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800dc1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dc20:	2200      	movs	r2, #0
 800dc22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800dc26:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800dc2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800dc2e:	4622      	mov	r2, r4
 800dc30:	462b      	mov	r3, r5
 800dc32:	1891      	adds	r1, r2, r2
 800dc34:	65b9      	str	r1, [r7, #88]	@ 0x58
 800dc36:	415b      	adcs	r3, r3
 800dc38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dc3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800dc3e:	4621      	mov	r1, r4
 800dc40:	eb12 0801 	adds.w	r8, r2, r1
 800dc44:	4629      	mov	r1, r5
 800dc46:	eb43 0901 	adc.w	r9, r3, r1
 800dc4a:	f04f 0200 	mov.w	r2, #0
 800dc4e:	f04f 0300 	mov.w	r3, #0
 800dc52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800dc56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800dc5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800dc5e:	4690      	mov	r8, r2
 800dc60:	4699      	mov	r9, r3
 800dc62:	4623      	mov	r3, r4
 800dc64:	eb18 0303 	adds.w	r3, r8, r3
 800dc68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800dc6c:	462b      	mov	r3, r5
 800dc6e:	eb49 0303 	adc.w	r3, r9, r3
 800dc72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800dc76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dc7a:	685b      	ldr	r3, [r3, #4]
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800dc82:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800dc86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800dc8a:	460b      	mov	r3, r1
 800dc8c:	18db      	adds	r3, r3, r3
 800dc8e:	653b      	str	r3, [r7, #80]	@ 0x50
 800dc90:	4613      	mov	r3, r2
 800dc92:	eb42 0303 	adc.w	r3, r2, r3
 800dc96:	657b      	str	r3, [r7, #84]	@ 0x54
 800dc98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800dc9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800dca0:	f7f3 f842 	bl	8000d28 <__aeabi_uldivmod>
 800dca4:	4602      	mov	r2, r0
 800dca6:	460b      	mov	r3, r1
 800dca8:	4b61      	ldr	r3, [pc, #388]	@ (800de30 <UART_SetConfig+0x2d4>)
 800dcaa:	fba3 2302 	umull	r2, r3, r3, r2
 800dcae:	095b      	lsrs	r3, r3, #5
 800dcb0:	011c      	lsls	r4, r3, #4
 800dcb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800dcbc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800dcc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800dcc4:	4642      	mov	r2, r8
 800dcc6:	464b      	mov	r3, r9
 800dcc8:	1891      	adds	r1, r2, r2
 800dcca:	64b9      	str	r1, [r7, #72]	@ 0x48
 800dccc:	415b      	adcs	r3, r3
 800dcce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dcd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800dcd4:	4641      	mov	r1, r8
 800dcd6:	eb12 0a01 	adds.w	sl, r2, r1
 800dcda:	4649      	mov	r1, r9
 800dcdc:	eb43 0b01 	adc.w	fp, r3, r1
 800dce0:	f04f 0200 	mov.w	r2, #0
 800dce4:	f04f 0300 	mov.w	r3, #0
 800dce8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800dcec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800dcf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dcf4:	4692      	mov	sl, r2
 800dcf6:	469b      	mov	fp, r3
 800dcf8:	4643      	mov	r3, r8
 800dcfa:	eb1a 0303 	adds.w	r3, sl, r3
 800dcfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800dd02:	464b      	mov	r3, r9
 800dd04:	eb4b 0303 	adc.w	r3, fp, r3
 800dd08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dd0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd10:	685b      	ldr	r3, [r3, #4]
 800dd12:	2200      	movs	r2, #0
 800dd14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dd18:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800dd1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800dd20:	460b      	mov	r3, r1
 800dd22:	18db      	adds	r3, r3, r3
 800dd24:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd26:	4613      	mov	r3, r2
 800dd28:	eb42 0303 	adc.w	r3, r2, r3
 800dd2c:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800dd32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800dd36:	f7f2 fff7 	bl	8000d28 <__aeabi_uldivmod>
 800dd3a:	4602      	mov	r2, r0
 800dd3c:	460b      	mov	r3, r1
 800dd3e:	4611      	mov	r1, r2
 800dd40:	4b3b      	ldr	r3, [pc, #236]	@ (800de30 <UART_SetConfig+0x2d4>)
 800dd42:	fba3 2301 	umull	r2, r3, r3, r1
 800dd46:	095b      	lsrs	r3, r3, #5
 800dd48:	2264      	movs	r2, #100	@ 0x64
 800dd4a:	fb02 f303 	mul.w	r3, r2, r3
 800dd4e:	1acb      	subs	r3, r1, r3
 800dd50:	00db      	lsls	r3, r3, #3
 800dd52:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800dd56:	4b36      	ldr	r3, [pc, #216]	@ (800de30 <UART_SetConfig+0x2d4>)
 800dd58:	fba3 2302 	umull	r2, r3, r3, r2
 800dd5c:	095b      	lsrs	r3, r3, #5
 800dd5e:	005b      	lsls	r3, r3, #1
 800dd60:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800dd64:	441c      	add	r4, r3
 800dd66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800dd70:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800dd74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800dd78:	4642      	mov	r2, r8
 800dd7a:	464b      	mov	r3, r9
 800dd7c:	1891      	adds	r1, r2, r2
 800dd7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800dd80:	415b      	adcs	r3, r3
 800dd82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800dd88:	4641      	mov	r1, r8
 800dd8a:	1851      	adds	r1, r2, r1
 800dd8c:	6339      	str	r1, [r7, #48]	@ 0x30
 800dd8e:	4649      	mov	r1, r9
 800dd90:	414b      	adcs	r3, r1
 800dd92:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd94:	f04f 0200 	mov.w	r2, #0
 800dd98:	f04f 0300 	mov.w	r3, #0
 800dd9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800dda0:	4659      	mov	r1, fp
 800dda2:	00cb      	lsls	r3, r1, #3
 800dda4:	4651      	mov	r1, sl
 800dda6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ddaa:	4651      	mov	r1, sl
 800ddac:	00ca      	lsls	r2, r1, #3
 800ddae:	4610      	mov	r0, r2
 800ddb0:	4619      	mov	r1, r3
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	4642      	mov	r2, r8
 800ddb6:	189b      	adds	r3, r3, r2
 800ddb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ddbc:	464b      	mov	r3, r9
 800ddbe:	460a      	mov	r2, r1
 800ddc0:	eb42 0303 	adc.w	r3, r2, r3
 800ddc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ddc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ddcc:	685b      	ldr	r3, [r3, #4]
 800ddce:	2200      	movs	r2, #0
 800ddd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ddd4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ddd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800dddc:	460b      	mov	r3, r1
 800ddde:	18db      	adds	r3, r3, r3
 800dde0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dde2:	4613      	mov	r3, r2
 800dde4:	eb42 0303 	adc.w	r3, r2, r3
 800dde8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ddea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ddee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ddf2:	f7f2 ff99 	bl	8000d28 <__aeabi_uldivmod>
 800ddf6:	4602      	mov	r2, r0
 800ddf8:	460b      	mov	r3, r1
 800ddfa:	4b0d      	ldr	r3, [pc, #52]	@ (800de30 <UART_SetConfig+0x2d4>)
 800ddfc:	fba3 1302 	umull	r1, r3, r3, r2
 800de00:	095b      	lsrs	r3, r3, #5
 800de02:	2164      	movs	r1, #100	@ 0x64
 800de04:	fb01 f303 	mul.w	r3, r1, r3
 800de08:	1ad3      	subs	r3, r2, r3
 800de0a:	00db      	lsls	r3, r3, #3
 800de0c:	3332      	adds	r3, #50	@ 0x32
 800de0e:	4a08      	ldr	r2, [pc, #32]	@ (800de30 <UART_SetConfig+0x2d4>)
 800de10:	fba2 2303 	umull	r2, r3, r2, r3
 800de14:	095b      	lsrs	r3, r3, #5
 800de16:	f003 0207 	and.w	r2, r3, #7
 800de1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	4422      	add	r2, r4
 800de22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800de24:	e106      	b.n	800e034 <UART_SetConfig+0x4d8>
 800de26:	bf00      	nop
 800de28:	40011000 	.word	0x40011000
 800de2c:	40011400 	.word	0x40011400
 800de30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800de34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800de38:	2200      	movs	r2, #0
 800de3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800de3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800de42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800de46:	4642      	mov	r2, r8
 800de48:	464b      	mov	r3, r9
 800de4a:	1891      	adds	r1, r2, r2
 800de4c:	6239      	str	r1, [r7, #32]
 800de4e:	415b      	adcs	r3, r3
 800de50:	627b      	str	r3, [r7, #36]	@ 0x24
 800de52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800de56:	4641      	mov	r1, r8
 800de58:	1854      	adds	r4, r2, r1
 800de5a:	4649      	mov	r1, r9
 800de5c:	eb43 0501 	adc.w	r5, r3, r1
 800de60:	f04f 0200 	mov.w	r2, #0
 800de64:	f04f 0300 	mov.w	r3, #0
 800de68:	00eb      	lsls	r3, r5, #3
 800de6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800de6e:	00e2      	lsls	r2, r4, #3
 800de70:	4614      	mov	r4, r2
 800de72:	461d      	mov	r5, r3
 800de74:	4643      	mov	r3, r8
 800de76:	18e3      	adds	r3, r4, r3
 800de78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800de7c:	464b      	mov	r3, r9
 800de7e:	eb45 0303 	adc.w	r3, r5, r3
 800de82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800de86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de8a:	685b      	ldr	r3, [r3, #4]
 800de8c:	2200      	movs	r2, #0
 800de8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800de92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800de96:	f04f 0200 	mov.w	r2, #0
 800de9a:	f04f 0300 	mov.w	r3, #0
 800de9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800dea2:	4629      	mov	r1, r5
 800dea4:	008b      	lsls	r3, r1, #2
 800dea6:	4621      	mov	r1, r4
 800dea8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800deac:	4621      	mov	r1, r4
 800deae:	008a      	lsls	r2, r1, #2
 800deb0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800deb4:	f7f2 ff38 	bl	8000d28 <__aeabi_uldivmod>
 800deb8:	4602      	mov	r2, r0
 800deba:	460b      	mov	r3, r1
 800debc:	4b60      	ldr	r3, [pc, #384]	@ (800e040 <UART_SetConfig+0x4e4>)
 800debe:	fba3 2302 	umull	r2, r3, r3, r2
 800dec2:	095b      	lsrs	r3, r3, #5
 800dec4:	011c      	lsls	r4, r3, #4
 800dec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800deca:	2200      	movs	r2, #0
 800decc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ded0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ded4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ded8:	4642      	mov	r2, r8
 800deda:	464b      	mov	r3, r9
 800dedc:	1891      	adds	r1, r2, r2
 800dede:	61b9      	str	r1, [r7, #24]
 800dee0:	415b      	adcs	r3, r3
 800dee2:	61fb      	str	r3, [r7, #28]
 800dee4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dee8:	4641      	mov	r1, r8
 800deea:	1851      	adds	r1, r2, r1
 800deec:	6139      	str	r1, [r7, #16]
 800deee:	4649      	mov	r1, r9
 800def0:	414b      	adcs	r3, r1
 800def2:	617b      	str	r3, [r7, #20]
 800def4:	f04f 0200 	mov.w	r2, #0
 800def8:	f04f 0300 	mov.w	r3, #0
 800defc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800df00:	4659      	mov	r1, fp
 800df02:	00cb      	lsls	r3, r1, #3
 800df04:	4651      	mov	r1, sl
 800df06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800df0a:	4651      	mov	r1, sl
 800df0c:	00ca      	lsls	r2, r1, #3
 800df0e:	4610      	mov	r0, r2
 800df10:	4619      	mov	r1, r3
 800df12:	4603      	mov	r3, r0
 800df14:	4642      	mov	r2, r8
 800df16:	189b      	adds	r3, r3, r2
 800df18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800df1c:	464b      	mov	r3, r9
 800df1e:	460a      	mov	r2, r1
 800df20:	eb42 0303 	adc.w	r3, r2, r3
 800df24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800df2c:	685b      	ldr	r3, [r3, #4]
 800df2e:	2200      	movs	r2, #0
 800df30:	67bb      	str	r3, [r7, #120]	@ 0x78
 800df32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800df34:	f04f 0200 	mov.w	r2, #0
 800df38:	f04f 0300 	mov.w	r3, #0
 800df3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800df40:	4649      	mov	r1, r9
 800df42:	008b      	lsls	r3, r1, #2
 800df44:	4641      	mov	r1, r8
 800df46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800df4a:	4641      	mov	r1, r8
 800df4c:	008a      	lsls	r2, r1, #2
 800df4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800df52:	f7f2 fee9 	bl	8000d28 <__aeabi_uldivmod>
 800df56:	4602      	mov	r2, r0
 800df58:	460b      	mov	r3, r1
 800df5a:	4611      	mov	r1, r2
 800df5c:	4b38      	ldr	r3, [pc, #224]	@ (800e040 <UART_SetConfig+0x4e4>)
 800df5e:	fba3 2301 	umull	r2, r3, r3, r1
 800df62:	095b      	lsrs	r3, r3, #5
 800df64:	2264      	movs	r2, #100	@ 0x64
 800df66:	fb02 f303 	mul.w	r3, r2, r3
 800df6a:	1acb      	subs	r3, r1, r3
 800df6c:	011b      	lsls	r3, r3, #4
 800df6e:	3332      	adds	r3, #50	@ 0x32
 800df70:	4a33      	ldr	r2, [pc, #204]	@ (800e040 <UART_SetConfig+0x4e4>)
 800df72:	fba2 2303 	umull	r2, r3, r2, r3
 800df76:	095b      	lsrs	r3, r3, #5
 800df78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800df7c:	441c      	add	r4, r3
 800df7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800df82:	2200      	movs	r2, #0
 800df84:	673b      	str	r3, [r7, #112]	@ 0x70
 800df86:	677a      	str	r2, [r7, #116]	@ 0x74
 800df88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800df8c:	4642      	mov	r2, r8
 800df8e:	464b      	mov	r3, r9
 800df90:	1891      	adds	r1, r2, r2
 800df92:	60b9      	str	r1, [r7, #8]
 800df94:	415b      	adcs	r3, r3
 800df96:	60fb      	str	r3, [r7, #12]
 800df98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800df9c:	4641      	mov	r1, r8
 800df9e:	1851      	adds	r1, r2, r1
 800dfa0:	6039      	str	r1, [r7, #0]
 800dfa2:	4649      	mov	r1, r9
 800dfa4:	414b      	adcs	r3, r1
 800dfa6:	607b      	str	r3, [r7, #4]
 800dfa8:	f04f 0200 	mov.w	r2, #0
 800dfac:	f04f 0300 	mov.w	r3, #0
 800dfb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800dfb4:	4659      	mov	r1, fp
 800dfb6:	00cb      	lsls	r3, r1, #3
 800dfb8:	4651      	mov	r1, sl
 800dfba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800dfbe:	4651      	mov	r1, sl
 800dfc0:	00ca      	lsls	r2, r1, #3
 800dfc2:	4610      	mov	r0, r2
 800dfc4:	4619      	mov	r1, r3
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	4642      	mov	r2, r8
 800dfca:	189b      	adds	r3, r3, r2
 800dfcc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dfce:	464b      	mov	r3, r9
 800dfd0:	460a      	mov	r2, r1
 800dfd2:	eb42 0303 	adc.w	r3, r2, r3
 800dfd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dfd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dfdc:	685b      	ldr	r3, [r3, #4]
 800dfde:	2200      	movs	r2, #0
 800dfe0:	663b      	str	r3, [r7, #96]	@ 0x60
 800dfe2:	667a      	str	r2, [r7, #100]	@ 0x64
 800dfe4:	f04f 0200 	mov.w	r2, #0
 800dfe8:	f04f 0300 	mov.w	r3, #0
 800dfec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800dff0:	4649      	mov	r1, r9
 800dff2:	008b      	lsls	r3, r1, #2
 800dff4:	4641      	mov	r1, r8
 800dff6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800dffa:	4641      	mov	r1, r8
 800dffc:	008a      	lsls	r2, r1, #2
 800dffe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800e002:	f7f2 fe91 	bl	8000d28 <__aeabi_uldivmod>
 800e006:	4602      	mov	r2, r0
 800e008:	460b      	mov	r3, r1
 800e00a:	4b0d      	ldr	r3, [pc, #52]	@ (800e040 <UART_SetConfig+0x4e4>)
 800e00c:	fba3 1302 	umull	r1, r3, r3, r2
 800e010:	095b      	lsrs	r3, r3, #5
 800e012:	2164      	movs	r1, #100	@ 0x64
 800e014:	fb01 f303 	mul.w	r3, r1, r3
 800e018:	1ad3      	subs	r3, r2, r3
 800e01a:	011b      	lsls	r3, r3, #4
 800e01c:	3332      	adds	r3, #50	@ 0x32
 800e01e:	4a08      	ldr	r2, [pc, #32]	@ (800e040 <UART_SetConfig+0x4e4>)
 800e020:	fba2 2303 	umull	r2, r3, r2, r3
 800e024:	095b      	lsrs	r3, r3, #5
 800e026:	f003 020f 	and.w	r2, r3, #15
 800e02a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	4422      	add	r2, r4
 800e032:	609a      	str	r2, [r3, #8]
}
 800e034:	bf00      	nop
 800e036:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800e03a:	46bd      	mov	sp, r7
 800e03c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e040:	51eb851f 	.word	0x51eb851f

0800e044 <__cvt>:
 800e044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e048:	ec57 6b10 	vmov	r6, r7, d0
 800e04c:	2f00      	cmp	r7, #0
 800e04e:	460c      	mov	r4, r1
 800e050:	4619      	mov	r1, r3
 800e052:	463b      	mov	r3, r7
 800e054:	bfbb      	ittet	lt
 800e056:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e05a:	461f      	movlt	r7, r3
 800e05c:	2300      	movge	r3, #0
 800e05e:	232d      	movlt	r3, #45	@ 0x2d
 800e060:	700b      	strb	r3, [r1, #0]
 800e062:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e064:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e068:	4691      	mov	r9, r2
 800e06a:	f023 0820 	bic.w	r8, r3, #32
 800e06e:	bfbc      	itt	lt
 800e070:	4632      	movlt	r2, r6
 800e072:	4616      	movlt	r6, r2
 800e074:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e078:	d005      	beq.n	800e086 <__cvt+0x42>
 800e07a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e07e:	d100      	bne.n	800e082 <__cvt+0x3e>
 800e080:	3401      	adds	r4, #1
 800e082:	2102      	movs	r1, #2
 800e084:	e000      	b.n	800e088 <__cvt+0x44>
 800e086:	2103      	movs	r1, #3
 800e088:	ab03      	add	r3, sp, #12
 800e08a:	9301      	str	r3, [sp, #4]
 800e08c:	ab02      	add	r3, sp, #8
 800e08e:	9300      	str	r3, [sp, #0]
 800e090:	ec47 6b10 	vmov	d0, r6, r7
 800e094:	4653      	mov	r3, sl
 800e096:	4622      	mov	r2, r4
 800e098:	f000 ff4e 	bl	800ef38 <_dtoa_r>
 800e09c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e0a0:	4605      	mov	r5, r0
 800e0a2:	d119      	bne.n	800e0d8 <__cvt+0x94>
 800e0a4:	f019 0f01 	tst.w	r9, #1
 800e0a8:	d00e      	beq.n	800e0c8 <__cvt+0x84>
 800e0aa:	eb00 0904 	add.w	r9, r0, r4
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	4630      	mov	r0, r6
 800e0b4:	4639      	mov	r1, r7
 800e0b6:	f7f2 fd07 	bl	8000ac8 <__aeabi_dcmpeq>
 800e0ba:	b108      	cbz	r0, 800e0c0 <__cvt+0x7c>
 800e0bc:	f8cd 900c 	str.w	r9, [sp, #12]
 800e0c0:	2230      	movs	r2, #48	@ 0x30
 800e0c2:	9b03      	ldr	r3, [sp, #12]
 800e0c4:	454b      	cmp	r3, r9
 800e0c6:	d31e      	bcc.n	800e106 <__cvt+0xc2>
 800e0c8:	9b03      	ldr	r3, [sp, #12]
 800e0ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e0cc:	1b5b      	subs	r3, r3, r5
 800e0ce:	4628      	mov	r0, r5
 800e0d0:	6013      	str	r3, [r2, #0]
 800e0d2:	b004      	add	sp, #16
 800e0d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e0dc:	eb00 0904 	add.w	r9, r0, r4
 800e0e0:	d1e5      	bne.n	800e0ae <__cvt+0x6a>
 800e0e2:	7803      	ldrb	r3, [r0, #0]
 800e0e4:	2b30      	cmp	r3, #48	@ 0x30
 800e0e6:	d10a      	bne.n	800e0fe <__cvt+0xba>
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	4630      	mov	r0, r6
 800e0ee:	4639      	mov	r1, r7
 800e0f0:	f7f2 fcea 	bl	8000ac8 <__aeabi_dcmpeq>
 800e0f4:	b918      	cbnz	r0, 800e0fe <__cvt+0xba>
 800e0f6:	f1c4 0401 	rsb	r4, r4, #1
 800e0fa:	f8ca 4000 	str.w	r4, [sl]
 800e0fe:	f8da 3000 	ldr.w	r3, [sl]
 800e102:	4499      	add	r9, r3
 800e104:	e7d3      	b.n	800e0ae <__cvt+0x6a>
 800e106:	1c59      	adds	r1, r3, #1
 800e108:	9103      	str	r1, [sp, #12]
 800e10a:	701a      	strb	r2, [r3, #0]
 800e10c:	e7d9      	b.n	800e0c2 <__cvt+0x7e>

0800e10e <__exponent>:
 800e10e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e110:	2900      	cmp	r1, #0
 800e112:	bfba      	itte	lt
 800e114:	4249      	neglt	r1, r1
 800e116:	232d      	movlt	r3, #45	@ 0x2d
 800e118:	232b      	movge	r3, #43	@ 0x2b
 800e11a:	2909      	cmp	r1, #9
 800e11c:	7002      	strb	r2, [r0, #0]
 800e11e:	7043      	strb	r3, [r0, #1]
 800e120:	dd29      	ble.n	800e176 <__exponent+0x68>
 800e122:	f10d 0307 	add.w	r3, sp, #7
 800e126:	461d      	mov	r5, r3
 800e128:	270a      	movs	r7, #10
 800e12a:	461a      	mov	r2, r3
 800e12c:	fbb1 f6f7 	udiv	r6, r1, r7
 800e130:	fb07 1416 	mls	r4, r7, r6, r1
 800e134:	3430      	adds	r4, #48	@ 0x30
 800e136:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e13a:	460c      	mov	r4, r1
 800e13c:	2c63      	cmp	r4, #99	@ 0x63
 800e13e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e142:	4631      	mov	r1, r6
 800e144:	dcf1      	bgt.n	800e12a <__exponent+0x1c>
 800e146:	3130      	adds	r1, #48	@ 0x30
 800e148:	1e94      	subs	r4, r2, #2
 800e14a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e14e:	1c41      	adds	r1, r0, #1
 800e150:	4623      	mov	r3, r4
 800e152:	42ab      	cmp	r3, r5
 800e154:	d30a      	bcc.n	800e16c <__exponent+0x5e>
 800e156:	f10d 0309 	add.w	r3, sp, #9
 800e15a:	1a9b      	subs	r3, r3, r2
 800e15c:	42ac      	cmp	r4, r5
 800e15e:	bf88      	it	hi
 800e160:	2300      	movhi	r3, #0
 800e162:	3302      	adds	r3, #2
 800e164:	4403      	add	r3, r0
 800e166:	1a18      	subs	r0, r3, r0
 800e168:	b003      	add	sp, #12
 800e16a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e16c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e170:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e174:	e7ed      	b.n	800e152 <__exponent+0x44>
 800e176:	2330      	movs	r3, #48	@ 0x30
 800e178:	3130      	adds	r1, #48	@ 0x30
 800e17a:	7083      	strb	r3, [r0, #2]
 800e17c:	70c1      	strb	r1, [r0, #3]
 800e17e:	1d03      	adds	r3, r0, #4
 800e180:	e7f1      	b.n	800e166 <__exponent+0x58>
	...

0800e184 <_printf_float>:
 800e184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e188:	b08d      	sub	sp, #52	@ 0x34
 800e18a:	460c      	mov	r4, r1
 800e18c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e190:	4616      	mov	r6, r2
 800e192:	461f      	mov	r7, r3
 800e194:	4605      	mov	r5, r0
 800e196:	f000 fdcd 	bl	800ed34 <_localeconv_r>
 800e19a:	6803      	ldr	r3, [r0, #0]
 800e19c:	9304      	str	r3, [sp, #16]
 800e19e:	4618      	mov	r0, r3
 800e1a0:	f7f2 f866 	bl	8000270 <strlen>
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800e1a8:	f8d8 3000 	ldr.w	r3, [r8]
 800e1ac:	9005      	str	r0, [sp, #20]
 800e1ae:	3307      	adds	r3, #7
 800e1b0:	f023 0307 	bic.w	r3, r3, #7
 800e1b4:	f103 0208 	add.w	r2, r3, #8
 800e1b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e1bc:	f8d4 b000 	ldr.w	fp, [r4]
 800e1c0:	f8c8 2000 	str.w	r2, [r8]
 800e1c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e1c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e1cc:	9307      	str	r3, [sp, #28]
 800e1ce:	f8cd 8018 	str.w	r8, [sp, #24]
 800e1d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e1d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e1da:	4b9c      	ldr	r3, [pc, #624]	@ (800e44c <_printf_float+0x2c8>)
 800e1dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e1e0:	f7f2 fca4 	bl	8000b2c <__aeabi_dcmpun>
 800e1e4:	bb70      	cbnz	r0, 800e244 <_printf_float+0xc0>
 800e1e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e1ea:	4b98      	ldr	r3, [pc, #608]	@ (800e44c <_printf_float+0x2c8>)
 800e1ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e1f0:	f7f2 fc7e 	bl	8000af0 <__aeabi_dcmple>
 800e1f4:	bb30      	cbnz	r0, 800e244 <_printf_float+0xc0>
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	4640      	mov	r0, r8
 800e1fc:	4649      	mov	r1, r9
 800e1fe:	f7f2 fc6d 	bl	8000adc <__aeabi_dcmplt>
 800e202:	b110      	cbz	r0, 800e20a <_printf_float+0x86>
 800e204:	232d      	movs	r3, #45	@ 0x2d
 800e206:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e20a:	4a91      	ldr	r2, [pc, #580]	@ (800e450 <_printf_float+0x2cc>)
 800e20c:	4b91      	ldr	r3, [pc, #580]	@ (800e454 <_printf_float+0x2d0>)
 800e20e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e212:	bf8c      	ite	hi
 800e214:	4690      	movhi	r8, r2
 800e216:	4698      	movls	r8, r3
 800e218:	2303      	movs	r3, #3
 800e21a:	6123      	str	r3, [r4, #16]
 800e21c:	f02b 0304 	bic.w	r3, fp, #4
 800e220:	6023      	str	r3, [r4, #0]
 800e222:	f04f 0900 	mov.w	r9, #0
 800e226:	9700      	str	r7, [sp, #0]
 800e228:	4633      	mov	r3, r6
 800e22a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e22c:	4621      	mov	r1, r4
 800e22e:	4628      	mov	r0, r5
 800e230:	f000 f9d2 	bl	800e5d8 <_printf_common>
 800e234:	3001      	adds	r0, #1
 800e236:	f040 808d 	bne.w	800e354 <_printf_float+0x1d0>
 800e23a:	f04f 30ff 	mov.w	r0, #4294967295
 800e23e:	b00d      	add	sp, #52	@ 0x34
 800e240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e244:	4642      	mov	r2, r8
 800e246:	464b      	mov	r3, r9
 800e248:	4640      	mov	r0, r8
 800e24a:	4649      	mov	r1, r9
 800e24c:	f7f2 fc6e 	bl	8000b2c <__aeabi_dcmpun>
 800e250:	b140      	cbz	r0, 800e264 <_printf_float+0xe0>
 800e252:	464b      	mov	r3, r9
 800e254:	2b00      	cmp	r3, #0
 800e256:	bfbc      	itt	lt
 800e258:	232d      	movlt	r3, #45	@ 0x2d
 800e25a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e25e:	4a7e      	ldr	r2, [pc, #504]	@ (800e458 <_printf_float+0x2d4>)
 800e260:	4b7e      	ldr	r3, [pc, #504]	@ (800e45c <_printf_float+0x2d8>)
 800e262:	e7d4      	b.n	800e20e <_printf_float+0x8a>
 800e264:	6863      	ldr	r3, [r4, #4]
 800e266:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e26a:	9206      	str	r2, [sp, #24]
 800e26c:	1c5a      	adds	r2, r3, #1
 800e26e:	d13b      	bne.n	800e2e8 <_printf_float+0x164>
 800e270:	2306      	movs	r3, #6
 800e272:	6063      	str	r3, [r4, #4]
 800e274:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e278:	2300      	movs	r3, #0
 800e27a:	6022      	str	r2, [r4, #0]
 800e27c:	9303      	str	r3, [sp, #12]
 800e27e:	ab0a      	add	r3, sp, #40	@ 0x28
 800e280:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e284:	ab09      	add	r3, sp, #36	@ 0x24
 800e286:	9300      	str	r3, [sp, #0]
 800e288:	6861      	ldr	r1, [r4, #4]
 800e28a:	ec49 8b10 	vmov	d0, r8, r9
 800e28e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e292:	4628      	mov	r0, r5
 800e294:	f7ff fed6 	bl	800e044 <__cvt>
 800e298:	9b06      	ldr	r3, [sp, #24]
 800e29a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e29c:	2b47      	cmp	r3, #71	@ 0x47
 800e29e:	4680      	mov	r8, r0
 800e2a0:	d129      	bne.n	800e2f6 <_printf_float+0x172>
 800e2a2:	1cc8      	adds	r0, r1, #3
 800e2a4:	db02      	blt.n	800e2ac <_printf_float+0x128>
 800e2a6:	6863      	ldr	r3, [r4, #4]
 800e2a8:	4299      	cmp	r1, r3
 800e2aa:	dd41      	ble.n	800e330 <_printf_float+0x1ac>
 800e2ac:	f1aa 0a02 	sub.w	sl, sl, #2
 800e2b0:	fa5f fa8a 	uxtb.w	sl, sl
 800e2b4:	3901      	subs	r1, #1
 800e2b6:	4652      	mov	r2, sl
 800e2b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e2bc:	9109      	str	r1, [sp, #36]	@ 0x24
 800e2be:	f7ff ff26 	bl	800e10e <__exponent>
 800e2c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e2c4:	1813      	adds	r3, r2, r0
 800e2c6:	2a01      	cmp	r2, #1
 800e2c8:	4681      	mov	r9, r0
 800e2ca:	6123      	str	r3, [r4, #16]
 800e2cc:	dc02      	bgt.n	800e2d4 <_printf_float+0x150>
 800e2ce:	6822      	ldr	r2, [r4, #0]
 800e2d0:	07d2      	lsls	r2, r2, #31
 800e2d2:	d501      	bpl.n	800e2d8 <_printf_float+0x154>
 800e2d4:	3301      	adds	r3, #1
 800e2d6:	6123      	str	r3, [r4, #16]
 800e2d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d0a2      	beq.n	800e226 <_printf_float+0xa2>
 800e2e0:	232d      	movs	r3, #45	@ 0x2d
 800e2e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e2e6:	e79e      	b.n	800e226 <_printf_float+0xa2>
 800e2e8:	9a06      	ldr	r2, [sp, #24]
 800e2ea:	2a47      	cmp	r2, #71	@ 0x47
 800e2ec:	d1c2      	bne.n	800e274 <_printf_float+0xf0>
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d1c0      	bne.n	800e274 <_printf_float+0xf0>
 800e2f2:	2301      	movs	r3, #1
 800e2f4:	e7bd      	b.n	800e272 <_printf_float+0xee>
 800e2f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e2fa:	d9db      	bls.n	800e2b4 <_printf_float+0x130>
 800e2fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e300:	d118      	bne.n	800e334 <_printf_float+0x1b0>
 800e302:	2900      	cmp	r1, #0
 800e304:	6863      	ldr	r3, [r4, #4]
 800e306:	dd0b      	ble.n	800e320 <_printf_float+0x19c>
 800e308:	6121      	str	r1, [r4, #16]
 800e30a:	b913      	cbnz	r3, 800e312 <_printf_float+0x18e>
 800e30c:	6822      	ldr	r2, [r4, #0]
 800e30e:	07d0      	lsls	r0, r2, #31
 800e310:	d502      	bpl.n	800e318 <_printf_float+0x194>
 800e312:	3301      	adds	r3, #1
 800e314:	440b      	add	r3, r1
 800e316:	6123      	str	r3, [r4, #16]
 800e318:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e31a:	f04f 0900 	mov.w	r9, #0
 800e31e:	e7db      	b.n	800e2d8 <_printf_float+0x154>
 800e320:	b913      	cbnz	r3, 800e328 <_printf_float+0x1a4>
 800e322:	6822      	ldr	r2, [r4, #0]
 800e324:	07d2      	lsls	r2, r2, #31
 800e326:	d501      	bpl.n	800e32c <_printf_float+0x1a8>
 800e328:	3302      	adds	r3, #2
 800e32a:	e7f4      	b.n	800e316 <_printf_float+0x192>
 800e32c:	2301      	movs	r3, #1
 800e32e:	e7f2      	b.n	800e316 <_printf_float+0x192>
 800e330:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e336:	4299      	cmp	r1, r3
 800e338:	db05      	blt.n	800e346 <_printf_float+0x1c2>
 800e33a:	6823      	ldr	r3, [r4, #0]
 800e33c:	6121      	str	r1, [r4, #16]
 800e33e:	07d8      	lsls	r0, r3, #31
 800e340:	d5ea      	bpl.n	800e318 <_printf_float+0x194>
 800e342:	1c4b      	adds	r3, r1, #1
 800e344:	e7e7      	b.n	800e316 <_printf_float+0x192>
 800e346:	2900      	cmp	r1, #0
 800e348:	bfd4      	ite	le
 800e34a:	f1c1 0202 	rsble	r2, r1, #2
 800e34e:	2201      	movgt	r2, #1
 800e350:	4413      	add	r3, r2
 800e352:	e7e0      	b.n	800e316 <_printf_float+0x192>
 800e354:	6823      	ldr	r3, [r4, #0]
 800e356:	055a      	lsls	r2, r3, #21
 800e358:	d407      	bmi.n	800e36a <_printf_float+0x1e6>
 800e35a:	6923      	ldr	r3, [r4, #16]
 800e35c:	4642      	mov	r2, r8
 800e35e:	4631      	mov	r1, r6
 800e360:	4628      	mov	r0, r5
 800e362:	47b8      	blx	r7
 800e364:	3001      	adds	r0, #1
 800e366:	d12b      	bne.n	800e3c0 <_printf_float+0x23c>
 800e368:	e767      	b.n	800e23a <_printf_float+0xb6>
 800e36a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e36e:	f240 80dd 	bls.w	800e52c <_printf_float+0x3a8>
 800e372:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e376:	2200      	movs	r2, #0
 800e378:	2300      	movs	r3, #0
 800e37a:	f7f2 fba5 	bl	8000ac8 <__aeabi_dcmpeq>
 800e37e:	2800      	cmp	r0, #0
 800e380:	d033      	beq.n	800e3ea <_printf_float+0x266>
 800e382:	4a37      	ldr	r2, [pc, #220]	@ (800e460 <_printf_float+0x2dc>)
 800e384:	2301      	movs	r3, #1
 800e386:	4631      	mov	r1, r6
 800e388:	4628      	mov	r0, r5
 800e38a:	47b8      	blx	r7
 800e38c:	3001      	adds	r0, #1
 800e38e:	f43f af54 	beq.w	800e23a <_printf_float+0xb6>
 800e392:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e396:	4543      	cmp	r3, r8
 800e398:	db02      	blt.n	800e3a0 <_printf_float+0x21c>
 800e39a:	6823      	ldr	r3, [r4, #0]
 800e39c:	07d8      	lsls	r0, r3, #31
 800e39e:	d50f      	bpl.n	800e3c0 <_printf_float+0x23c>
 800e3a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e3a4:	4631      	mov	r1, r6
 800e3a6:	4628      	mov	r0, r5
 800e3a8:	47b8      	blx	r7
 800e3aa:	3001      	adds	r0, #1
 800e3ac:	f43f af45 	beq.w	800e23a <_printf_float+0xb6>
 800e3b0:	f04f 0900 	mov.w	r9, #0
 800e3b4:	f108 38ff 	add.w	r8, r8, #4294967295
 800e3b8:	f104 0a1a 	add.w	sl, r4, #26
 800e3bc:	45c8      	cmp	r8, r9
 800e3be:	dc09      	bgt.n	800e3d4 <_printf_float+0x250>
 800e3c0:	6823      	ldr	r3, [r4, #0]
 800e3c2:	079b      	lsls	r3, r3, #30
 800e3c4:	f100 8103 	bmi.w	800e5ce <_printf_float+0x44a>
 800e3c8:	68e0      	ldr	r0, [r4, #12]
 800e3ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3cc:	4298      	cmp	r0, r3
 800e3ce:	bfb8      	it	lt
 800e3d0:	4618      	movlt	r0, r3
 800e3d2:	e734      	b.n	800e23e <_printf_float+0xba>
 800e3d4:	2301      	movs	r3, #1
 800e3d6:	4652      	mov	r2, sl
 800e3d8:	4631      	mov	r1, r6
 800e3da:	4628      	mov	r0, r5
 800e3dc:	47b8      	blx	r7
 800e3de:	3001      	adds	r0, #1
 800e3e0:	f43f af2b 	beq.w	800e23a <_printf_float+0xb6>
 800e3e4:	f109 0901 	add.w	r9, r9, #1
 800e3e8:	e7e8      	b.n	800e3bc <_printf_float+0x238>
 800e3ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	dc39      	bgt.n	800e464 <_printf_float+0x2e0>
 800e3f0:	4a1b      	ldr	r2, [pc, #108]	@ (800e460 <_printf_float+0x2dc>)
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	4631      	mov	r1, r6
 800e3f6:	4628      	mov	r0, r5
 800e3f8:	47b8      	blx	r7
 800e3fa:	3001      	adds	r0, #1
 800e3fc:	f43f af1d 	beq.w	800e23a <_printf_float+0xb6>
 800e400:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e404:	ea59 0303 	orrs.w	r3, r9, r3
 800e408:	d102      	bne.n	800e410 <_printf_float+0x28c>
 800e40a:	6823      	ldr	r3, [r4, #0]
 800e40c:	07d9      	lsls	r1, r3, #31
 800e40e:	d5d7      	bpl.n	800e3c0 <_printf_float+0x23c>
 800e410:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e414:	4631      	mov	r1, r6
 800e416:	4628      	mov	r0, r5
 800e418:	47b8      	blx	r7
 800e41a:	3001      	adds	r0, #1
 800e41c:	f43f af0d 	beq.w	800e23a <_printf_float+0xb6>
 800e420:	f04f 0a00 	mov.w	sl, #0
 800e424:	f104 0b1a 	add.w	fp, r4, #26
 800e428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e42a:	425b      	negs	r3, r3
 800e42c:	4553      	cmp	r3, sl
 800e42e:	dc01      	bgt.n	800e434 <_printf_float+0x2b0>
 800e430:	464b      	mov	r3, r9
 800e432:	e793      	b.n	800e35c <_printf_float+0x1d8>
 800e434:	2301      	movs	r3, #1
 800e436:	465a      	mov	r2, fp
 800e438:	4631      	mov	r1, r6
 800e43a:	4628      	mov	r0, r5
 800e43c:	47b8      	blx	r7
 800e43e:	3001      	adds	r0, #1
 800e440:	f43f aefb 	beq.w	800e23a <_printf_float+0xb6>
 800e444:	f10a 0a01 	add.w	sl, sl, #1
 800e448:	e7ee      	b.n	800e428 <_printf_float+0x2a4>
 800e44a:	bf00      	nop
 800e44c:	7fefffff 	.word	0x7fefffff
 800e450:	08012a90 	.word	0x08012a90
 800e454:	08012a8c 	.word	0x08012a8c
 800e458:	08012a98 	.word	0x08012a98
 800e45c:	08012a94 	.word	0x08012a94
 800e460:	08012a9c 	.word	0x08012a9c
 800e464:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e466:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e46a:	4553      	cmp	r3, sl
 800e46c:	bfa8      	it	ge
 800e46e:	4653      	movge	r3, sl
 800e470:	2b00      	cmp	r3, #0
 800e472:	4699      	mov	r9, r3
 800e474:	dc36      	bgt.n	800e4e4 <_printf_float+0x360>
 800e476:	f04f 0b00 	mov.w	fp, #0
 800e47a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e47e:	f104 021a 	add.w	r2, r4, #26
 800e482:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e484:	9306      	str	r3, [sp, #24]
 800e486:	eba3 0309 	sub.w	r3, r3, r9
 800e48a:	455b      	cmp	r3, fp
 800e48c:	dc31      	bgt.n	800e4f2 <_printf_float+0x36e>
 800e48e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e490:	459a      	cmp	sl, r3
 800e492:	dc3a      	bgt.n	800e50a <_printf_float+0x386>
 800e494:	6823      	ldr	r3, [r4, #0]
 800e496:	07da      	lsls	r2, r3, #31
 800e498:	d437      	bmi.n	800e50a <_printf_float+0x386>
 800e49a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e49c:	ebaa 0903 	sub.w	r9, sl, r3
 800e4a0:	9b06      	ldr	r3, [sp, #24]
 800e4a2:	ebaa 0303 	sub.w	r3, sl, r3
 800e4a6:	4599      	cmp	r9, r3
 800e4a8:	bfa8      	it	ge
 800e4aa:	4699      	movge	r9, r3
 800e4ac:	f1b9 0f00 	cmp.w	r9, #0
 800e4b0:	dc33      	bgt.n	800e51a <_printf_float+0x396>
 800e4b2:	f04f 0800 	mov.w	r8, #0
 800e4b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e4ba:	f104 0b1a 	add.w	fp, r4, #26
 800e4be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4c0:	ebaa 0303 	sub.w	r3, sl, r3
 800e4c4:	eba3 0309 	sub.w	r3, r3, r9
 800e4c8:	4543      	cmp	r3, r8
 800e4ca:	f77f af79 	ble.w	800e3c0 <_printf_float+0x23c>
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	465a      	mov	r2, fp
 800e4d2:	4631      	mov	r1, r6
 800e4d4:	4628      	mov	r0, r5
 800e4d6:	47b8      	blx	r7
 800e4d8:	3001      	adds	r0, #1
 800e4da:	f43f aeae 	beq.w	800e23a <_printf_float+0xb6>
 800e4de:	f108 0801 	add.w	r8, r8, #1
 800e4e2:	e7ec      	b.n	800e4be <_printf_float+0x33a>
 800e4e4:	4642      	mov	r2, r8
 800e4e6:	4631      	mov	r1, r6
 800e4e8:	4628      	mov	r0, r5
 800e4ea:	47b8      	blx	r7
 800e4ec:	3001      	adds	r0, #1
 800e4ee:	d1c2      	bne.n	800e476 <_printf_float+0x2f2>
 800e4f0:	e6a3      	b.n	800e23a <_printf_float+0xb6>
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	4631      	mov	r1, r6
 800e4f6:	4628      	mov	r0, r5
 800e4f8:	9206      	str	r2, [sp, #24]
 800e4fa:	47b8      	blx	r7
 800e4fc:	3001      	adds	r0, #1
 800e4fe:	f43f ae9c 	beq.w	800e23a <_printf_float+0xb6>
 800e502:	9a06      	ldr	r2, [sp, #24]
 800e504:	f10b 0b01 	add.w	fp, fp, #1
 800e508:	e7bb      	b.n	800e482 <_printf_float+0x2fe>
 800e50a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e50e:	4631      	mov	r1, r6
 800e510:	4628      	mov	r0, r5
 800e512:	47b8      	blx	r7
 800e514:	3001      	adds	r0, #1
 800e516:	d1c0      	bne.n	800e49a <_printf_float+0x316>
 800e518:	e68f      	b.n	800e23a <_printf_float+0xb6>
 800e51a:	9a06      	ldr	r2, [sp, #24]
 800e51c:	464b      	mov	r3, r9
 800e51e:	4442      	add	r2, r8
 800e520:	4631      	mov	r1, r6
 800e522:	4628      	mov	r0, r5
 800e524:	47b8      	blx	r7
 800e526:	3001      	adds	r0, #1
 800e528:	d1c3      	bne.n	800e4b2 <_printf_float+0x32e>
 800e52a:	e686      	b.n	800e23a <_printf_float+0xb6>
 800e52c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e530:	f1ba 0f01 	cmp.w	sl, #1
 800e534:	dc01      	bgt.n	800e53a <_printf_float+0x3b6>
 800e536:	07db      	lsls	r3, r3, #31
 800e538:	d536      	bpl.n	800e5a8 <_printf_float+0x424>
 800e53a:	2301      	movs	r3, #1
 800e53c:	4642      	mov	r2, r8
 800e53e:	4631      	mov	r1, r6
 800e540:	4628      	mov	r0, r5
 800e542:	47b8      	blx	r7
 800e544:	3001      	adds	r0, #1
 800e546:	f43f ae78 	beq.w	800e23a <_printf_float+0xb6>
 800e54a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e54e:	4631      	mov	r1, r6
 800e550:	4628      	mov	r0, r5
 800e552:	47b8      	blx	r7
 800e554:	3001      	adds	r0, #1
 800e556:	f43f ae70 	beq.w	800e23a <_printf_float+0xb6>
 800e55a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e55e:	2200      	movs	r2, #0
 800e560:	2300      	movs	r3, #0
 800e562:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e566:	f7f2 faaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800e56a:	b9c0      	cbnz	r0, 800e59e <_printf_float+0x41a>
 800e56c:	4653      	mov	r3, sl
 800e56e:	f108 0201 	add.w	r2, r8, #1
 800e572:	4631      	mov	r1, r6
 800e574:	4628      	mov	r0, r5
 800e576:	47b8      	blx	r7
 800e578:	3001      	adds	r0, #1
 800e57a:	d10c      	bne.n	800e596 <_printf_float+0x412>
 800e57c:	e65d      	b.n	800e23a <_printf_float+0xb6>
 800e57e:	2301      	movs	r3, #1
 800e580:	465a      	mov	r2, fp
 800e582:	4631      	mov	r1, r6
 800e584:	4628      	mov	r0, r5
 800e586:	47b8      	blx	r7
 800e588:	3001      	adds	r0, #1
 800e58a:	f43f ae56 	beq.w	800e23a <_printf_float+0xb6>
 800e58e:	f108 0801 	add.w	r8, r8, #1
 800e592:	45d0      	cmp	r8, sl
 800e594:	dbf3      	blt.n	800e57e <_printf_float+0x3fa>
 800e596:	464b      	mov	r3, r9
 800e598:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e59c:	e6df      	b.n	800e35e <_printf_float+0x1da>
 800e59e:	f04f 0800 	mov.w	r8, #0
 800e5a2:	f104 0b1a 	add.w	fp, r4, #26
 800e5a6:	e7f4      	b.n	800e592 <_printf_float+0x40e>
 800e5a8:	2301      	movs	r3, #1
 800e5aa:	4642      	mov	r2, r8
 800e5ac:	e7e1      	b.n	800e572 <_printf_float+0x3ee>
 800e5ae:	2301      	movs	r3, #1
 800e5b0:	464a      	mov	r2, r9
 800e5b2:	4631      	mov	r1, r6
 800e5b4:	4628      	mov	r0, r5
 800e5b6:	47b8      	blx	r7
 800e5b8:	3001      	adds	r0, #1
 800e5ba:	f43f ae3e 	beq.w	800e23a <_printf_float+0xb6>
 800e5be:	f108 0801 	add.w	r8, r8, #1
 800e5c2:	68e3      	ldr	r3, [r4, #12]
 800e5c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e5c6:	1a5b      	subs	r3, r3, r1
 800e5c8:	4543      	cmp	r3, r8
 800e5ca:	dcf0      	bgt.n	800e5ae <_printf_float+0x42a>
 800e5cc:	e6fc      	b.n	800e3c8 <_printf_float+0x244>
 800e5ce:	f04f 0800 	mov.w	r8, #0
 800e5d2:	f104 0919 	add.w	r9, r4, #25
 800e5d6:	e7f4      	b.n	800e5c2 <_printf_float+0x43e>

0800e5d8 <_printf_common>:
 800e5d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e5dc:	4616      	mov	r6, r2
 800e5de:	4698      	mov	r8, r3
 800e5e0:	688a      	ldr	r2, [r1, #8]
 800e5e2:	690b      	ldr	r3, [r1, #16]
 800e5e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e5e8:	4293      	cmp	r3, r2
 800e5ea:	bfb8      	it	lt
 800e5ec:	4613      	movlt	r3, r2
 800e5ee:	6033      	str	r3, [r6, #0]
 800e5f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e5f4:	4607      	mov	r7, r0
 800e5f6:	460c      	mov	r4, r1
 800e5f8:	b10a      	cbz	r2, 800e5fe <_printf_common+0x26>
 800e5fa:	3301      	adds	r3, #1
 800e5fc:	6033      	str	r3, [r6, #0]
 800e5fe:	6823      	ldr	r3, [r4, #0]
 800e600:	0699      	lsls	r1, r3, #26
 800e602:	bf42      	ittt	mi
 800e604:	6833      	ldrmi	r3, [r6, #0]
 800e606:	3302      	addmi	r3, #2
 800e608:	6033      	strmi	r3, [r6, #0]
 800e60a:	6825      	ldr	r5, [r4, #0]
 800e60c:	f015 0506 	ands.w	r5, r5, #6
 800e610:	d106      	bne.n	800e620 <_printf_common+0x48>
 800e612:	f104 0a19 	add.w	sl, r4, #25
 800e616:	68e3      	ldr	r3, [r4, #12]
 800e618:	6832      	ldr	r2, [r6, #0]
 800e61a:	1a9b      	subs	r3, r3, r2
 800e61c:	42ab      	cmp	r3, r5
 800e61e:	dc26      	bgt.n	800e66e <_printf_common+0x96>
 800e620:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e624:	6822      	ldr	r2, [r4, #0]
 800e626:	3b00      	subs	r3, #0
 800e628:	bf18      	it	ne
 800e62a:	2301      	movne	r3, #1
 800e62c:	0692      	lsls	r2, r2, #26
 800e62e:	d42b      	bmi.n	800e688 <_printf_common+0xb0>
 800e630:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e634:	4641      	mov	r1, r8
 800e636:	4638      	mov	r0, r7
 800e638:	47c8      	blx	r9
 800e63a:	3001      	adds	r0, #1
 800e63c:	d01e      	beq.n	800e67c <_printf_common+0xa4>
 800e63e:	6823      	ldr	r3, [r4, #0]
 800e640:	6922      	ldr	r2, [r4, #16]
 800e642:	f003 0306 	and.w	r3, r3, #6
 800e646:	2b04      	cmp	r3, #4
 800e648:	bf02      	ittt	eq
 800e64a:	68e5      	ldreq	r5, [r4, #12]
 800e64c:	6833      	ldreq	r3, [r6, #0]
 800e64e:	1aed      	subeq	r5, r5, r3
 800e650:	68a3      	ldr	r3, [r4, #8]
 800e652:	bf0c      	ite	eq
 800e654:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e658:	2500      	movne	r5, #0
 800e65a:	4293      	cmp	r3, r2
 800e65c:	bfc4      	itt	gt
 800e65e:	1a9b      	subgt	r3, r3, r2
 800e660:	18ed      	addgt	r5, r5, r3
 800e662:	2600      	movs	r6, #0
 800e664:	341a      	adds	r4, #26
 800e666:	42b5      	cmp	r5, r6
 800e668:	d11a      	bne.n	800e6a0 <_printf_common+0xc8>
 800e66a:	2000      	movs	r0, #0
 800e66c:	e008      	b.n	800e680 <_printf_common+0xa8>
 800e66e:	2301      	movs	r3, #1
 800e670:	4652      	mov	r2, sl
 800e672:	4641      	mov	r1, r8
 800e674:	4638      	mov	r0, r7
 800e676:	47c8      	blx	r9
 800e678:	3001      	adds	r0, #1
 800e67a:	d103      	bne.n	800e684 <_printf_common+0xac>
 800e67c:	f04f 30ff 	mov.w	r0, #4294967295
 800e680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e684:	3501      	adds	r5, #1
 800e686:	e7c6      	b.n	800e616 <_printf_common+0x3e>
 800e688:	18e1      	adds	r1, r4, r3
 800e68a:	1c5a      	adds	r2, r3, #1
 800e68c:	2030      	movs	r0, #48	@ 0x30
 800e68e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e692:	4422      	add	r2, r4
 800e694:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e698:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e69c:	3302      	adds	r3, #2
 800e69e:	e7c7      	b.n	800e630 <_printf_common+0x58>
 800e6a0:	2301      	movs	r3, #1
 800e6a2:	4622      	mov	r2, r4
 800e6a4:	4641      	mov	r1, r8
 800e6a6:	4638      	mov	r0, r7
 800e6a8:	47c8      	blx	r9
 800e6aa:	3001      	adds	r0, #1
 800e6ac:	d0e6      	beq.n	800e67c <_printf_common+0xa4>
 800e6ae:	3601      	adds	r6, #1
 800e6b0:	e7d9      	b.n	800e666 <_printf_common+0x8e>
	...

0800e6b4 <_printf_i>:
 800e6b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e6b8:	7e0f      	ldrb	r7, [r1, #24]
 800e6ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e6bc:	2f78      	cmp	r7, #120	@ 0x78
 800e6be:	4691      	mov	r9, r2
 800e6c0:	4680      	mov	r8, r0
 800e6c2:	460c      	mov	r4, r1
 800e6c4:	469a      	mov	sl, r3
 800e6c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e6ca:	d807      	bhi.n	800e6dc <_printf_i+0x28>
 800e6cc:	2f62      	cmp	r7, #98	@ 0x62
 800e6ce:	d80a      	bhi.n	800e6e6 <_printf_i+0x32>
 800e6d0:	2f00      	cmp	r7, #0
 800e6d2:	f000 80d1 	beq.w	800e878 <_printf_i+0x1c4>
 800e6d6:	2f58      	cmp	r7, #88	@ 0x58
 800e6d8:	f000 80b8 	beq.w	800e84c <_printf_i+0x198>
 800e6dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e6e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e6e4:	e03a      	b.n	800e75c <_printf_i+0xa8>
 800e6e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e6ea:	2b15      	cmp	r3, #21
 800e6ec:	d8f6      	bhi.n	800e6dc <_printf_i+0x28>
 800e6ee:	a101      	add	r1, pc, #4	@ (adr r1, 800e6f4 <_printf_i+0x40>)
 800e6f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e6f4:	0800e74d 	.word	0x0800e74d
 800e6f8:	0800e761 	.word	0x0800e761
 800e6fc:	0800e6dd 	.word	0x0800e6dd
 800e700:	0800e6dd 	.word	0x0800e6dd
 800e704:	0800e6dd 	.word	0x0800e6dd
 800e708:	0800e6dd 	.word	0x0800e6dd
 800e70c:	0800e761 	.word	0x0800e761
 800e710:	0800e6dd 	.word	0x0800e6dd
 800e714:	0800e6dd 	.word	0x0800e6dd
 800e718:	0800e6dd 	.word	0x0800e6dd
 800e71c:	0800e6dd 	.word	0x0800e6dd
 800e720:	0800e85f 	.word	0x0800e85f
 800e724:	0800e78b 	.word	0x0800e78b
 800e728:	0800e819 	.word	0x0800e819
 800e72c:	0800e6dd 	.word	0x0800e6dd
 800e730:	0800e6dd 	.word	0x0800e6dd
 800e734:	0800e881 	.word	0x0800e881
 800e738:	0800e6dd 	.word	0x0800e6dd
 800e73c:	0800e78b 	.word	0x0800e78b
 800e740:	0800e6dd 	.word	0x0800e6dd
 800e744:	0800e6dd 	.word	0x0800e6dd
 800e748:	0800e821 	.word	0x0800e821
 800e74c:	6833      	ldr	r3, [r6, #0]
 800e74e:	1d1a      	adds	r2, r3, #4
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	6032      	str	r2, [r6, #0]
 800e754:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e758:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e75c:	2301      	movs	r3, #1
 800e75e:	e09c      	b.n	800e89a <_printf_i+0x1e6>
 800e760:	6833      	ldr	r3, [r6, #0]
 800e762:	6820      	ldr	r0, [r4, #0]
 800e764:	1d19      	adds	r1, r3, #4
 800e766:	6031      	str	r1, [r6, #0]
 800e768:	0606      	lsls	r6, r0, #24
 800e76a:	d501      	bpl.n	800e770 <_printf_i+0xbc>
 800e76c:	681d      	ldr	r5, [r3, #0]
 800e76e:	e003      	b.n	800e778 <_printf_i+0xc4>
 800e770:	0645      	lsls	r5, r0, #25
 800e772:	d5fb      	bpl.n	800e76c <_printf_i+0xb8>
 800e774:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e778:	2d00      	cmp	r5, #0
 800e77a:	da03      	bge.n	800e784 <_printf_i+0xd0>
 800e77c:	232d      	movs	r3, #45	@ 0x2d
 800e77e:	426d      	negs	r5, r5
 800e780:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e784:	4858      	ldr	r0, [pc, #352]	@ (800e8e8 <_printf_i+0x234>)
 800e786:	230a      	movs	r3, #10
 800e788:	e011      	b.n	800e7ae <_printf_i+0xfa>
 800e78a:	6821      	ldr	r1, [r4, #0]
 800e78c:	6833      	ldr	r3, [r6, #0]
 800e78e:	0608      	lsls	r0, r1, #24
 800e790:	f853 5b04 	ldr.w	r5, [r3], #4
 800e794:	d402      	bmi.n	800e79c <_printf_i+0xe8>
 800e796:	0649      	lsls	r1, r1, #25
 800e798:	bf48      	it	mi
 800e79a:	b2ad      	uxthmi	r5, r5
 800e79c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e79e:	4852      	ldr	r0, [pc, #328]	@ (800e8e8 <_printf_i+0x234>)
 800e7a0:	6033      	str	r3, [r6, #0]
 800e7a2:	bf14      	ite	ne
 800e7a4:	230a      	movne	r3, #10
 800e7a6:	2308      	moveq	r3, #8
 800e7a8:	2100      	movs	r1, #0
 800e7aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e7ae:	6866      	ldr	r6, [r4, #4]
 800e7b0:	60a6      	str	r6, [r4, #8]
 800e7b2:	2e00      	cmp	r6, #0
 800e7b4:	db05      	blt.n	800e7c2 <_printf_i+0x10e>
 800e7b6:	6821      	ldr	r1, [r4, #0]
 800e7b8:	432e      	orrs	r6, r5
 800e7ba:	f021 0104 	bic.w	r1, r1, #4
 800e7be:	6021      	str	r1, [r4, #0]
 800e7c0:	d04b      	beq.n	800e85a <_printf_i+0x1a6>
 800e7c2:	4616      	mov	r6, r2
 800e7c4:	fbb5 f1f3 	udiv	r1, r5, r3
 800e7c8:	fb03 5711 	mls	r7, r3, r1, r5
 800e7cc:	5dc7      	ldrb	r7, [r0, r7]
 800e7ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e7d2:	462f      	mov	r7, r5
 800e7d4:	42bb      	cmp	r3, r7
 800e7d6:	460d      	mov	r5, r1
 800e7d8:	d9f4      	bls.n	800e7c4 <_printf_i+0x110>
 800e7da:	2b08      	cmp	r3, #8
 800e7dc:	d10b      	bne.n	800e7f6 <_printf_i+0x142>
 800e7de:	6823      	ldr	r3, [r4, #0]
 800e7e0:	07df      	lsls	r7, r3, #31
 800e7e2:	d508      	bpl.n	800e7f6 <_printf_i+0x142>
 800e7e4:	6923      	ldr	r3, [r4, #16]
 800e7e6:	6861      	ldr	r1, [r4, #4]
 800e7e8:	4299      	cmp	r1, r3
 800e7ea:	bfde      	ittt	le
 800e7ec:	2330      	movle	r3, #48	@ 0x30
 800e7ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e7f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e7f6:	1b92      	subs	r2, r2, r6
 800e7f8:	6122      	str	r2, [r4, #16]
 800e7fa:	f8cd a000 	str.w	sl, [sp]
 800e7fe:	464b      	mov	r3, r9
 800e800:	aa03      	add	r2, sp, #12
 800e802:	4621      	mov	r1, r4
 800e804:	4640      	mov	r0, r8
 800e806:	f7ff fee7 	bl	800e5d8 <_printf_common>
 800e80a:	3001      	adds	r0, #1
 800e80c:	d14a      	bne.n	800e8a4 <_printf_i+0x1f0>
 800e80e:	f04f 30ff 	mov.w	r0, #4294967295
 800e812:	b004      	add	sp, #16
 800e814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e818:	6823      	ldr	r3, [r4, #0]
 800e81a:	f043 0320 	orr.w	r3, r3, #32
 800e81e:	6023      	str	r3, [r4, #0]
 800e820:	4832      	ldr	r0, [pc, #200]	@ (800e8ec <_printf_i+0x238>)
 800e822:	2778      	movs	r7, #120	@ 0x78
 800e824:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e828:	6823      	ldr	r3, [r4, #0]
 800e82a:	6831      	ldr	r1, [r6, #0]
 800e82c:	061f      	lsls	r7, r3, #24
 800e82e:	f851 5b04 	ldr.w	r5, [r1], #4
 800e832:	d402      	bmi.n	800e83a <_printf_i+0x186>
 800e834:	065f      	lsls	r7, r3, #25
 800e836:	bf48      	it	mi
 800e838:	b2ad      	uxthmi	r5, r5
 800e83a:	6031      	str	r1, [r6, #0]
 800e83c:	07d9      	lsls	r1, r3, #31
 800e83e:	bf44      	itt	mi
 800e840:	f043 0320 	orrmi.w	r3, r3, #32
 800e844:	6023      	strmi	r3, [r4, #0]
 800e846:	b11d      	cbz	r5, 800e850 <_printf_i+0x19c>
 800e848:	2310      	movs	r3, #16
 800e84a:	e7ad      	b.n	800e7a8 <_printf_i+0xf4>
 800e84c:	4826      	ldr	r0, [pc, #152]	@ (800e8e8 <_printf_i+0x234>)
 800e84e:	e7e9      	b.n	800e824 <_printf_i+0x170>
 800e850:	6823      	ldr	r3, [r4, #0]
 800e852:	f023 0320 	bic.w	r3, r3, #32
 800e856:	6023      	str	r3, [r4, #0]
 800e858:	e7f6      	b.n	800e848 <_printf_i+0x194>
 800e85a:	4616      	mov	r6, r2
 800e85c:	e7bd      	b.n	800e7da <_printf_i+0x126>
 800e85e:	6833      	ldr	r3, [r6, #0]
 800e860:	6825      	ldr	r5, [r4, #0]
 800e862:	6961      	ldr	r1, [r4, #20]
 800e864:	1d18      	adds	r0, r3, #4
 800e866:	6030      	str	r0, [r6, #0]
 800e868:	062e      	lsls	r6, r5, #24
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	d501      	bpl.n	800e872 <_printf_i+0x1be>
 800e86e:	6019      	str	r1, [r3, #0]
 800e870:	e002      	b.n	800e878 <_printf_i+0x1c4>
 800e872:	0668      	lsls	r0, r5, #25
 800e874:	d5fb      	bpl.n	800e86e <_printf_i+0x1ba>
 800e876:	8019      	strh	r1, [r3, #0]
 800e878:	2300      	movs	r3, #0
 800e87a:	6123      	str	r3, [r4, #16]
 800e87c:	4616      	mov	r6, r2
 800e87e:	e7bc      	b.n	800e7fa <_printf_i+0x146>
 800e880:	6833      	ldr	r3, [r6, #0]
 800e882:	1d1a      	adds	r2, r3, #4
 800e884:	6032      	str	r2, [r6, #0]
 800e886:	681e      	ldr	r6, [r3, #0]
 800e888:	6862      	ldr	r2, [r4, #4]
 800e88a:	2100      	movs	r1, #0
 800e88c:	4630      	mov	r0, r6
 800e88e:	f7f1 fc9f 	bl	80001d0 <memchr>
 800e892:	b108      	cbz	r0, 800e898 <_printf_i+0x1e4>
 800e894:	1b80      	subs	r0, r0, r6
 800e896:	6060      	str	r0, [r4, #4]
 800e898:	6863      	ldr	r3, [r4, #4]
 800e89a:	6123      	str	r3, [r4, #16]
 800e89c:	2300      	movs	r3, #0
 800e89e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e8a2:	e7aa      	b.n	800e7fa <_printf_i+0x146>
 800e8a4:	6923      	ldr	r3, [r4, #16]
 800e8a6:	4632      	mov	r2, r6
 800e8a8:	4649      	mov	r1, r9
 800e8aa:	4640      	mov	r0, r8
 800e8ac:	47d0      	blx	sl
 800e8ae:	3001      	adds	r0, #1
 800e8b0:	d0ad      	beq.n	800e80e <_printf_i+0x15a>
 800e8b2:	6823      	ldr	r3, [r4, #0]
 800e8b4:	079b      	lsls	r3, r3, #30
 800e8b6:	d413      	bmi.n	800e8e0 <_printf_i+0x22c>
 800e8b8:	68e0      	ldr	r0, [r4, #12]
 800e8ba:	9b03      	ldr	r3, [sp, #12]
 800e8bc:	4298      	cmp	r0, r3
 800e8be:	bfb8      	it	lt
 800e8c0:	4618      	movlt	r0, r3
 800e8c2:	e7a6      	b.n	800e812 <_printf_i+0x15e>
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	4632      	mov	r2, r6
 800e8c8:	4649      	mov	r1, r9
 800e8ca:	4640      	mov	r0, r8
 800e8cc:	47d0      	blx	sl
 800e8ce:	3001      	adds	r0, #1
 800e8d0:	d09d      	beq.n	800e80e <_printf_i+0x15a>
 800e8d2:	3501      	adds	r5, #1
 800e8d4:	68e3      	ldr	r3, [r4, #12]
 800e8d6:	9903      	ldr	r1, [sp, #12]
 800e8d8:	1a5b      	subs	r3, r3, r1
 800e8da:	42ab      	cmp	r3, r5
 800e8dc:	dcf2      	bgt.n	800e8c4 <_printf_i+0x210>
 800e8de:	e7eb      	b.n	800e8b8 <_printf_i+0x204>
 800e8e0:	2500      	movs	r5, #0
 800e8e2:	f104 0619 	add.w	r6, r4, #25
 800e8e6:	e7f5      	b.n	800e8d4 <_printf_i+0x220>
 800e8e8:	08012a9e 	.word	0x08012a9e
 800e8ec:	08012aaf 	.word	0x08012aaf

0800e8f0 <std>:
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	b510      	push	{r4, lr}
 800e8f4:	4604      	mov	r4, r0
 800e8f6:	e9c0 3300 	strd	r3, r3, [r0]
 800e8fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e8fe:	6083      	str	r3, [r0, #8]
 800e900:	8181      	strh	r1, [r0, #12]
 800e902:	6643      	str	r3, [r0, #100]	@ 0x64
 800e904:	81c2      	strh	r2, [r0, #14]
 800e906:	6183      	str	r3, [r0, #24]
 800e908:	4619      	mov	r1, r3
 800e90a:	2208      	movs	r2, #8
 800e90c:	305c      	adds	r0, #92	@ 0x5c
 800e90e:	f000 fa09 	bl	800ed24 <memset>
 800e912:	4b0d      	ldr	r3, [pc, #52]	@ (800e948 <std+0x58>)
 800e914:	6263      	str	r3, [r4, #36]	@ 0x24
 800e916:	4b0d      	ldr	r3, [pc, #52]	@ (800e94c <std+0x5c>)
 800e918:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e91a:	4b0d      	ldr	r3, [pc, #52]	@ (800e950 <std+0x60>)
 800e91c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e91e:	4b0d      	ldr	r3, [pc, #52]	@ (800e954 <std+0x64>)
 800e920:	6323      	str	r3, [r4, #48]	@ 0x30
 800e922:	4b0d      	ldr	r3, [pc, #52]	@ (800e958 <std+0x68>)
 800e924:	6224      	str	r4, [r4, #32]
 800e926:	429c      	cmp	r4, r3
 800e928:	d006      	beq.n	800e938 <std+0x48>
 800e92a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e92e:	4294      	cmp	r4, r2
 800e930:	d002      	beq.n	800e938 <std+0x48>
 800e932:	33d0      	adds	r3, #208	@ 0xd0
 800e934:	429c      	cmp	r4, r3
 800e936:	d105      	bne.n	800e944 <std+0x54>
 800e938:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e93c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e940:	f000 ba6c 	b.w	800ee1c <__retarget_lock_init_recursive>
 800e944:	bd10      	pop	{r4, pc}
 800e946:	bf00      	nop
 800e948:	0800eb55 	.word	0x0800eb55
 800e94c:	0800eb77 	.word	0x0800eb77
 800e950:	0800ebaf 	.word	0x0800ebaf
 800e954:	0800ebd3 	.word	0x0800ebd3
 800e958:	20000a40 	.word	0x20000a40

0800e95c <stdio_exit_handler>:
 800e95c:	4a02      	ldr	r2, [pc, #8]	@ (800e968 <stdio_exit_handler+0xc>)
 800e95e:	4903      	ldr	r1, [pc, #12]	@ (800e96c <stdio_exit_handler+0x10>)
 800e960:	4803      	ldr	r0, [pc, #12]	@ (800e970 <stdio_exit_handler+0x14>)
 800e962:	f000 b869 	b.w	800ea38 <_fwalk_sglue>
 800e966:	bf00      	nop
 800e968:	200000e0 	.word	0x200000e0
 800e96c:	08010759 	.word	0x08010759
 800e970:	200000f0 	.word	0x200000f0

0800e974 <cleanup_stdio>:
 800e974:	6841      	ldr	r1, [r0, #4]
 800e976:	4b0c      	ldr	r3, [pc, #48]	@ (800e9a8 <cleanup_stdio+0x34>)
 800e978:	4299      	cmp	r1, r3
 800e97a:	b510      	push	{r4, lr}
 800e97c:	4604      	mov	r4, r0
 800e97e:	d001      	beq.n	800e984 <cleanup_stdio+0x10>
 800e980:	f001 feea 	bl	8010758 <_fflush_r>
 800e984:	68a1      	ldr	r1, [r4, #8]
 800e986:	4b09      	ldr	r3, [pc, #36]	@ (800e9ac <cleanup_stdio+0x38>)
 800e988:	4299      	cmp	r1, r3
 800e98a:	d002      	beq.n	800e992 <cleanup_stdio+0x1e>
 800e98c:	4620      	mov	r0, r4
 800e98e:	f001 fee3 	bl	8010758 <_fflush_r>
 800e992:	68e1      	ldr	r1, [r4, #12]
 800e994:	4b06      	ldr	r3, [pc, #24]	@ (800e9b0 <cleanup_stdio+0x3c>)
 800e996:	4299      	cmp	r1, r3
 800e998:	d004      	beq.n	800e9a4 <cleanup_stdio+0x30>
 800e99a:	4620      	mov	r0, r4
 800e99c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9a0:	f001 beda 	b.w	8010758 <_fflush_r>
 800e9a4:	bd10      	pop	{r4, pc}
 800e9a6:	bf00      	nop
 800e9a8:	20000a40 	.word	0x20000a40
 800e9ac:	20000aa8 	.word	0x20000aa8
 800e9b0:	20000b10 	.word	0x20000b10

0800e9b4 <global_stdio_init.part.0>:
 800e9b4:	b510      	push	{r4, lr}
 800e9b6:	4b0b      	ldr	r3, [pc, #44]	@ (800e9e4 <global_stdio_init.part.0+0x30>)
 800e9b8:	4c0b      	ldr	r4, [pc, #44]	@ (800e9e8 <global_stdio_init.part.0+0x34>)
 800e9ba:	4a0c      	ldr	r2, [pc, #48]	@ (800e9ec <global_stdio_init.part.0+0x38>)
 800e9bc:	601a      	str	r2, [r3, #0]
 800e9be:	4620      	mov	r0, r4
 800e9c0:	2200      	movs	r2, #0
 800e9c2:	2104      	movs	r1, #4
 800e9c4:	f7ff ff94 	bl	800e8f0 <std>
 800e9c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e9cc:	2201      	movs	r2, #1
 800e9ce:	2109      	movs	r1, #9
 800e9d0:	f7ff ff8e 	bl	800e8f0 <std>
 800e9d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e9d8:	2202      	movs	r2, #2
 800e9da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9de:	2112      	movs	r1, #18
 800e9e0:	f7ff bf86 	b.w	800e8f0 <std>
 800e9e4:	20000b78 	.word	0x20000b78
 800e9e8:	20000a40 	.word	0x20000a40
 800e9ec:	0800e95d 	.word	0x0800e95d

0800e9f0 <__sfp_lock_acquire>:
 800e9f0:	4801      	ldr	r0, [pc, #4]	@ (800e9f8 <__sfp_lock_acquire+0x8>)
 800e9f2:	f000 ba14 	b.w	800ee1e <__retarget_lock_acquire_recursive>
 800e9f6:	bf00      	nop
 800e9f8:	20000b81 	.word	0x20000b81

0800e9fc <__sfp_lock_release>:
 800e9fc:	4801      	ldr	r0, [pc, #4]	@ (800ea04 <__sfp_lock_release+0x8>)
 800e9fe:	f000 ba0f 	b.w	800ee20 <__retarget_lock_release_recursive>
 800ea02:	bf00      	nop
 800ea04:	20000b81 	.word	0x20000b81

0800ea08 <__sinit>:
 800ea08:	b510      	push	{r4, lr}
 800ea0a:	4604      	mov	r4, r0
 800ea0c:	f7ff fff0 	bl	800e9f0 <__sfp_lock_acquire>
 800ea10:	6a23      	ldr	r3, [r4, #32]
 800ea12:	b11b      	cbz	r3, 800ea1c <__sinit+0x14>
 800ea14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea18:	f7ff bff0 	b.w	800e9fc <__sfp_lock_release>
 800ea1c:	4b04      	ldr	r3, [pc, #16]	@ (800ea30 <__sinit+0x28>)
 800ea1e:	6223      	str	r3, [r4, #32]
 800ea20:	4b04      	ldr	r3, [pc, #16]	@ (800ea34 <__sinit+0x2c>)
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d1f5      	bne.n	800ea14 <__sinit+0xc>
 800ea28:	f7ff ffc4 	bl	800e9b4 <global_stdio_init.part.0>
 800ea2c:	e7f2      	b.n	800ea14 <__sinit+0xc>
 800ea2e:	bf00      	nop
 800ea30:	0800e975 	.word	0x0800e975
 800ea34:	20000b78 	.word	0x20000b78

0800ea38 <_fwalk_sglue>:
 800ea38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea3c:	4607      	mov	r7, r0
 800ea3e:	4688      	mov	r8, r1
 800ea40:	4614      	mov	r4, r2
 800ea42:	2600      	movs	r6, #0
 800ea44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ea48:	f1b9 0901 	subs.w	r9, r9, #1
 800ea4c:	d505      	bpl.n	800ea5a <_fwalk_sglue+0x22>
 800ea4e:	6824      	ldr	r4, [r4, #0]
 800ea50:	2c00      	cmp	r4, #0
 800ea52:	d1f7      	bne.n	800ea44 <_fwalk_sglue+0xc>
 800ea54:	4630      	mov	r0, r6
 800ea56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea5a:	89ab      	ldrh	r3, [r5, #12]
 800ea5c:	2b01      	cmp	r3, #1
 800ea5e:	d907      	bls.n	800ea70 <_fwalk_sglue+0x38>
 800ea60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ea64:	3301      	adds	r3, #1
 800ea66:	d003      	beq.n	800ea70 <_fwalk_sglue+0x38>
 800ea68:	4629      	mov	r1, r5
 800ea6a:	4638      	mov	r0, r7
 800ea6c:	47c0      	blx	r8
 800ea6e:	4306      	orrs	r6, r0
 800ea70:	3568      	adds	r5, #104	@ 0x68
 800ea72:	e7e9      	b.n	800ea48 <_fwalk_sglue+0x10>

0800ea74 <iprintf>:
 800ea74:	b40f      	push	{r0, r1, r2, r3}
 800ea76:	b507      	push	{r0, r1, r2, lr}
 800ea78:	4906      	ldr	r1, [pc, #24]	@ (800ea94 <iprintf+0x20>)
 800ea7a:	ab04      	add	r3, sp, #16
 800ea7c:	6808      	ldr	r0, [r1, #0]
 800ea7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea82:	6881      	ldr	r1, [r0, #8]
 800ea84:	9301      	str	r3, [sp, #4]
 800ea86:	f001 fccb 	bl	8010420 <_vfiprintf_r>
 800ea8a:	b003      	add	sp, #12
 800ea8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea90:	b004      	add	sp, #16
 800ea92:	4770      	bx	lr
 800ea94:	200000ec 	.word	0x200000ec

0800ea98 <_puts_r>:
 800ea98:	6a03      	ldr	r3, [r0, #32]
 800ea9a:	b570      	push	{r4, r5, r6, lr}
 800ea9c:	6884      	ldr	r4, [r0, #8]
 800ea9e:	4605      	mov	r5, r0
 800eaa0:	460e      	mov	r6, r1
 800eaa2:	b90b      	cbnz	r3, 800eaa8 <_puts_r+0x10>
 800eaa4:	f7ff ffb0 	bl	800ea08 <__sinit>
 800eaa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eaaa:	07db      	lsls	r3, r3, #31
 800eaac:	d405      	bmi.n	800eaba <_puts_r+0x22>
 800eaae:	89a3      	ldrh	r3, [r4, #12]
 800eab0:	0598      	lsls	r0, r3, #22
 800eab2:	d402      	bmi.n	800eaba <_puts_r+0x22>
 800eab4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eab6:	f000 f9b2 	bl	800ee1e <__retarget_lock_acquire_recursive>
 800eaba:	89a3      	ldrh	r3, [r4, #12]
 800eabc:	0719      	lsls	r1, r3, #28
 800eabe:	d502      	bpl.n	800eac6 <_puts_r+0x2e>
 800eac0:	6923      	ldr	r3, [r4, #16]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d135      	bne.n	800eb32 <_puts_r+0x9a>
 800eac6:	4621      	mov	r1, r4
 800eac8:	4628      	mov	r0, r5
 800eaca:	f000 f8c5 	bl	800ec58 <__swsetup_r>
 800eace:	b380      	cbz	r0, 800eb32 <_puts_r+0x9a>
 800ead0:	f04f 35ff 	mov.w	r5, #4294967295
 800ead4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ead6:	07da      	lsls	r2, r3, #31
 800ead8:	d405      	bmi.n	800eae6 <_puts_r+0x4e>
 800eada:	89a3      	ldrh	r3, [r4, #12]
 800eadc:	059b      	lsls	r3, r3, #22
 800eade:	d402      	bmi.n	800eae6 <_puts_r+0x4e>
 800eae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eae2:	f000 f99d 	bl	800ee20 <__retarget_lock_release_recursive>
 800eae6:	4628      	mov	r0, r5
 800eae8:	bd70      	pop	{r4, r5, r6, pc}
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	da04      	bge.n	800eaf8 <_puts_r+0x60>
 800eaee:	69a2      	ldr	r2, [r4, #24]
 800eaf0:	429a      	cmp	r2, r3
 800eaf2:	dc17      	bgt.n	800eb24 <_puts_r+0x8c>
 800eaf4:	290a      	cmp	r1, #10
 800eaf6:	d015      	beq.n	800eb24 <_puts_r+0x8c>
 800eaf8:	6823      	ldr	r3, [r4, #0]
 800eafa:	1c5a      	adds	r2, r3, #1
 800eafc:	6022      	str	r2, [r4, #0]
 800eafe:	7019      	strb	r1, [r3, #0]
 800eb00:	68a3      	ldr	r3, [r4, #8]
 800eb02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800eb06:	3b01      	subs	r3, #1
 800eb08:	60a3      	str	r3, [r4, #8]
 800eb0a:	2900      	cmp	r1, #0
 800eb0c:	d1ed      	bne.n	800eaea <_puts_r+0x52>
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	da11      	bge.n	800eb36 <_puts_r+0x9e>
 800eb12:	4622      	mov	r2, r4
 800eb14:	210a      	movs	r1, #10
 800eb16:	4628      	mov	r0, r5
 800eb18:	f000 f85f 	bl	800ebda <__swbuf_r>
 800eb1c:	3001      	adds	r0, #1
 800eb1e:	d0d7      	beq.n	800ead0 <_puts_r+0x38>
 800eb20:	250a      	movs	r5, #10
 800eb22:	e7d7      	b.n	800ead4 <_puts_r+0x3c>
 800eb24:	4622      	mov	r2, r4
 800eb26:	4628      	mov	r0, r5
 800eb28:	f000 f857 	bl	800ebda <__swbuf_r>
 800eb2c:	3001      	adds	r0, #1
 800eb2e:	d1e7      	bne.n	800eb00 <_puts_r+0x68>
 800eb30:	e7ce      	b.n	800ead0 <_puts_r+0x38>
 800eb32:	3e01      	subs	r6, #1
 800eb34:	e7e4      	b.n	800eb00 <_puts_r+0x68>
 800eb36:	6823      	ldr	r3, [r4, #0]
 800eb38:	1c5a      	adds	r2, r3, #1
 800eb3a:	6022      	str	r2, [r4, #0]
 800eb3c:	220a      	movs	r2, #10
 800eb3e:	701a      	strb	r2, [r3, #0]
 800eb40:	e7ee      	b.n	800eb20 <_puts_r+0x88>
	...

0800eb44 <puts>:
 800eb44:	4b02      	ldr	r3, [pc, #8]	@ (800eb50 <puts+0xc>)
 800eb46:	4601      	mov	r1, r0
 800eb48:	6818      	ldr	r0, [r3, #0]
 800eb4a:	f7ff bfa5 	b.w	800ea98 <_puts_r>
 800eb4e:	bf00      	nop
 800eb50:	200000ec 	.word	0x200000ec

0800eb54 <__sread>:
 800eb54:	b510      	push	{r4, lr}
 800eb56:	460c      	mov	r4, r1
 800eb58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb5c:	f000 f910 	bl	800ed80 <_read_r>
 800eb60:	2800      	cmp	r0, #0
 800eb62:	bfab      	itete	ge
 800eb64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800eb66:	89a3      	ldrhlt	r3, [r4, #12]
 800eb68:	181b      	addge	r3, r3, r0
 800eb6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800eb6e:	bfac      	ite	ge
 800eb70:	6563      	strge	r3, [r4, #84]	@ 0x54
 800eb72:	81a3      	strhlt	r3, [r4, #12]
 800eb74:	bd10      	pop	{r4, pc}

0800eb76 <__swrite>:
 800eb76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb7a:	461f      	mov	r7, r3
 800eb7c:	898b      	ldrh	r3, [r1, #12]
 800eb7e:	05db      	lsls	r3, r3, #23
 800eb80:	4605      	mov	r5, r0
 800eb82:	460c      	mov	r4, r1
 800eb84:	4616      	mov	r6, r2
 800eb86:	d505      	bpl.n	800eb94 <__swrite+0x1e>
 800eb88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb8c:	2302      	movs	r3, #2
 800eb8e:	2200      	movs	r2, #0
 800eb90:	f000 f8e4 	bl	800ed5c <_lseek_r>
 800eb94:	89a3      	ldrh	r3, [r4, #12]
 800eb96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eb9e:	81a3      	strh	r3, [r4, #12]
 800eba0:	4632      	mov	r2, r6
 800eba2:	463b      	mov	r3, r7
 800eba4:	4628      	mov	r0, r5
 800eba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ebaa:	f000 b8fb 	b.w	800eda4 <_write_r>

0800ebae <__sseek>:
 800ebae:	b510      	push	{r4, lr}
 800ebb0:	460c      	mov	r4, r1
 800ebb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebb6:	f000 f8d1 	bl	800ed5c <_lseek_r>
 800ebba:	1c43      	adds	r3, r0, #1
 800ebbc:	89a3      	ldrh	r3, [r4, #12]
 800ebbe:	bf15      	itete	ne
 800ebc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ebc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ebc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ebca:	81a3      	strheq	r3, [r4, #12]
 800ebcc:	bf18      	it	ne
 800ebce:	81a3      	strhne	r3, [r4, #12]
 800ebd0:	bd10      	pop	{r4, pc}

0800ebd2 <__sclose>:
 800ebd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebd6:	f000 b8b1 	b.w	800ed3c <_close_r>

0800ebda <__swbuf_r>:
 800ebda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebdc:	460e      	mov	r6, r1
 800ebde:	4614      	mov	r4, r2
 800ebe0:	4605      	mov	r5, r0
 800ebe2:	b118      	cbz	r0, 800ebec <__swbuf_r+0x12>
 800ebe4:	6a03      	ldr	r3, [r0, #32]
 800ebe6:	b90b      	cbnz	r3, 800ebec <__swbuf_r+0x12>
 800ebe8:	f7ff ff0e 	bl	800ea08 <__sinit>
 800ebec:	69a3      	ldr	r3, [r4, #24]
 800ebee:	60a3      	str	r3, [r4, #8]
 800ebf0:	89a3      	ldrh	r3, [r4, #12]
 800ebf2:	071a      	lsls	r2, r3, #28
 800ebf4:	d501      	bpl.n	800ebfa <__swbuf_r+0x20>
 800ebf6:	6923      	ldr	r3, [r4, #16]
 800ebf8:	b943      	cbnz	r3, 800ec0c <__swbuf_r+0x32>
 800ebfa:	4621      	mov	r1, r4
 800ebfc:	4628      	mov	r0, r5
 800ebfe:	f000 f82b 	bl	800ec58 <__swsetup_r>
 800ec02:	b118      	cbz	r0, 800ec0c <__swbuf_r+0x32>
 800ec04:	f04f 37ff 	mov.w	r7, #4294967295
 800ec08:	4638      	mov	r0, r7
 800ec0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec0c:	6823      	ldr	r3, [r4, #0]
 800ec0e:	6922      	ldr	r2, [r4, #16]
 800ec10:	1a98      	subs	r0, r3, r2
 800ec12:	6963      	ldr	r3, [r4, #20]
 800ec14:	b2f6      	uxtb	r6, r6
 800ec16:	4283      	cmp	r3, r0
 800ec18:	4637      	mov	r7, r6
 800ec1a:	dc05      	bgt.n	800ec28 <__swbuf_r+0x4e>
 800ec1c:	4621      	mov	r1, r4
 800ec1e:	4628      	mov	r0, r5
 800ec20:	f001 fd9a 	bl	8010758 <_fflush_r>
 800ec24:	2800      	cmp	r0, #0
 800ec26:	d1ed      	bne.n	800ec04 <__swbuf_r+0x2a>
 800ec28:	68a3      	ldr	r3, [r4, #8]
 800ec2a:	3b01      	subs	r3, #1
 800ec2c:	60a3      	str	r3, [r4, #8]
 800ec2e:	6823      	ldr	r3, [r4, #0]
 800ec30:	1c5a      	adds	r2, r3, #1
 800ec32:	6022      	str	r2, [r4, #0]
 800ec34:	701e      	strb	r6, [r3, #0]
 800ec36:	6962      	ldr	r2, [r4, #20]
 800ec38:	1c43      	adds	r3, r0, #1
 800ec3a:	429a      	cmp	r2, r3
 800ec3c:	d004      	beq.n	800ec48 <__swbuf_r+0x6e>
 800ec3e:	89a3      	ldrh	r3, [r4, #12]
 800ec40:	07db      	lsls	r3, r3, #31
 800ec42:	d5e1      	bpl.n	800ec08 <__swbuf_r+0x2e>
 800ec44:	2e0a      	cmp	r6, #10
 800ec46:	d1df      	bne.n	800ec08 <__swbuf_r+0x2e>
 800ec48:	4621      	mov	r1, r4
 800ec4a:	4628      	mov	r0, r5
 800ec4c:	f001 fd84 	bl	8010758 <_fflush_r>
 800ec50:	2800      	cmp	r0, #0
 800ec52:	d0d9      	beq.n	800ec08 <__swbuf_r+0x2e>
 800ec54:	e7d6      	b.n	800ec04 <__swbuf_r+0x2a>
	...

0800ec58 <__swsetup_r>:
 800ec58:	b538      	push	{r3, r4, r5, lr}
 800ec5a:	4b29      	ldr	r3, [pc, #164]	@ (800ed00 <__swsetup_r+0xa8>)
 800ec5c:	4605      	mov	r5, r0
 800ec5e:	6818      	ldr	r0, [r3, #0]
 800ec60:	460c      	mov	r4, r1
 800ec62:	b118      	cbz	r0, 800ec6c <__swsetup_r+0x14>
 800ec64:	6a03      	ldr	r3, [r0, #32]
 800ec66:	b90b      	cbnz	r3, 800ec6c <__swsetup_r+0x14>
 800ec68:	f7ff fece 	bl	800ea08 <__sinit>
 800ec6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec70:	0719      	lsls	r1, r3, #28
 800ec72:	d422      	bmi.n	800ecba <__swsetup_r+0x62>
 800ec74:	06da      	lsls	r2, r3, #27
 800ec76:	d407      	bmi.n	800ec88 <__swsetup_r+0x30>
 800ec78:	2209      	movs	r2, #9
 800ec7a:	602a      	str	r2, [r5, #0]
 800ec7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec80:	81a3      	strh	r3, [r4, #12]
 800ec82:	f04f 30ff 	mov.w	r0, #4294967295
 800ec86:	e033      	b.n	800ecf0 <__swsetup_r+0x98>
 800ec88:	0758      	lsls	r0, r3, #29
 800ec8a:	d512      	bpl.n	800ecb2 <__swsetup_r+0x5a>
 800ec8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec8e:	b141      	cbz	r1, 800eca2 <__swsetup_r+0x4a>
 800ec90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec94:	4299      	cmp	r1, r3
 800ec96:	d002      	beq.n	800ec9e <__swsetup_r+0x46>
 800ec98:	4628      	mov	r0, r5
 800ec9a:	f000 ff1d 	bl	800fad8 <_free_r>
 800ec9e:	2300      	movs	r3, #0
 800eca0:	6363      	str	r3, [r4, #52]	@ 0x34
 800eca2:	89a3      	ldrh	r3, [r4, #12]
 800eca4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eca8:	81a3      	strh	r3, [r4, #12]
 800ecaa:	2300      	movs	r3, #0
 800ecac:	6063      	str	r3, [r4, #4]
 800ecae:	6923      	ldr	r3, [r4, #16]
 800ecb0:	6023      	str	r3, [r4, #0]
 800ecb2:	89a3      	ldrh	r3, [r4, #12]
 800ecb4:	f043 0308 	orr.w	r3, r3, #8
 800ecb8:	81a3      	strh	r3, [r4, #12]
 800ecba:	6923      	ldr	r3, [r4, #16]
 800ecbc:	b94b      	cbnz	r3, 800ecd2 <__swsetup_r+0x7a>
 800ecbe:	89a3      	ldrh	r3, [r4, #12]
 800ecc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ecc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ecc8:	d003      	beq.n	800ecd2 <__swsetup_r+0x7a>
 800ecca:	4621      	mov	r1, r4
 800eccc:	4628      	mov	r0, r5
 800ecce:	f001 fd91 	bl	80107f4 <__smakebuf_r>
 800ecd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecd6:	f013 0201 	ands.w	r2, r3, #1
 800ecda:	d00a      	beq.n	800ecf2 <__swsetup_r+0x9a>
 800ecdc:	2200      	movs	r2, #0
 800ecde:	60a2      	str	r2, [r4, #8]
 800ece0:	6962      	ldr	r2, [r4, #20]
 800ece2:	4252      	negs	r2, r2
 800ece4:	61a2      	str	r2, [r4, #24]
 800ece6:	6922      	ldr	r2, [r4, #16]
 800ece8:	b942      	cbnz	r2, 800ecfc <__swsetup_r+0xa4>
 800ecea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ecee:	d1c5      	bne.n	800ec7c <__swsetup_r+0x24>
 800ecf0:	bd38      	pop	{r3, r4, r5, pc}
 800ecf2:	0799      	lsls	r1, r3, #30
 800ecf4:	bf58      	it	pl
 800ecf6:	6962      	ldrpl	r2, [r4, #20]
 800ecf8:	60a2      	str	r2, [r4, #8]
 800ecfa:	e7f4      	b.n	800ece6 <__swsetup_r+0x8e>
 800ecfc:	2000      	movs	r0, #0
 800ecfe:	e7f7      	b.n	800ecf0 <__swsetup_r+0x98>
 800ed00:	200000ec 	.word	0x200000ec

0800ed04 <memcmp>:
 800ed04:	b510      	push	{r4, lr}
 800ed06:	3901      	subs	r1, #1
 800ed08:	4402      	add	r2, r0
 800ed0a:	4290      	cmp	r0, r2
 800ed0c:	d101      	bne.n	800ed12 <memcmp+0xe>
 800ed0e:	2000      	movs	r0, #0
 800ed10:	e005      	b.n	800ed1e <memcmp+0x1a>
 800ed12:	7803      	ldrb	r3, [r0, #0]
 800ed14:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ed18:	42a3      	cmp	r3, r4
 800ed1a:	d001      	beq.n	800ed20 <memcmp+0x1c>
 800ed1c:	1b18      	subs	r0, r3, r4
 800ed1e:	bd10      	pop	{r4, pc}
 800ed20:	3001      	adds	r0, #1
 800ed22:	e7f2      	b.n	800ed0a <memcmp+0x6>

0800ed24 <memset>:
 800ed24:	4402      	add	r2, r0
 800ed26:	4603      	mov	r3, r0
 800ed28:	4293      	cmp	r3, r2
 800ed2a:	d100      	bne.n	800ed2e <memset+0xa>
 800ed2c:	4770      	bx	lr
 800ed2e:	f803 1b01 	strb.w	r1, [r3], #1
 800ed32:	e7f9      	b.n	800ed28 <memset+0x4>

0800ed34 <_localeconv_r>:
 800ed34:	4800      	ldr	r0, [pc, #0]	@ (800ed38 <_localeconv_r+0x4>)
 800ed36:	4770      	bx	lr
 800ed38:	2000022c 	.word	0x2000022c

0800ed3c <_close_r>:
 800ed3c:	b538      	push	{r3, r4, r5, lr}
 800ed3e:	4d06      	ldr	r5, [pc, #24]	@ (800ed58 <_close_r+0x1c>)
 800ed40:	2300      	movs	r3, #0
 800ed42:	4604      	mov	r4, r0
 800ed44:	4608      	mov	r0, r1
 800ed46:	602b      	str	r3, [r5, #0]
 800ed48:	f7f9 fa3e 	bl	80081c8 <_close>
 800ed4c:	1c43      	adds	r3, r0, #1
 800ed4e:	d102      	bne.n	800ed56 <_close_r+0x1a>
 800ed50:	682b      	ldr	r3, [r5, #0]
 800ed52:	b103      	cbz	r3, 800ed56 <_close_r+0x1a>
 800ed54:	6023      	str	r3, [r4, #0]
 800ed56:	bd38      	pop	{r3, r4, r5, pc}
 800ed58:	20000b7c 	.word	0x20000b7c

0800ed5c <_lseek_r>:
 800ed5c:	b538      	push	{r3, r4, r5, lr}
 800ed5e:	4d07      	ldr	r5, [pc, #28]	@ (800ed7c <_lseek_r+0x20>)
 800ed60:	4604      	mov	r4, r0
 800ed62:	4608      	mov	r0, r1
 800ed64:	4611      	mov	r1, r2
 800ed66:	2200      	movs	r2, #0
 800ed68:	602a      	str	r2, [r5, #0]
 800ed6a:	461a      	mov	r2, r3
 800ed6c:	f7f9 fa53 	bl	8008216 <_lseek>
 800ed70:	1c43      	adds	r3, r0, #1
 800ed72:	d102      	bne.n	800ed7a <_lseek_r+0x1e>
 800ed74:	682b      	ldr	r3, [r5, #0]
 800ed76:	b103      	cbz	r3, 800ed7a <_lseek_r+0x1e>
 800ed78:	6023      	str	r3, [r4, #0]
 800ed7a:	bd38      	pop	{r3, r4, r5, pc}
 800ed7c:	20000b7c 	.word	0x20000b7c

0800ed80 <_read_r>:
 800ed80:	b538      	push	{r3, r4, r5, lr}
 800ed82:	4d07      	ldr	r5, [pc, #28]	@ (800eda0 <_read_r+0x20>)
 800ed84:	4604      	mov	r4, r0
 800ed86:	4608      	mov	r0, r1
 800ed88:	4611      	mov	r1, r2
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	602a      	str	r2, [r5, #0]
 800ed8e:	461a      	mov	r2, r3
 800ed90:	f7f9 f9e1 	bl	8008156 <_read>
 800ed94:	1c43      	adds	r3, r0, #1
 800ed96:	d102      	bne.n	800ed9e <_read_r+0x1e>
 800ed98:	682b      	ldr	r3, [r5, #0]
 800ed9a:	b103      	cbz	r3, 800ed9e <_read_r+0x1e>
 800ed9c:	6023      	str	r3, [r4, #0]
 800ed9e:	bd38      	pop	{r3, r4, r5, pc}
 800eda0:	20000b7c 	.word	0x20000b7c

0800eda4 <_write_r>:
 800eda4:	b538      	push	{r3, r4, r5, lr}
 800eda6:	4d07      	ldr	r5, [pc, #28]	@ (800edc4 <_write_r+0x20>)
 800eda8:	4604      	mov	r4, r0
 800edaa:	4608      	mov	r0, r1
 800edac:	4611      	mov	r1, r2
 800edae:	2200      	movs	r2, #0
 800edb0:	602a      	str	r2, [r5, #0]
 800edb2:	461a      	mov	r2, r3
 800edb4:	f7f9 f9ec 	bl	8008190 <_write>
 800edb8:	1c43      	adds	r3, r0, #1
 800edba:	d102      	bne.n	800edc2 <_write_r+0x1e>
 800edbc:	682b      	ldr	r3, [r5, #0]
 800edbe:	b103      	cbz	r3, 800edc2 <_write_r+0x1e>
 800edc0:	6023      	str	r3, [r4, #0]
 800edc2:	bd38      	pop	{r3, r4, r5, pc}
 800edc4:	20000b7c 	.word	0x20000b7c

0800edc8 <__errno>:
 800edc8:	4b01      	ldr	r3, [pc, #4]	@ (800edd0 <__errno+0x8>)
 800edca:	6818      	ldr	r0, [r3, #0]
 800edcc:	4770      	bx	lr
 800edce:	bf00      	nop
 800edd0:	200000ec 	.word	0x200000ec

0800edd4 <__libc_init_array>:
 800edd4:	b570      	push	{r4, r5, r6, lr}
 800edd6:	4d0d      	ldr	r5, [pc, #52]	@ (800ee0c <__libc_init_array+0x38>)
 800edd8:	4c0d      	ldr	r4, [pc, #52]	@ (800ee10 <__libc_init_array+0x3c>)
 800edda:	1b64      	subs	r4, r4, r5
 800eddc:	10a4      	asrs	r4, r4, #2
 800edde:	2600      	movs	r6, #0
 800ede0:	42a6      	cmp	r6, r4
 800ede2:	d109      	bne.n	800edf8 <__libc_init_array+0x24>
 800ede4:	4d0b      	ldr	r5, [pc, #44]	@ (800ee14 <__libc_init_array+0x40>)
 800ede6:	4c0c      	ldr	r4, [pc, #48]	@ (800ee18 <__libc_init_array+0x44>)
 800ede8:	f002 fc80 	bl	80116ec <_init>
 800edec:	1b64      	subs	r4, r4, r5
 800edee:	10a4      	asrs	r4, r4, #2
 800edf0:	2600      	movs	r6, #0
 800edf2:	42a6      	cmp	r6, r4
 800edf4:	d105      	bne.n	800ee02 <__libc_init_array+0x2e>
 800edf6:	bd70      	pop	{r4, r5, r6, pc}
 800edf8:	f855 3b04 	ldr.w	r3, [r5], #4
 800edfc:	4798      	blx	r3
 800edfe:	3601      	adds	r6, #1
 800ee00:	e7ee      	b.n	800ede0 <__libc_init_array+0xc>
 800ee02:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee06:	4798      	blx	r3
 800ee08:	3601      	adds	r6, #1
 800ee0a:	e7f2      	b.n	800edf2 <__libc_init_array+0x1e>
 800ee0c:	08012e90 	.word	0x08012e90
 800ee10:	08012e90 	.word	0x08012e90
 800ee14:	08012e90 	.word	0x08012e90
 800ee18:	08012e94 	.word	0x08012e94

0800ee1c <__retarget_lock_init_recursive>:
 800ee1c:	4770      	bx	lr

0800ee1e <__retarget_lock_acquire_recursive>:
 800ee1e:	4770      	bx	lr

0800ee20 <__retarget_lock_release_recursive>:
 800ee20:	4770      	bx	lr

0800ee22 <quorem>:
 800ee22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee26:	6903      	ldr	r3, [r0, #16]
 800ee28:	690c      	ldr	r4, [r1, #16]
 800ee2a:	42a3      	cmp	r3, r4
 800ee2c:	4607      	mov	r7, r0
 800ee2e:	db7e      	blt.n	800ef2e <quorem+0x10c>
 800ee30:	3c01      	subs	r4, #1
 800ee32:	f101 0814 	add.w	r8, r1, #20
 800ee36:	00a3      	lsls	r3, r4, #2
 800ee38:	f100 0514 	add.w	r5, r0, #20
 800ee3c:	9300      	str	r3, [sp, #0]
 800ee3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ee42:	9301      	str	r3, [sp, #4]
 800ee44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ee48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ee4c:	3301      	adds	r3, #1
 800ee4e:	429a      	cmp	r2, r3
 800ee50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ee54:	fbb2 f6f3 	udiv	r6, r2, r3
 800ee58:	d32e      	bcc.n	800eeb8 <quorem+0x96>
 800ee5a:	f04f 0a00 	mov.w	sl, #0
 800ee5e:	46c4      	mov	ip, r8
 800ee60:	46ae      	mov	lr, r5
 800ee62:	46d3      	mov	fp, sl
 800ee64:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ee68:	b298      	uxth	r0, r3
 800ee6a:	fb06 a000 	mla	r0, r6, r0, sl
 800ee6e:	0c02      	lsrs	r2, r0, #16
 800ee70:	0c1b      	lsrs	r3, r3, #16
 800ee72:	fb06 2303 	mla	r3, r6, r3, r2
 800ee76:	f8de 2000 	ldr.w	r2, [lr]
 800ee7a:	b280      	uxth	r0, r0
 800ee7c:	b292      	uxth	r2, r2
 800ee7e:	1a12      	subs	r2, r2, r0
 800ee80:	445a      	add	r2, fp
 800ee82:	f8de 0000 	ldr.w	r0, [lr]
 800ee86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee8a:	b29b      	uxth	r3, r3
 800ee8c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ee90:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ee94:	b292      	uxth	r2, r2
 800ee96:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ee9a:	45e1      	cmp	r9, ip
 800ee9c:	f84e 2b04 	str.w	r2, [lr], #4
 800eea0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800eea4:	d2de      	bcs.n	800ee64 <quorem+0x42>
 800eea6:	9b00      	ldr	r3, [sp, #0]
 800eea8:	58eb      	ldr	r3, [r5, r3]
 800eeaa:	b92b      	cbnz	r3, 800eeb8 <quorem+0x96>
 800eeac:	9b01      	ldr	r3, [sp, #4]
 800eeae:	3b04      	subs	r3, #4
 800eeb0:	429d      	cmp	r5, r3
 800eeb2:	461a      	mov	r2, r3
 800eeb4:	d32f      	bcc.n	800ef16 <quorem+0xf4>
 800eeb6:	613c      	str	r4, [r7, #16]
 800eeb8:	4638      	mov	r0, r7
 800eeba:	f001 f97f 	bl	80101bc <__mcmp>
 800eebe:	2800      	cmp	r0, #0
 800eec0:	db25      	blt.n	800ef0e <quorem+0xec>
 800eec2:	4629      	mov	r1, r5
 800eec4:	2000      	movs	r0, #0
 800eec6:	f858 2b04 	ldr.w	r2, [r8], #4
 800eeca:	f8d1 c000 	ldr.w	ip, [r1]
 800eece:	fa1f fe82 	uxth.w	lr, r2
 800eed2:	fa1f f38c 	uxth.w	r3, ip
 800eed6:	eba3 030e 	sub.w	r3, r3, lr
 800eeda:	4403      	add	r3, r0
 800eedc:	0c12      	lsrs	r2, r2, #16
 800eede:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800eee2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800eee6:	b29b      	uxth	r3, r3
 800eee8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eeec:	45c1      	cmp	r9, r8
 800eeee:	f841 3b04 	str.w	r3, [r1], #4
 800eef2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800eef6:	d2e6      	bcs.n	800eec6 <quorem+0xa4>
 800eef8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eefc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ef00:	b922      	cbnz	r2, 800ef0c <quorem+0xea>
 800ef02:	3b04      	subs	r3, #4
 800ef04:	429d      	cmp	r5, r3
 800ef06:	461a      	mov	r2, r3
 800ef08:	d30b      	bcc.n	800ef22 <quorem+0x100>
 800ef0a:	613c      	str	r4, [r7, #16]
 800ef0c:	3601      	adds	r6, #1
 800ef0e:	4630      	mov	r0, r6
 800ef10:	b003      	add	sp, #12
 800ef12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef16:	6812      	ldr	r2, [r2, #0]
 800ef18:	3b04      	subs	r3, #4
 800ef1a:	2a00      	cmp	r2, #0
 800ef1c:	d1cb      	bne.n	800eeb6 <quorem+0x94>
 800ef1e:	3c01      	subs	r4, #1
 800ef20:	e7c6      	b.n	800eeb0 <quorem+0x8e>
 800ef22:	6812      	ldr	r2, [r2, #0]
 800ef24:	3b04      	subs	r3, #4
 800ef26:	2a00      	cmp	r2, #0
 800ef28:	d1ef      	bne.n	800ef0a <quorem+0xe8>
 800ef2a:	3c01      	subs	r4, #1
 800ef2c:	e7ea      	b.n	800ef04 <quorem+0xe2>
 800ef2e:	2000      	movs	r0, #0
 800ef30:	e7ee      	b.n	800ef10 <quorem+0xee>
 800ef32:	0000      	movs	r0, r0
 800ef34:	0000      	movs	r0, r0
	...

0800ef38 <_dtoa_r>:
 800ef38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef3c:	69c7      	ldr	r7, [r0, #28]
 800ef3e:	b097      	sub	sp, #92	@ 0x5c
 800ef40:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ef44:	ec55 4b10 	vmov	r4, r5, d0
 800ef48:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ef4a:	9107      	str	r1, [sp, #28]
 800ef4c:	4681      	mov	r9, r0
 800ef4e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ef50:	9311      	str	r3, [sp, #68]	@ 0x44
 800ef52:	b97f      	cbnz	r7, 800ef74 <_dtoa_r+0x3c>
 800ef54:	2010      	movs	r0, #16
 800ef56:	f000 fe09 	bl	800fb6c <malloc>
 800ef5a:	4602      	mov	r2, r0
 800ef5c:	f8c9 001c 	str.w	r0, [r9, #28]
 800ef60:	b920      	cbnz	r0, 800ef6c <_dtoa_r+0x34>
 800ef62:	4ba9      	ldr	r3, [pc, #676]	@ (800f208 <_dtoa_r+0x2d0>)
 800ef64:	21ef      	movs	r1, #239	@ 0xef
 800ef66:	48a9      	ldr	r0, [pc, #676]	@ (800f20c <_dtoa_r+0x2d4>)
 800ef68:	f001 fcc0 	bl	80108ec <__assert_func>
 800ef6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ef70:	6007      	str	r7, [r0, #0]
 800ef72:	60c7      	str	r7, [r0, #12]
 800ef74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ef78:	6819      	ldr	r1, [r3, #0]
 800ef7a:	b159      	cbz	r1, 800ef94 <_dtoa_r+0x5c>
 800ef7c:	685a      	ldr	r2, [r3, #4]
 800ef7e:	604a      	str	r2, [r1, #4]
 800ef80:	2301      	movs	r3, #1
 800ef82:	4093      	lsls	r3, r2
 800ef84:	608b      	str	r3, [r1, #8]
 800ef86:	4648      	mov	r0, r9
 800ef88:	f000 fee6 	bl	800fd58 <_Bfree>
 800ef8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ef90:	2200      	movs	r2, #0
 800ef92:	601a      	str	r2, [r3, #0]
 800ef94:	1e2b      	subs	r3, r5, #0
 800ef96:	bfb9      	ittee	lt
 800ef98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ef9c:	9305      	strlt	r3, [sp, #20]
 800ef9e:	2300      	movge	r3, #0
 800efa0:	6033      	strge	r3, [r6, #0]
 800efa2:	9f05      	ldr	r7, [sp, #20]
 800efa4:	4b9a      	ldr	r3, [pc, #616]	@ (800f210 <_dtoa_r+0x2d8>)
 800efa6:	bfbc      	itt	lt
 800efa8:	2201      	movlt	r2, #1
 800efaa:	6032      	strlt	r2, [r6, #0]
 800efac:	43bb      	bics	r3, r7
 800efae:	d112      	bne.n	800efd6 <_dtoa_r+0x9e>
 800efb0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800efb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800efb6:	6013      	str	r3, [r2, #0]
 800efb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800efbc:	4323      	orrs	r3, r4
 800efbe:	f000 855a 	beq.w	800fa76 <_dtoa_r+0xb3e>
 800efc2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800efc4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f224 <_dtoa_r+0x2ec>
 800efc8:	2b00      	cmp	r3, #0
 800efca:	f000 855c 	beq.w	800fa86 <_dtoa_r+0xb4e>
 800efce:	f10a 0303 	add.w	r3, sl, #3
 800efd2:	f000 bd56 	b.w	800fa82 <_dtoa_r+0xb4a>
 800efd6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800efda:	2200      	movs	r2, #0
 800efdc:	ec51 0b17 	vmov	r0, r1, d7
 800efe0:	2300      	movs	r3, #0
 800efe2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800efe6:	f7f1 fd6f 	bl	8000ac8 <__aeabi_dcmpeq>
 800efea:	4680      	mov	r8, r0
 800efec:	b158      	cbz	r0, 800f006 <_dtoa_r+0xce>
 800efee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800eff0:	2301      	movs	r3, #1
 800eff2:	6013      	str	r3, [r2, #0]
 800eff4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eff6:	b113      	cbz	r3, 800effe <_dtoa_r+0xc6>
 800eff8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800effa:	4b86      	ldr	r3, [pc, #536]	@ (800f214 <_dtoa_r+0x2dc>)
 800effc:	6013      	str	r3, [r2, #0]
 800effe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f228 <_dtoa_r+0x2f0>
 800f002:	f000 bd40 	b.w	800fa86 <_dtoa_r+0xb4e>
 800f006:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f00a:	aa14      	add	r2, sp, #80	@ 0x50
 800f00c:	a915      	add	r1, sp, #84	@ 0x54
 800f00e:	4648      	mov	r0, r9
 800f010:	f001 f984 	bl	801031c <__d2b>
 800f014:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f018:	9002      	str	r0, [sp, #8]
 800f01a:	2e00      	cmp	r6, #0
 800f01c:	d078      	beq.n	800f110 <_dtoa_r+0x1d8>
 800f01e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f020:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f024:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f028:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f02c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f030:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f034:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f038:	4619      	mov	r1, r3
 800f03a:	2200      	movs	r2, #0
 800f03c:	4b76      	ldr	r3, [pc, #472]	@ (800f218 <_dtoa_r+0x2e0>)
 800f03e:	f7f1 f923 	bl	8000288 <__aeabi_dsub>
 800f042:	a36b      	add	r3, pc, #428	@ (adr r3, 800f1f0 <_dtoa_r+0x2b8>)
 800f044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f048:	f7f1 fad6 	bl	80005f8 <__aeabi_dmul>
 800f04c:	a36a      	add	r3, pc, #424	@ (adr r3, 800f1f8 <_dtoa_r+0x2c0>)
 800f04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f052:	f7f1 f91b 	bl	800028c <__adddf3>
 800f056:	4604      	mov	r4, r0
 800f058:	4630      	mov	r0, r6
 800f05a:	460d      	mov	r5, r1
 800f05c:	f7f1 fa62 	bl	8000524 <__aeabi_i2d>
 800f060:	a367      	add	r3, pc, #412	@ (adr r3, 800f200 <_dtoa_r+0x2c8>)
 800f062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f066:	f7f1 fac7 	bl	80005f8 <__aeabi_dmul>
 800f06a:	4602      	mov	r2, r0
 800f06c:	460b      	mov	r3, r1
 800f06e:	4620      	mov	r0, r4
 800f070:	4629      	mov	r1, r5
 800f072:	f7f1 f90b 	bl	800028c <__adddf3>
 800f076:	4604      	mov	r4, r0
 800f078:	460d      	mov	r5, r1
 800f07a:	f7f1 fd6d 	bl	8000b58 <__aeabi_d2iz>
 800f07e:	2200      	movs	r2, #0
 800f080:	4607      	mov	r7, r0
 800f082:	2300      	movs	r3, #0
 800f084:	4620      	mov	r0, r4
 800f086:	4629      	mov	r1, r5
 800f088:	f7f1 fd28 	bl	8000adc <__aeabi_dcmplt>
 800f08c:	b140      	cbz	r0, 800f0a0 <_dtoa_r+0x168>
 800f08e:	4638      	mov	r0, r7
 800f090:	f7f1 fa48 	bl	8000524 <__aeabi_i2d>
 800f094:	4622      	mov	r2, r4
 800f096:	462b      	mov	r3, r5
 800f098:	f7f1 fd16 	bl	8000ac8 <__aeabi_dcmpeq>
 800f09c:	b900      	cbnz	r0, 800f0a0 <_dtoa_r+0x168>
 800f09e:	3f01      	subs	r7, #1
 800f0a0:	2f16      	cmp	r7, #22
 800f0a2:	d852      	bhi.n	800f14a <_dtoa_r+0x212>
 800f0a4:	4b5d      	ldr	r3, [pc, #372]	@ (800f21c <_dtoa_r+0x2e4>)
 800f0a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f0b2:	f7f1 fd13 	bl	8000adc <__aeabi_dcmplt>
 800f0b6:	2800      	cmp	r0, #0
 800f0b8:	d049      	beq.n	800f14e <_dtoa_r+0x216>
 800f0ba:	3f01      	subs	r7, #1
 800f0bc:	2300      	movs	r3, #0
 800f0be:	9310      	str	r3, [sp, #64]	@ 0x40
 800f0c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f0c2:	1b9b      	subs	r3, r3, r6
 800f0c4:	1e5a      	subs	r2, r3, #1
 800f0c6:	bf45      	ittet	mi
 800f0c8:	f1c3 0301 	rsbmi	r3, r3, #1
 800f0cc:	9300      	strmi	r3, [sp, #0]
 800f0ce:	2300      	movpl	r3, #0
 800f0d0:	2300      	movmi	r3, #0
 800f0d2:	9206      	str	r2, [sp, #24]
 800f0d4:	bf54      	ite	pl
 800f0d6:	9300      	strpl	r3, [sp, #0]
 800f0d8:	9306      	strmi	r3, [sp, #24]
 800f0da:	2f00      	cmp	r7, #0
 800f0dc:	db39      	blt.n	800f152 <_dtoa_r+0x21a>
 800f0de:	9b06      	ldr	r3, [sp, #24]
 800f0e0:	970d      	str	r7, [sp, #52]	@ 0x34
 800f0e2:	443b      	add	r3, r7
 800f0e4:	9306      	str	r3, [sp, #24]
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	9308      	str	r3, [sp, #32]
 800f0ea:	9b07      	ldr	r3, [sp, #28]
 800f0ec:	2b09      	cmp	r3, #9
 800f0ee:	d863      	bhi.n	800f1b8 <_dtoa_r+0x280>
 800f0f0:	2b05      	cmp	r3, #5
 800f0f2:	bfc4      	itt	gt
 800f0f4:	3b04      	subgt	r3, #4
 800f0f6:	9307      	strgt	r3, [sp, #28]
 800f0f8:	9b07      	ldr	r3, [sp, #28]
 800f0fa:	f1a3 0302 	sub.w	r3, r3, #2
 800f0fe:	bfcc      	ite	gt
 800f100:	2400      	movgt	r4, #0
 800f102:	2401      	movle	r4, #1
 800f104:	2b03      	cmp	r3, #3
 800f106:	d863      	bhi.n	800f1d0 <_dtoa_r+0x298>
 800f108:	e8df f003 	tbb	[pc, r3]
 800f10c:	2b375452 	.word	0x2b375452
 800f110:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f114:	441e      	add	r6, r3
 800f116:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f11a:	2b20      	cmp	r3, #32
 800f11c:	bfc1      	itttt	gt
 800f11e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f122:	409f      	lslgt	r7, r3
 800f124:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f128:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f12c:	bfd6      	itet	le
 800f12e:	f1c3 0320 	rsble	r3, r3, #32
 800f132:	ea47 0003 	orrgt.w	r0, r7, r3
 800f136:	fa04 f003 	lslle.w	r0, r4, r3
 800f13a:	f7f1 f9e3 	bl	8000504 <__aeabi_ui2d>
 800f13e:	2201      	movs	r2, #1
 800f140:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f144:	3e01      	subs	r6, #1
 800f146:	9212      	str	r2, [sp, #72]	@ 0x48
 800f148:	e776      	b.n	800f038 <_dtoa_r+0x100>
 800f14a:	2301      	movs	r3, #1
 800f14c:	e7b7      	b.n	800f0be <_dtoa_r+0x186>
 800f14e:	9010      	str	r0, [sp, #64]	@ 0x40
 800f150:	e7b6      	b.n	800f0c0 <_dtoa_r+0x188>
 800f152:	9b00      	ldr	r3, [sp, #0]
 800f154:	1bdb      	subs	r3, r3, r7
 800f156:	9300      	str	r3, [sp, #0]
 800f158:	427b      	negs	r3, r7
 800f15a:	9308      	str	r3, [sp, #32]
 800f15c:	2300      	movs	r3, #0
 800f15e:	930d      	str	r3, [sp, #52]	@ 0x34
 800f160:	e7c3      	b.n	800f0ea <_dtoa_r+0x1b2>
 800f162:	2301      	movs	r3, #1
 800f164:	9309      	str	r3, [sp, #36]	@ 0x24
 800f166:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f168:	eb07 0b03 	add.w	fp, r7, r3
 800f16c:	f10b 0301 	add.w	r3, fp, #1
 800f170:	2b01      	cmp	r3, #1
 800f172:	9303      	str	r3, [sp, #12]
 800f174:	bfb8      	it	lt
 800f176:	2301      	movlt	r3, #1
 800f178:	e006      	b.n	800f188 <_dtoa_r+0x250>
 800f17a:	2301      	movs	r3, #1
 800f17c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f17e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f180:	2b00      	cmp	r3, #0
 800f182:	dd28      	ble.n	800f1d6 <_dtoa_r+0x29e>
 800f184:	469b      	mov	fp, r3
 800f186:	9303      	str	r3, [sp, #12]
 800f188:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f18c:	2100      	movs	r1, #0
 800f18e:	2204      	movs	r2, #4
 800f190:	f102 0514 	add.w	r5, r2, #20
 800f194:	429d      	cmp	r5, r3
 800f196:	d926      	bls.n	800f1e6 <_dtoa_r+0x2ae>
 800f198:	6041      	str	r1, [r0, #4]
 800f19a:	4648      	mov	r0, r9
 800f19c:	f000 fd9c 	bl	800fcd8 <_Balloc>
 800f1a0:	4682      	mov	sl, r0
 800f1a2:	2800      	cmp	r0, #0
 800f1a4:	d142      	bne.n	800f22c <_dtoa_r+0x2f4>
 800f1a6:	4b1e      	ldr	r3, [pc, #120]	@ (800f220 <_dtoa_r+0x2e8>)
 800f1a8:	4602      	mov	r2, r0
 800f1aa:	f240 11af 	movw	r1, #431	@ 0x1af
 800f1ae:	e6da      	b.n	800ef66 <_dtoa_r+0x2e>
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	e7e3      	b.n	800f17c <_dtoa_r+0x244>
 800f1b4:	2300      	movs	r3, #0
 800f1b6:	e7d5      	b.n	800f164 <_dtoa_r+0x22c>
 800f1b8:	2401      	movs	r4, #1
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	9307      	str	r3, [sp, #28]
 800f1be:	9409      	str	r4, [sp, #36]	@ 0x24
 800f1c0:	f04f 3bff 	mov.w	fp, #4294967295
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	f8cd b00c 	str.w	fp, [sp, #12]
 800f1ca:	2312      	movs	r3, #18
 800f1cc:	920c      	str	r2, [sp, #48]	@ 0x30
 800f1ce:	e7db      	b.n	800f188 <_dtoa_r+0x250>
 800f1d0:	2301      	movs	r3, #1
 800f1d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1d4:	e7f4      	b.n	800f1c0 <_dtoa_r+0x288>
 800f1d6:	f04f 0b01 	mov.w	fp, #1
 800f1da:	f8cd b00c 	str.w	fp, [sp, #12]
 800f1de:	465b      	mov	r3, fp
 800f1e0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f1e4:	e7d0      	b.n	800f188 <_dtoa_r+0x250>
 800f1e6:	3101      	adds	r1, #1
 800f1e8:	0052      	lsls	r2, r2, #1
 800f1ea:	e7d1      	b.n	800f190 <_dtoa_r+0x258>
 800f1ec:	f3af 8000 	nop.w
 800f1f0:	636f4361 	.word	0x636f4361
 800f1f4:	3fd287a7 	.word	0x3fd287a7
 800f1f8:	8b60c8b3 	.word	0x8b60c8b3
 800f1fc:	3fc68a28 	.word	0x3fc68a28
 800f200:	509f79fb 	.word	0x509f79fb
 800f204:	3fd34413 	.word	0x3fd34413
 800f208:	08012acd 	.word	0x08012acd
 800f20c:	08012ae4 	.word	0x08012ae4
 800f210:	7ff00000 	.word	0x7ff00000
 800f214:	08012a9d 	.word	0x08012a9d
 800f218:	3ff80000 	.word	0x3ff80000
 800f21c:	08012c38 	.word	0x08012c38
 800f220:	08012b3c 	.word	0x08012b3c
 800f224:	08012ac9 	.word	0x08012ac9
 800f228:	08012a9c 	.word	0x08012a9c
 800f22c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f230:	6018      	str	r0, [r3, #0]
 800f232:	9b03      	ldr	r3, [sp, #12]
 800f234:	2b0e      	cmp	r3, #14
 800f236:	f200 80a1 	bhi.w	800f37c <_dtoa_r+0x444>
 800f23a:	2c00      	cmp	r4, #0
 800f23c:	f000 809e 	beq.w	800f37c <_dtoa_r+0x444>
 800f240:	2f00      	cmp	r7, #0
 800f242:	dd33      	ble.n	800f2ac <_dtoa_r+0x374>
 800f244:	4b9c      	ldr	r3, [pc, #624]	@ (800f4b8 <_dtoa_r+0x580>)
 800f246:	f007 020f 	and.w	r2, r7, #15
 800f24a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f24e:	ed93 7b00 	vldr	d7, [r3]
 800f252:	05f8      	lsls	r0, r7, #23
 800f254:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f258:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f25c:	d516      	bpl.n	800f28c <_dtoa_r+0x354>
 800f25e:	4b97      	ldr	r3, [pc, #604]	@ (800f4bc <_dtoa_r+0x584>)
 800f260:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f264:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f268:	f7f1 faf0 	bl	800084c <__aeabi_ddiv>
 800f26c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f270:	f004 040f 	and.w	r4, r4, #15
 800f274:	2603      	movs	r6, #3
 800f276:	4d91      	ldr	r5, [pc, #580]	@ (800f4bc <_dtoa_r+0x584>)
 800f278:	b954      	cbnz	r4, 800f290 <_dtoa_r+0x358>
 800f27a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f27e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f282:	f7f1 fae3 	bl	800084c <__aeabi_ddiv>
 800f286:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f28a:	e028      	b.n	800f2de <_dtoa_r+0x3a6>
 800f28c:	2602      	movs	r6, #2
 800f28e:	e7f2      	b.n	800f276 <_dtoa_r+0x33e>
 800f290:	07e1      	lsls	r1, r4, #31
 800f292:	d508      	bpl.n	800f2a6 <_dtoa_r+0x36e>
 800f294:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f298:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f29c:	f7f1 f9ac 	bl	80005f8 <__aeabi_dmul>
 800f2a0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f2a4:	3601      	adds	r6, #1
 800f2a6:	1064      	asrs	r4, r4, #1
 800f2a8:	3508      	adds	r5, #8
 800f2aa:	e7e5      	b.n	800f278 <_dtoa_r+0x340>
 800f2ac:	f000 80af 	beq.w	800f40e <_dtoa_r+0x4d6>
 800f2b0:	427c      	negs	r4, r7
 800f2b2:	4b81      	ldr	r3, [pc, #516]	@ (800f4b8 <_dtoa_r+0x580>)
 800f2b4:	4d81      	ldr	r5, [pc, #516]	@ (800f4bc <_dtoa_r+0x584>)
 800f2b6:	f004 020f 	and.w	r2, r4, #15
 800f2ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f2c6:	f7f1 f997 	bl	80005f8 <__aeabi_dmul>
 800f2ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f2ce:	1124      	asrs	r4, r4, #4
 800f2d0:	2300      	movs	r3, #0
 800f2d2:	2602      	movs	r6, #2
 800f2d4:	2c00      	cmp	r4, #0
 800f2d6:	f040 808f 	bne.w	800f3f8 <_dtoa_r+0x4c0>
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d1d3      	bne.n	800f286 <_dtoa_r+0x34e>
 800f2de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f2e0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	f000 8094 	beq.w	800f412 <_dtoa_r+0x4da>
 800f2ea:	4b75      	ldr	r3, [pc, #468]	@ (800f4c0 <_dtoa_r+0x588>)
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	4620      	mov	r0, r4
 800f2f0:	4629      	mov	r1, r5
 800f2f2:	f7f1 fbf3 	bl	8000adc <__aeabi_dcmplt>
 800f2f6:	2800      	cmp	r0, #0
 800f2f8:	f000 808b 	beq.w	800f412 <_dtoa_r+0x4da>
 800f2fc:	9b03      	ldr	r3, [sp, #12]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	f000 8087 	beq.w	800f412 <_dtoa_r+0x4da>
 800f304:	f1bb 0f00 	cmp.w	fp, #0
 800f308:	dd34      	ble.n	800f374 <_dtoa_r+0x43c>
 800f30a:	4620      	mov	r0, r4
 800f30c:	4b6d      	ldr	r3, [pc, #436]	@ (800f4c4 <_dtoa_r+0x58c>)
 800f30e:	2200      	movs	r2, #0
 800f310:	4629      	mov	r1, r5
 800f312:	f7f1 f971 	bl	80005f8 <__aeabi_dmul>
 800f316:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f31a:	f107 38ff 	add.w	r8, r7, #4294967295
 800f31e:	3601      	adds	r6, #1
 800f320:	465c      	mov	r4, fp
 800f322:	4630      	mov	r0, r6
 800f324:	f7f1 f8fe 	bl	8000524 <__aeabi_i2d>
 800f328:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f32c:	f7f1 f964 	bl	80005f8 <__aeabi_dmul>
 800f330:	4b65      	ldr	r3, [pc, #404]	@ (800f4c8 <_dtoa_r+0x590>)
 800f332:	2200      	movs	r2, #0
 800f334:	f7f0 ffaa 	bl	800028c <__adddf3>
 800f338:	4605      	mov	r5, r0
 800f33a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f33e:	2c00      	cmp	r4, #0
 800f340:	d16a      	bne.n	800f418 <_dtoa_r+0x4e0>
 800f342:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f346:	4b61      	ldr	r3, [pc, #388]	@ (800f4cc <_dtoa_r+0x594>)
 800f348:	2200      	movs	r2, #0
 800f34a:	f7f0 ff9d 	bl	8000288 <__aeabi_dsub>
 800f34e:	4602      	mov	r2, r0
 800f350:	460b      	mov	r3, r1
 800f352:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f356:	462a      	mov	r2, r5
 800f358:	4633      	mov	r3, r6
 800f35a:	f7f1 fbdd 	bl	8000b18 <__aeabi_dcmpgt>
 800f35e:	2800      	cmp	r0, #0
 800f360:	f040 8298 	bne.w	800f894 <_dtoa_r+0x95c>
 800f364:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f368:	462a      	mov	r2, r5
 800f36a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f36e:	f7f1 fbb5 	bl	8000adc <__aeabi_dcmplt>
 800f372:	bb38      	cbnz	r0, 800f3c4 <_dtoa_r+0x48c>
 800f374:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f378:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f37c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f37e:	2b00      	cmp	r3, #0
 800f380:	f2c0 8157 	blt.w	800f632 <_dtoa_r+0x6fa>
 800f384:	2f0e      	cmp	r7, #14
 800f386:	f300 8154 	bgt.w	800f632 <_dtoa_r+0x6fa>
 800f38a:	4b4b      	ldr	r3, [pc, #300]	@ (800f4b8 <_dtoa_r+0x580>)
 800f38c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f390:	ed93 7b00 	vldr	d7, [r3]
 800f394:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f396:	2b00      	cmp	r3, #0
 800f398:	ed8d 7b00 	vstr	d7, [sp]
 800f39c:	f280 80e5 	bge.w	800f56a <_dtoa_r+0x632>
 800f3a0:	9b03      	ldr	r3, [sp, #12]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	f300 80e1 	bgt.w	800f56a <_dtoa_r+0x632>
 800f3a8:	d10c      	bne.n	800f3c4 <_dtoa_r+0x48c>
 800f3aa:	4b48      	ldr	r3, [pc, #288]	@ (800f4cc <_dtoa_r+0x594>)
 800f3ac:	2200      	movs	r2, #0
 800f3ae:	ec51 0b17 	vmov	r0, r1, d7
 800f3b2:	f7f1 f921 	bl	80005f8 <__aeabi_dmul>
 800f3b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3ba:	f7f1 fba3 	bl	8000b04 <__aeabi_dcmpge>
 800f3be:	2800      	cmp	r0, #0
 800f3c0:	f000 8266 	beq.w	800f890 <_dtoa_r+0x958>
 800f3c4:	2400      	movs	r4, #0
 800f3c6:	4625      	mov	r5, r4
 800f3c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f3ca:	4656      	mov	r6, sl
 800f3cc:	ea6f 0803 	mvn.w	r8, r3
 800f3d0:	2700      	movs	r7, #0
 800f3d2:	4621      	mov	r1, r4
 800f3d4:	4648      	mov	r0, r9
 800f3d6:	f000 fcbf 	bl	800fd58 <_Bfree>
 800f3da:	2d00      	cmp	r5, #0
 800f3dc:	f000 80bd 	beq.w	800f55a <_dtoa_r+0x622>
 800f3e0:	b12f      	cbz	r7, 800f3ee <_dtoa_r+0x4b6>
 800f3e2:	42af      	cmp	r7, r5
 800f3e4:	d003      	beq.n	800f3ee <_dtoa_r+0x4b6>
 800f3e6:	4639      	mov	r1, r7
 800f3e8:	4648      	mov	r0, r9
 800f3ea:	f000 fcb5 	bl	800fd58 <_Bfree>
 800f3ee:	4629      	mov	r1, r5
 800f3f0:	4648      	mov	r0, r9
 800f3f2:	f000 fcb1 	bl	800fd58 <_Bfree>
 800f3f6:	e0b0      	b.n	800f55a <_dtoa_r+0x622>
 800f3f8:	07e2      	lsls	r2, r4, #31
 800f3fa:	d505      	bpl.n	800f408 <_dtoa_r+0x4d0>
 800f3fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f400:	f7f1 f8fa 	bl	80005f8 <__aeabi_dmul>
 800f404:	3601      	adds	r6, #1
 800f406:	2301      	movs	r3, #1
 800f408:	1064      	asrs	r4, r4, #1
 800f40a:	3508      	adds	r5, #8
 800f40c:	e762      	b.n	800f2d4 <_dtoa_r+0x39c>
 800f40e:	2602      	movs	r6, #2
 800f410:	e765      	b.n	800f2de <_dtoa_r+0x3a6>
 800f412:	9c03      	ldr	r4, [sp, #12]
 800f414:	46b8      	mov	r8, r7
 800f416:	e784      	b.n	800f322 <_dtoa_r+0x3ea>
 800f418:	4b27      	ldr	r3, [pc, #156]	@ (800f4b8 <_dtoa_r+0x580>)
 800f41a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f41c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f420:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f424:	4454      	add	r4, sl
 800f426:	2900      	cmp	r1, #0
 800f428:	d054      	beq.n	800f4d4 <_dtoa_r+0x59c>
 800f42a:	4929      	ldr	r1, [pc, #164]	@ (800f4d0 <_dtoa_r+0x598>)
 800f42c:	2000      	movs	r0, #0
 800f42e:	f7f1 fa0d 	bl	800084c <__aeabi_ddiv>
 800f432:	4633      	mov	r3, r6
 800f434:	462a      	mov	r2, r5
 800f436:	f7f0 ff27 	bl	8000288 <__aeabi_dsub>
 800f43a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f43e:	4656      	mov	r6, sl
 800f440:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f444:	f7f1 fb88 	bl	8000b58 <__aeabi_d2iz>
 800f448:	4605      	mov	r5, r0
 800f44a:	f7f1 f86b 	bl	8000524 <__aeabi_i2d>
 800f44e:	4602      	mov	r2, r0
 800f450:	460b      	mov	r3, r1
 800f452:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f456:	f7f0 ff17 	bl	8000288 <__aeabi_dsub>
 800f45a:	3530      	adds	r5, #48	@ 0x30
 800f45c:	4602      	mov	r2, r0
 800f45e:	460b      	mov	r3, r1
 800f460:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f464:	f806 5b01 	strb.w	r5, [r6], #1
 800f468:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f46c:	f7f1 fb36 	bl	8000adc <__aeabi_dcmplt>
 800f470:	2800      	cmp	r0, #0
 800f472:	d172      	bne.n	800f55a <_dtoa_r+0x622>
 800f474:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f478:	4911      	ldr	r1, [pc, #68]	@ (800f4c0 <_dtoa_r+0x588>)
 800f47a:	2000      	movs	r0, #0
 800f47c:	f7f0 ff04 	bl	8000288 <__aeabi_dsub>
 800f480:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f484:	f7f1 fb2a 	bl	8000adc <__aeabi_dcmplt>
 800f488:	2800      	cmp	r0, #0
 800f48a:	f040 80b4 	bne.w	800f5f6 <_dtoa_r+0x6be>
 800f48e:	42a6      	cmp	r6, r4
 800f490:	f43f af70 	beq.w	800f374 <_dtoa_r+0x43c>
 800f494:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f498:	4b0a      	ldr	r3, [pc, #40]	@ (800f4c4 <_dtoa_r+0x58c>)
 800f49a:	2200      	movs	r2, #0
 800f49c:	f7f1 f8ac 	bl	80005f8 <__aeabi_dmul>
 800f4a0:	4b08      	ldr	r3, [pc, #32]	@ (800f4c4 <_dtoa_r+0x58c>)
 800f4a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f4a6:	2200      	movs	r2, #0
 800f4a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f4ac:	f7f1 f8a4 	bl	80005f8 <__aeabi_dmul>
 800f4b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f4b4:	e7c4      	b.n	800f440 <_dtoa_r+0x508>
 800f4b6:	bf00      	nop
 800f4b8:	08012c38 	.word	0x08012c38
 800f4bc:	08012c10 	.word	0x08012c10
 800f4c0:	3ff00000 	.word	0x3ff00000
 800f4c4:	40240000 	.word	0x40240000
 800f4c8:	401c0000 	.word	0x401c0000
 800f4cc:	40140000 	.word	0x40140000
 800f4d0:	3fe00000 	.word	0x3fe00000
 800f4d4:	4631      	mov	r1, r6
 800f4d6:	4628      	mov	r0, r5
 800f4d8:	f7f1 f88e 	bl	80005f8 <__aeabi_dmul>
 800f4dc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f4e0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f4e2:	4656      	mov	r6, sl
 800f4e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f4e8:	f7f1 fb36 	bl	8000b58 <__aeabi_d2iz>
 800f4ec:	4605      	mov	r5, r0
 800f4ee:	f7f1 f819 	bl	8000524 <__aeabi_i2d>
 800f4f2:	4602      	mov	r2, r0
 800f4f4:	460b      	mov	r3, r1
 800f4f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f4fa:	f7f0 fec5 	bl	8000288 <__aeabi_dsub>
 800f4fe:	3530      	adds	r5, #48	@ 0x30
 800f500:	f806 5b01 	strb.w	r5, [r6], #1
 800f504:	4602      	mov	r2, r0
 800f506:	460b      	mov	r3, r1
 800f508:	42a6      	cmp	r6, r4
 800f50a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f50e:	f04f 0200 	mov.w	r2, #0
 800f512:	d124      	bne.n	800f55e <_dtoa_r+0x626>
 800f514:	4baf      	ldr	r3, [pc, #700]	@ (800f7d4 <_dtoa_r+0x89c>)
 800f516:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f51a:	f7f0 feb7 	bl	800028c <__adddf3>
 800f51e:	4602      	mov	r2, r0
 800f520:	460b      	mov	r3, r1
 800f522:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f526:	f7f1 faf7 	bl	8000b18 <__aeabi_dcmpgt>
 800f52a:	2800      	cmp	r0, #0
 800f52c:	d163      	bne.n	800f5f6 <_dtoa_r+0x6be>
 800f52e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f532:	49a8      	ldr	r1, [pc, #672]	@ (800f7d4 <_dtoa_r+0x89c>)
 800f534:	2000      	movs	r0, #0
 800f536:	f7f0 fea7 	bl	8000288 <__aeabi_dsub>
 800f53a:	4602      	mov	r2, r0
 800f53c:	460b      	mov	r3, r1
 800f53e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f542:	f7f1 facb 	bl	8000adc <__aeabi_dcmplt>
 800f546:	2800      	cmp	r0, #0
 800f548:	f43f af14 	beq.w	800f374 <_dtoa_r+0x43c>
 800f54c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f54e:	1e73      	subs	r3, r6, #1
 800f550:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f552:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f556:	2b30      	cmp	r3, #48	@ 0x30
 800f558:	d0f8      	beq.n	800f54c <_dtoa_r+0x614>
 800f55a:	4647      	mov	r7, r8
 800f55c:	e03b      	b.n	800f5d6 <_dtoa_r+0x69e>
 800f55e:	4b9e      	ldr	r3, [pc, #632]	@ (800f7d8 <_dtoa_r+0x8a0>)
 800f560:	f7f1 f84a 	bl	80005f8 <__aeabi_dmul>
 800f564:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f568:	e7bc      	b.n	800f4e4 <_dtoa_r+0x5ac>
 800f56a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f56e:	4656      	mov	r6, sl
 800f570:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f574:	4620      	mov	r0, r4
 800f576:	4629      	mov	r1, r5
 800f578:	f7f1 f968 	bl	800084c <__aeabi_ddiv>
 800f57c:	f7f1 faec 	bl	8000b58 <__aeabi_d2iz>
 800f580:	4680      	mov	r8, r0
 800f582:	f7f0 ffcf 	bl	8000524 <__aeabi_i2d>
 800f586:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f58a:	f7f1 f835 	bl	80005f8 <__aeabi_dmul>
 800f58e:	4602      	mov	r2, r0
 800f590:	460b      	mov	r3, r1
 800f592:	4620      	mov	r0, r4
 800f594:	4629      	mov	r1, r5
 800f596:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f59a:	f7f0 fe75 	bl	8000288 <__aeabi_dsub>
 800f59e:	f806 4b01 	strb.w	r4, [r6], #1
 800f5a2:	9d03      	ldr	r5, [sp, #12]
 800f5a4:	eba6 040a 	sub.w	r4, r6, sl
 800f5a8:	42a5      	cmp	r5, r4
 800f5aa:	4602      	mov	r2, r0
 800f5ac:	460b      	mov	r3, r1
 800f5ae:	d133      	bne.n	800f618 <_dtoa_r+0x6e0>
 800f5b0:	f7f0 fe6c 	bl	800028c <__adddf3>
 800f5b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f5b8:	4604      	mov	r4, r0
 800f5ba:	460d      	mov	r5, r1
 800f5bc:	f7f1 faac 	bl	8000b18 <__aeabi_dcmpgt>
 800f5c0:	b9c0      	cbnz	r0, 800f5f4 <_dtoa_r+0x6bc>
 800f5c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f5c6:	4620      	mov	r0, r4
 800f5c8:	4629      	mov	r1, r5
 800f5ca:	f7f1 fa7d 	bl	8000ac8 <__aeabi_dcmpeq>
 800f5ce:	b110      	cbz	r0, 800f5d6 <_dtoa_r+0x69e>
 800f5d0:	f018 0f01 	tst.w	r8, #1
 800f5d4:	d10e      	bne.n	800f5f4 <_dtoa_r+0x6bc>
 800f5d6:	9902      	ldr	r1, [sp, #8]
 800f5d8:	4648      	mov	r0, r9
 800f5da:	f000 fbbd 	bl	800fd58 <_Bfree>
 800f5de:	2300      	movs	r3, #0
 800f5e0:	7033      	strb	r3, [r6, #0]
 800f5e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f5e4:	3701      	adds	r7, #1
 800f5e6:	601f      	str	r7, [r3, #0]
 800f5e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	f000 824b 	beq.w	800fa86 <_dtoa_r+0xb4e>
 800f5f0:	601e      	str	r6, [r3, #0]
 800f5f2:	e248      	b.n	800fa86 <_dtoa_r+0xb4e>
 800f5f4:	46b8      	mov	r8, r7
 800f5f6:	4633      	mov	r3, r6
 800f5f8:	461e      	mov	r6, r3
 800f5fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f5fe:	2a39      	cmp	r2, #57	@ 0x39
 800f600:	d106      	bne.n	800f610 <_dtoa_r+0x6d8>
 800f602:	459a      	cmp	sl, r3
 800f604:	d1f8      	bne.n	800f5f8 <_dtoa_r+0x6c0>
 800f606:	2230      	movs	r2, #48	@ 0x30
 800f608:	f108 0801 	add.w	r8, r8, #1
 800f60c:	f88a 2000 	strb.w	r2, [sl]
 800f610:	781a      	ldrb	r2, [r3, #0]
 800f612:	3201      	adds	r2, #1
 800f614:	701a      	strb	r2, [r3, #0]
 800f616:	e7a0      	b.n	800f55a <_dtoa_r+0x622>
 800f618:	4b6f      	ldr	r3, [pc, #444]	@ (800f7d8 <_dtoa_r+0x8a0>)
 800f61a:	2200      	movs	r2, #0
 800f61c:	f7f0 ffec 	bl	80005f8 <__aeabi_dmul>
 800f620:	2200      	movs	r2, #0
 800f622:	2300      	movs	r3, #0
 800f624:	4604      	mov	r4, r0
 800f626:	460d      	mov	r5, r1
 800f628:	f7f1 fa4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800f62c:	2800      	cmp	r0, #0
 800f62e:	d09f      	beq.n	800f570 <_dtoa_r+0x638>
 800f630:	e7d1      	b.n	800f5d6 <_dtoa_r+0x69e>
 800f632:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f634:	2a00      	cmp	r2, #0
 800f636:	f000 80ea 	beq.w	800f80e <_dtoa_r+0x8d6>
 800f63a:	9a07      	ldr	r2, [sp, #28]
 800f63c:	2a01      	cmp	r2, #1
 800f63e:	f300 80cd 	bgt.w	800f7dc <_dtoa_r+0x8a4>
 800f642:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f644:	2a00      	cmp	r2, #0
 800f646:	f000 80c1 	beq.w	800f7cc <_dtoa_r+0x894>
 800f64a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f64e:	9c08      	ldr	r4, [sp, #32]
 800f650:	9e00      	ldr	r6, [sp, #0]
 800f652:	9a00      	ldr	r2, [sp, #0]
 800f654:	441a      	add	r2, r3
 800f656:	9200      	str	r2, [sp, #0]
 800f658:	9a06      	ldr	r2, [sp, #24]
 800f65a:	2101      	movs	r1, #1
 800f65c:	441a      	add	r2, r3
 800f65e:	4648      	mov	r0, r9
 800f660:	9206      	str	r2, [sp, #24]
 800f662:	f000 fc2d 	bl	800fec0 <__i2b>
 800f666:	4605      	mov	r5, r0
 800f668:	b166      	cbz	r6, 800f684 <_dtoa_r+0x74c>
 800f66a:	9b06      	ldr	r3, [sp, #24]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	dd09      	ble.n	800f684 <_dtoa_r+0x74c>
 800f670:	42b3      	cmp	r3, r6
 800f672:	9a00      	ldr	r2, [sp, #0]
 800f674:	bfa8      	it	ge
 800f676:	4633      	movge	r3, r6
 800f678:	1ad2      	subs	r2, r2, r3
 800f67a:	9200      	str	r2, [sp, #0]
 800f67c:	9a06      	ldr	r2, [sp, #24]
 800f67e:	1af6      	subs	r6, r6, r3
 800f680:	1ad3      	subs	r3, r2, r3
 800f682:	9306      	str	r3, [sp, #24]
 800f684:	9b08      	ldr	r3, [sp, #32]
 800f686:	b30b      	cbz	r3, 800f6cc <_dtoa_r+0x794>
 800f688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	f000 80c6 	beq.w	800f81c <_dtoa_r+0x8e4>
 800f690:	2c00      	cmp	r4, #0
 800f692:	f000 80c0 	beq.w	800f816 <_dtoa_r+0x8de>
 800f696:	4629      	mov	r1, r5
 800f698:	4622      	mov	r2, r4
 800f69a:	4648      	mov	r0, r9
 800f69c:	f000 fcc8 	bl	8010030 <__pow5mult>
 800f6a0:	9a02      	ldr	r2, [sp, #8]
 800f6a2:	4601      	mov	r1, r0
 800f6a4:	4605      	mov	r5, r0
 800f6a6:	4648      	mov	r0, r9
 800f6a8:	f000 fc20 	bl	800feec <__multiply>
 800f6ac:	9902      	ldr	r1, [sp, #8]
 800f6ae:	4680      	mov	r8, r0
 800f6b0:	4648      	mov	r0, r9
 800f6b2:	f000 fb51 	bl	800fd58 <_Bfree>
 800f6b6:	9b08      	ldr	r3, [sp, #32]
 800f6b8:	1b1b      	subs	r3, r3, r4
 800f6ba:	9308      	str	r3, [sp, #32]
 800f6bc:	f000 80b1 	beq.w	800f822 <_dtoa_r+0x8ea>
 800f6c0:	9a08      	ldr	r2, [sp, #32]
 800f6c2:	4641      	mov	r1, r8
 800f6c4:	4648      	mov	r0, r9
 800f6c6:	f000 fcb3 	bl	8010030 <__pow5mult>
 800f6ca:	9002      	str	r0, [sp, #8]
 800f6cc:	2101      	movs	r1, #1
 800f6ce:	4648      	mov	r0, r9
 800f6d0:	f000 fbf6 	bl	800fec0 <__i2b>
 800f6d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f6d6:	4604      	mov	r4, r0
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	f000 81d8 	beq.w	800fa8e <_dtoa_r+0xb56>
 800f6de:	461a      	mov	r2, r3
 800f6e0:	4601      	mov	r1, r0
 800f6e2:	4648      	mov	r0, r9
 800f6e4:	f000 fca4 	bl	8010030 <__pow5mult>
 800f6e8:	9b07      	ldr	r3, [sp, #28]
 800f6ea:	2b01      	cmp	r3, #1
 800f6ec:	4604      	mov	r4, r0
 800f6ee:	f300 809f 	bgt.w	800f830 <_dtoa_r+0x8f8>
 800f6f2:	9b04      	ldr	r3, [sp, #16]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	f040 8097 	bne.w	800f828 <_dtoa_r+0x8f0>
 800f6fa:	9b05      	ldr	r3, [sp, #20]
 800f6fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f700:	2b00      	cmp	r3, #0
 800f702:	f040 8093 	bne.w	800f82c <_dtoa_r+0x8f4>
 800f706:	9b05      	ldr	r3, [sp, #20]
 800f708:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f70c:	0d1b      	lsrs	r3, r3, #20
 800f70e:	051b      	lsls	r3, r3, #20
 800f710:	b133      	cbz	r3, 800f720 <_dtoa_r+0x7e8>
 800f712:	9b00      	ldr	r3, [sp, #0]
 800f714:	3301      	adds	r3, #1
 800f716:	9300      	str	r3, [sp, #0]
 800f718:	9b06      	ldr	r3, [sp, #24]
 800f71a:	3301      	adds	r3, #1
 800f71c:	9306      	str	r3, [sp, #24]
 800f71e:	2301      	movs	r3, #1
 800f720:	9308      	str	r3, [sp, #32]
 800f722:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f724:	2b00      	cmp	r3, #0
 800f726:	f000 81b8 	beq.w	800fa9a <_dtoa_r+0xb62>
 800f72a:	6923      	ldr	r3, [r4, #16]
 800f72c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f730:	6918      	ldr	r0, [r3, #16]
 800f732:	f000 fb79 	bl	800fe28 <__hi0bits>
 800f736:	f1c0 0020 	rsb	r0, r0, #32
 800f73a:	9b06      	ldr	r3, [sp, #24]
 800f73c:	4418      	add	r0, r3
 800f73e:	f010 001f 	ands.w	r0, r0, #31
 800f742:	f000 8082 	beq.w	800f84a <_dtoa_r+0x912>
 800f746:	f1c0 0320 	rsb	r3, r0, #32
 800f74a:	2b04      	cmp	r3, #4
 800f74c:	dd73      	ble.n	800f836 <_dtoa_r+0x8fe>
 800f74e:	9b00      	ldr	r3, [sp, #0]
 800f750:	f1c0 001c 	rsb	r0, r0, #28
 800f754:	4403      	add	r3, r0
 800f756:	9300      	str	r3, [sp, #0]
 800f758:	9b06      	ldr	r3, [sp, #24]
 800f75a:	4403      	add	r3, r0
 800f75c:	4406      	add	r6, r0
 800f75e:	9306      	str	r3, [sp, #24]
 800f760:	9b00      	ldr	r3, [sp, #0]
 800f762:	2b00      	cmp	r3, #0
 800f764:	dd05      	ble.n	800f772 <_dtoa_r+0x83a>
 800f766:	9902      	ldr	r1, [sp, #8]
 800f768:	461a      	mov	r2, r3
 800f76a:	4648      	mov	r0, r9
 800f76c:	f000 fcba 	bl	80100e4 <__lshift>
 800f770:	9002      	str	r0, [sp, #8]
 800f772:	9b06      	ldr	r3, [sp, #24]
 800f774:	2b00      	cmp	r3, #0
 800f776:	dd05      	ble.n	800f784 <_dtoa_r+0x84c>
 800f778:	4621      	mov	r1, r4
 800f77a:	461a      	mov	r2, r3
 800f77c:	4648      	mov	r0, r9
 800f77e:	f000 fcb1 	bl	80100e4 <__lshift>
 800f782:	4604      	mov	r4, r0
 800f784:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f786:	2b00      	cmp	r3, #0
 800f788:	d061      	beq.n	800f84e <_dtoa_r+0x916>
 800f78a:	9802      	ldr	r0, [sp, #8]
 800f78c:	4621      	mov	r1, r4
 800f78e:	f000 fd15 	bl	80101bc <__mcmp>
 800f792:	2800      	cmp	r0, #0
 800f794:	da5b      	bge.n	800f84e <_dtoa_r+0x916>
 800f796:	2300      	movs	r3, #0
 800f798:	9902      	ldr	r1, [sp, #8]
 800f79a:	220a      	movs	r2, #10
 800f79c:	4648      	mov	r0, r9
 800f79e:	f000 fafd 	bl	800fd9c <__multadd>
 800f7a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7a4:	9002      	str	r0, [sp, #8]
 800f7a6:	f107 38ff 	add.w	r8, r7, #4294967295
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	f000 8177 	beq.w	800fa9e <_dtoa_r+0xb66>
 800f7b0:	4629      	mov	r1, r5
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	220a      	movs	r2, #10
 800f7b6:	4648      	mov	r0, r9
 800f7b8:	f000 faf0 	bl	800fd9c <__multadd>
 800f7bc:	f1bb 0f00 	cmp.w	fp, #0
 800f7c0:	4605      	mov	r5, r0
 800f7c2:	dc6f      	bgt.n	800f8a4 <_dtoa_r+0x96c>
 800f7c4:	9b07      	ldr	r3, [sp, #28]
 800f7c6:	2b02      	cmp	r3, #2
 800f7c8:	dc49      	bgt.n	800f85e <_dtoa_r+0x926>
 800f7ca:	e06b      	b.n	800f8a4 <_dtoa_r+0x96c>
 800f7cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f7ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f7d2:	e73c      	b.n	800f64e <_dtoa_r+0x716>
 800f7d4:	3fe00000 	.word	0x3fe00000
 800f7d8:	40240000 	.word	0x40240000
 800f7dc:	9b03      	ldr	r3, [sp, #12]
 800f7de:	1e5c      	subs	r4, r3, #1
 800f7e0:	9b08      	ldr	r3, [sp, #32]
 800f7e2:	42a3      	cmp	r3, r4
 800f7e4:	db09      	blt.n	800f7fa <_dtoa_r+0x8c2>
 800f7e6:	1b1c      	subs	r4, r3, r4
 800f7e8:	9b03      	ldr	r3, [sp, #12]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	f6bf af30 	bge.w	800f650 <_dtoa_r+0x718>
 800f7f0:	9b00      	ldr	r3, [sp, #0]
 800f7f2:	9a03      	ldr	r2, [sp, #12]
 800f7f4:	1a9e      	subs	r6, r3, r2
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	e72b      	b.n	800f652 <_dtoa_r+0x71a>
 800f7fa:	9b08      	ldr	r3, [sp, #32]
 800f7fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f7fe:	9408      	str	r4, [sp, #32]
 800f800:	1ae3      	subs	r3, r4, r3
 800f802:	441a      	add	r2, r3
 800f804:	9e00      	ldr	r6, [sp, #0]
 800f806:	9b03      	ldr	r3, [sp, #12]
 800f808:	920d      	str	r2, [sp, #52]	@ 0x34
 800f80a:	2400      	movs	r4, #0
 800f80c:	e721      	b.n	800f652 <_dtoa_r+0x71a>
 800f80e:	9c08      	ldr	r4, [sp, #32]
 800f810:	9e00      	ldr	r6, [sp, #0]
 800f812:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f814:	e728      	b.n	800f668 <_dtoa_r+0x730>
 800f816:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f81a:	e751      	b.n	800f6c0 <_dtoa_r+0x788>
 800f81c:	9a08      	ldr	r2, [sp, #32]
 800f81e:	9902      	ldr	r1, [sp, #8]
 800f820:	e750      	b.n	800f6c4 <_dtoa_r+0x78c>
 800f822:	f8cd 8008 	str.w	r8, [sp, #8]
 800f826:	e751      	b.n	800f6cc <_dtoa_r+0x794>
 800f828:	2300      	movs	r3, #0
 800f82a:	e779      	b.n	800f720 <_dtoa_r+0x7e8>
 800f82c:	9b04      	ldr	r3, [sp, #16]
 800f82e:	e777      	b.n	800f720 <_dtoa_r+0x7e8>
 800f830:	2300      	movs	r3, #0
 800f832:	9308      	str	r3, [sp, #32]
 800f834:	e779      	b.n	800f72a <_dtoa_r+0x7f2>
 800f836:	d093      	beq.n	800f760 <_dtoa_r+0x828>
 800f838:	9a00      	ldr	r2, [sp, #0]
 800f83a:	331c      	adds	r3, #28
 800f83c:	441a      	add	r2, r3
 800f83e:	9200      	str	r2, [sp, #0]
 800f840:	9a06      	ldr	r2, [sp, #24]
 800f842:	441a      	add	r2, r3
 800f844:	441e      	add	r6, r3
 800f846:	9206      	str	r2, [sp, #24]
 800f848:	e78a      	b.n	800f760 <_dtoa_r+0x828>
 800f84a:	4603      	mov	r3, r0
 800f84c:	e7f4      	b.n	800f838 <_dtoa_r+0x900>
 800f84e:	9b03      	ldr	r3, [sp, #12]
 800f850:	2b00      	cmp	r3, #0
 800f852:	46b8      	mov	r8, r7
 800f854:	dc20      	bgt.n	800f898 <_dtoa_r+0x960>
 800f856:	469b      	mov	fp, r3
 800f858:	9b07      	ldr	r3, [sp, #28]
 800f85a:	2b02      	cmp	r3, #2
 800f85c:	dd1e      	ble.n	800f89c <_dtoa_r+0x964>
 800f85e:	f1bb 0f00 	cmp.w	fp, #0
 800f862:	f47f adb1 	bne.w	800f3c8 <_dtoa_r+0x490>
 800f866:	4621      	mov	r1, r4
 800f868:	465b      	mov	r3, fp
 800f86a:	2205      	movs	r2, #5
 800f86c:	4648      	mov	r0, r9
 800f86e:	f000 fa95 	bl	800fd9c <__multadd>
 800f872:	4601      	mov	r1, r0
 800f874:	4604      	mov	r4, r0
 800f876:	9802      	ldr	r0, [sp, #8]
 800f878:	f000 fca0 	bl	80101bc <__mcmp>
 800f87c:	2800      	cmp	r0, #0
 800f87e:	f77f ada3 	ble.w	800f3c8 <_dtoa_r+0x490>
 800f882:	4656      	mov	r6, sl
 800f884:	2331      	movs	r3, #49	@ 0x31
 800f886:	f806 3b01 	strb.w	r3, [r6], #1
 800f88a:	f108 0801 	add.w	r8, r8, #1
 800f88e:	e59f      	b.n	800f3d0 <_dtoa_r+0x498>
 800f890:	9c03      	ldr	r4, [sp, #12]
 800f892:	46b8      	mov	r8, r7
 800f894:	4625      	mov	r5, r4
 800f896:	e7f4      	b.n	800f882 <_dtoa_r+0x94a>
 800f898:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f89c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	f000 8101 	beq.w	800faa6 <_dtoa_r+0xb6e>
 800f8a4:	2e00      	cmp	r6, #0
 800f8a6:	dd05      	ble.n	800f8b4 <_dtoa_r+0x97c>
 800f8a8:	4629      	mov	r1, r5
 800f8aa:	4632      	mov	r2, r6
 800f8ac:	4648      	mov	r0, r9
 800f8ae:	f000 fc19 	bl	80100e4 <__lshift>
 800f8b2:	4605      	mov	r5, r0
 800f8b4:	9b08      	ldr	r3, [sp, #32]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d05c      	beq.n	800f974 <_dtoa_r+0xa3c>
 800f8ba:	6869      	ldr	r1, [r5, #4]
 800f8bc:	4648      	mov	r0, r9
 800f8be:	f000 fa0b 	bl	800fcd8 <_Balloc>
 800f8c2:	4606      	mov	r6, r0
 800f8c4:	b928      	cbnz	r0, 800f8d2 <_dtoa_r+0x99a>
 800f8c6:	4b82      	ldr	r3, [pc, #520]	@ (800fad0 <_dtoa_r+0xb98>)
 800f8c8:	4602      	mov	r2, r0
 800f8ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f8ce:	f7ff bb4a 	b.w	800ef66 <_dtoa_r+0x2e>
 800f8d2:	692a      	ldr	r2, [r5, #16]
 800f8d4:	3202      	adds	r2, #2
 800f8d6:	0092      	lsls	r2, r2, #2
 800f8d8:	f105 010c 	add.w	r1, r5, #12
 800f8dc:	300c      	adds	r0, #12
 800f8de:	f000 fff7 	bl	80108d0 <memcpy>
 800f8e2:	2201      	movs	r2, #1
 800f8e4:	4631      	mov	r1, r6
 800f8e6:	4648      	mov	r0, r9
 800f8e8:	f000 fbfc 	bl	80100e4 <__lshift>
 800f8ec:	f10a 0301 	add.w	r3, sl, #1
 800f8f0:	9300      	str	r3, [sp, #0]
 800f8f2:	eb0a 030b 	add.w	r3, sl, fp
 800f8f6:	9308      	str	r3, [sp, #32]
 800f8f8:	9b04      	ldr	r3, [sp, #16]
 800f8fa:	f003 0301 	and.w	r3, r3, #1
 800f8fe:	462f      	mov	r7, r5
 800f900:	9306      	str	r3, [sp, #24]
 800f902:	4605      	mov	r5, r0
 800f904:	9b00      	ldr	r3, [sp, #0]
 800f906:	9802      	ldr	r0, [sp, #8]
 800f908:	4621      	mov	r1, r4
 800f90a:	f103 3bff 	add.w	fp, r3, #4294967295
 800f90e:	f7ff fa88 	bl	800ee22 <quorem>
 800f912:	4603      	mov	r3, r0
 800f914:	3330      	adds	r3, #48	@ 0x30
 800f916:	9003      	str	r0, [sp, #12]
 800f918:	4639      	mov	r1, r7
 800f91a:	9802      	ldr	r0, [sp, #8]
 800f91c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f91e:	f000 fc4d 	bl	80101bc <__mcmp>
 800f922:	462a      	mov	r2, r5
 800f924:	9004      	str	r0, [sp, #16]
 800f926:	4621      	mov	r1, r4
 800f928:	4648      	mov	r0, r9
 800f92a:	f000 fc63 	bl	80101f4 <__mdiff>
 800f92e:	68c2      	ldr	r2, [r0, #12]
 800f930:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f932:	4606      	mov	r6, r0
 800f934:	bb02      	cbnz	r2, 800f978 <_dtoa_r+0xa40>
 800f936:	4601      	mov	r1, r0
 800f938:	9802      	ldr	r0, [sp, #8]
 800f93a:	f000 fc3f 	bl	80101bc <__mcmp>
 800f93e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f940:	4602      	mov	r2, r0
 800f942:	4631      	mov	r1, r6
 800f944:	4648      	mov	r0, r9
 800f946:	920c      	str	r2, [sp, #48]	@ 0x30
 800f948:	9309      	str	r3, [sp, #36]	@ 0x24
 800f94a:	f000 fa05 	bl	800fd58 <_Bfree>
 800f94e:	9b07      	ldr	r3, [sp, #28]
 800f950:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f952:	9e00      	ldr	r6, [sp, #0]
 800f954:	ea42 0103 	orr.w	r1, r2, r3
 800f958:	9b06      	ldr	r3, [sp, #24]
 800f95a:	4319      	orrs	r1, r3
 800f95c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f95e:	d10d      	bne.n	800f97c <_dtoa_r+0xa44>
 800f960:	2b39      	cmp	r3, #57	@ 0x39
 800f962:	d027      	beq.n	800f9b4 <_dtoa_r+0xa7c>
 800f964:	9a04      	ldr	r2, [sp, #16]
 800f966:	2a00      	cmp	r2, #0
 800f968:	dd01      	ble.n	800f96e <_dtoa_r+0xa36>
 800f96a:	9b03      	ldr	r3, [sp, #12]
 800f96c:	3331      	adds	r3, #49	@ 0x31
 800f96e:	f88b 3000 	strb.w	r3, [fp]
 800f972:	e52e      	b.n	800f3d2 <_dtoa_r+0x49a>
 800f974:	4628      	mov	r0, r5
 800f976:	e7b9      	b.n	800f8ec <_dtoa_r+0x9b4>
 800f978:	2201      	movs	r2, #1
 800f97a:	e7e2      	b.n	800f942 <_dtoa_r+0xa0a>
 800f97c:	9904      	ldr	r1, [sp, #16]
 800f97e:	2900      	cmp	r1, #0
 800f980:	db04      	blt.n	800f98c <_dtoa_r+0xa54>
 800f982:	9807      	ldr	r0, [sp, #28]
 800f984:	4301      	orrs	r1, r0
 800f986:	9806      	ldr	r0, [sp, #24]
 800f988:	4301      	orrs	r1, r0
 800f98a:	d120      	bne.n	800f9ce <_dtoa_r+0xa96>
 800f98c:	2a00      	cmp	r2, #0
 800f98e:	ddee      	ble.n	800f96e <_dtoa_r+0xa36>
 800f990:	9902      	ldr	r1, [sp, #8]
 800f992:	9300      	str	r3, [sp, #0]
 800f994:	2201      	movs	r2, #1
 800f996:	4648      	mov	r0, r9
 800f998:	f000 fba4 	bl	80100e4 <__lshift>
 800f99c:	4621      	mov	r1, r4
 800f99e:	9002      	str	r0, [sp, #8]
 800f9a0:	f000 fc0c 	bl	80101bc <__mcmp>
 800f9a4:	2800      	cmp	r0, #0
 800f9a6:	9b00      	ldr	r3, [sp, #0]
 800f9a8:	dc02      	bgt.n	800f9b0 <_dtoa_r+0xa78>
 800f9aa:	d1e0      	bne.n	800f96e <_dtoa_r+0xa36>
 800f9ac:	07da      	lsls	r2, r3, #31
 800f9ae:	d5de      	bpl.n	800f96e <_dtoa_r+0xa36>
 800f9b0:	2b39      	cmp	r3, #57	@ 0x39
 800f9b2:	d1da      	bne.n	800f96a <_dtoa_r+0xa32>
 800f9b4:	2339      	movs	r3, #57	@ 0x39
 800f9b6:	f88b 3000 	strb.w	r3, [fp]
 800f9ba:	4633      	mov	r3, r6
 800f9bc:	461e      	mov	r6, r3
 800f9be:	3b01      	subs	r3, #1
 800f9c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f9c4:	2a39      	cmp	r2, #57	@ 0x39
 800f9c6:	d04e      	beq.n	800fa66 <_dtoa_r+0xb2e>
 800f9c8:	3201      	adds	r2, #1
 800f9ca:	701a      	strb	r2, [r3, #0]
 800f9cc:	e501      	b.n	800f3d2 <_dtoa_r+0x49a>
 800f9ce:	2a00      	cmp	r2, #0
 800f9d0:	dd03      	ble.n	800f9da <_dtoa_r+0xaa2>
 800f9d2:	2b39      	cmp	r3, #57	@ 0x39
 800f9d4:	d0ee      	beq.n	800f9b4 <_dtoa_r+0xa7c>
 800f9d6:	3301      	adds	r3, #1
 800f9d8:	e7c9      	b.n	800f96e <_dtoa_r+0xa36>
 800f9da:	9a00      	ldr	r2, [sp, #0]
 800f9dc:	9908      	ldr	r1, [sp, #32]
 800f9de:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f9e2:	428a      	cmp	r2, r1
 800f9e4:	d028      	beq.n	800fa38 <_dtoa_r+0xb00>
 800f9e6:	9902      	ldr	r1, [sp, #8]
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	220a      	movs	r2, #10
 800f9ec:	4648      	mov	r0, r9
 800f9ee:	f000 f9d5 	bl	800fd9c <__multadd>
 800f9f2:	42af      	cmp	r7, r5
 800f9f4:	9002      	str	r0, [sp, #8]
 800f9f6:	f04f 0300 	mov.w	r3, #0
 800f9fa:	f04f 020a 	mov.w	r2, #10
 800f9fe:	4639      	mov	r1, r7
 800fa00:	4648      	mov	r0, r9
 800fa02:	d107      	bne.n	800fa14 <_dtoa_r+0xadc>
 800fa04:	f000 f9ca 	bl	800fd9c <__multadd>
 800fa08:	4607      	mov	r7, r0
 800fa0a:	4605      	mov	r5, r0
 800fa0c:	9b00      	ldr	r3, [sp, #0]
 800fa0e:	3301      	adds	r3, #1
 800fa10:	9300      	str	r3, [sp, #0]
 800fa12:	e777      	b.n	800f904 <_dtoa_r+0x9cc>
 800fa14:	f000 f9c2 	bl	800fd9c <__multadd>
 800fa18:	4629      	mov	r1, r5
 800fa1a:	4607      	mov	r7, r0
 800fa1c:	2300      	movs	r3, #0
 800fa1e:	220a      	movs	r2, #10
 800fa20:	4648      	mov	r0, r9
 800fa22:	f000 f9bb 	bl	800fd9c <__multadd>
 800fa26:	4605      	mov	r5, r0
 800fa28:	e7f0      	b.n	800fa0c <_dtoa_r+0xad4>
 800fa2a:	f1bb 0f00 	cmp.w	fp, #0
 800fa2e:	bfcc      	ite	gt
 800fa30:	465e      	movgt	r6, fp
 800fa32:	2601      	movle	r6, #1
 800fa34:	4456      	add	r6, sl
 800fa36:	2700      	movs	r7, #0
 800fa38:	9902      	ldr	r1, [sp, #8]
 800fa3a:	9300      	str	r3, [sp, #0]
 800fa3c:	2201      	movs	r2, #1
 800fa3e:	4648      	mov	r0, r9
 800fa40:	f000 fb50 	bl	80100e4 <__lshift>
 800fa44:	4621      	mov	r1, r4
 800fa46:	9002      	str	r0, [sp, #8]
 800fa48:	f000 fbb8 	bl	80101bc <__mcmp>
 800fa4c:	2800      	cmp	r0, #0
 800fa4e:	dcb4      	bgt.n	800f9ba <_dtoa_r+0xa82>
 800fa50:	d102      	bne.n	800fa58 <_dtoa_r+0xb20>
 800fa52:	9b00      	ldr	r3, [sp, #0]
 800fa54:	07db      	lsls	r3, r3, #31
 800fa56:	d4b0      	bmi.n	800f9ba <_dtoa_r+0xa82>
 800fa58:	4633      	mov	r3, r6
 800fa5a:	461e      	mov	r6, r3
 800fa5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fa60:	2a30      	cmp	r2, #48	@ 0x30
 800fa62:	d0fa      	beq.n	800fa5a <_dtoa_r+0xb22>
 800fa64:	e4b5      	b.n	800f3d2 <_dtoa_r+0x49a>
 800fa66:	459a      	cmp	sl, r3
 800fa68:	d1a8      	bne.n	800f9bc <_dtoa_r+0xa84>
 800fa6a:	2331      	movs	r3, #49	@ 0x31
 800fa6c:	f108 0801 	add.w	r8, r8, #1
 800fa70:	f88a 3000 	strb.w	r3, [sl]
 800fa74:	e4ad      	b.n	800f3d2 <_dtoa_r+0x49a>
 800fa76:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fa78:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800fad4 <_dtoa_r+0xb9c>
 800fa7c:	b11b      	cbz	r3, 800fa86 <_dtoa_r+0xb4e>
 800fa7e:	f10a 0308 	add.w	r3, sl, #8
 800fa82:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800fa84:	6013      	str	r3, [r2, #0]
 800fa86:	4650      	mov	r0, sl
 800fa88:	b017      	add	sp, #92	@ 0x5c
 800fa8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa8e:	9b07      	ldr	r3, [sp, #28]
 800fa90:	2b01      	cmp	r3, #1
 800fa92:	f77f ae2e 	ble.w	800f6f2 <_dtoa_r+0x7ba>
 800fa96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fa98:	9308      	str	r3, [sp, #32]
 800fa9a:	2001      	movs	r0, #1
 800fa9c:	e64d      	b.n	800f73a <_dtoa_r+0x802>
 800fa9e:	f1bb 0f00 	cmp.w	fp, #0
 800faa2:	f77f aed9 	ble.w	800f858 <_dtoa_r+0x920>
 800faa6:	4656      	mov	r6, sl
 800faa8:	9802      	ldr	r0, [sp, #8]
 800faaa:	4621      	mov	r1, r4
 800faac:	f7ff f9b9 	bl	800ee22 <quorem>
 800fab0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800fab4:	f806 3b01 	strb.w	r3, [r6], #1
 800fab8:	eba6 020a 	sub.w	r2, r6, sl
 800fabc:	4593      	cmp	fp, r2
 800fabe:	ddb4      	ble.n	800fa2a <_dtoa_r+0xaf2>
 800fac0:	9902      	ldr	r1, [sp, #8]
 800fac2:	2300      	movs	r3, #0
 800fac4:	220a      	movs	r2, #10
 800fac6:	4648      	mov	r0, r9
 800fac8:	f000 f968 	bl	800fd9c <__multadd>
 800facc:	9002      	str	r0, [sp, #8]
 800face:	e7eb      	b.n	800faa8 <_dtoa_r+0xb70>
 800fad0:	08012b3c 	.word	0x08012b3c
 800fad4:	08012ac0 	.word	0x08012ac0

0800fad8 <_free_r>:
 800fad8:	b538      	push	{r3, r4, r5, lr}
 800fada:	4605      	mov	r5, r0
 800fadc:	2900      	cmp	r1, #0
 800fade:	d041      	beq.n	800fb64 <_free_r+0x8c>
 800fae0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fae4:	1f0c      	subs	r4, r1, #4
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	bfb8      	it	lt
 800faea:	18e4      	addlt	r4, r4, r3
 800faec:	f000 f8e8 	bl	800fcc0 <__malloc_lock>
 800faf0:	4a1d      	ldr	r2, [pc, #116]	@ (800fb68 <_free_r+0x90>)
 800faf2:	6813      	ldr	r3, [r2, #0]
 800faf4:	b933      	cbnz	r3, 800fb04 <_free_r+0x2c>
 800faf6:	6063      	str	r3, [r4, #4]
 800faf8:	6014      	str	r4, [r2, #0]
 800fafa:	4628      	mov	r0, r5
 800fafc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb00:	f000 b8e4 	b.w	800fccc <__malloc_unlock>
 800fb04:	42a3      	cmp	r3, r4
 800fb06:	d908      	bls.n	800fb1a <_free_r+0x42>
 800fb08:	6820      	ldr	r0, [r4, #0]
 800fb0a:	1821      	adds	r1, r4, r0
 800fb0c:	428b      	cmp	r3, r1
 800fb0e:	bf01      	itttt	eq
 800fb10:	6819      	ldreq	r1, [r3, #0]
 800fb12:	685b      	ldreq	r3, [r3, #4]
 800fb14:	1809      	addeq	r1, r1, r0
 800fb16:	6021      	streq	r1, [r4, #0]
 800fb18:	e7ed      	b.n	800faf6 <_free_r+0x1e>
 800fb1a:	461a      	mov	r2, r3
 800fb1c:	685b      	ldr	r3, [r3, #4]
 800fb1e:	b10b      	cbz	r3, 800fb24 <_free_r+0x4c>
 800fb20:	42a3      	cmp	r3, r4
 800fb22:	d9fa      	bls.n	800fb1a <_free_r+0x42>
 800fb24:	6811      	ldr	r1, [r2, #0]
 800fb26:	1850      	adds	r0, r2, r1
 800fb28:	42a0      	cmp	r0, r4
 800fb2a:	d10b      	bne.n	800fb44 <_free_r+0x6c>
 800fb2c:	6820      	ldr	r0, [r4, #0]
 800fb2e:	4401      	add	r1, r0
 800fb30:	1850      	adds	r0, r2, r1
 800fb32:	4283      	cmp	r3, r0
 800fb34:	6011      	str	r1, [r2, #0]
 800fb36:	d1e0      	bne.n	800fafa <_free_r+0x22>
 800fb38:	6818      	ldr	r0, [r3, #0]
 800fb3a:	685b      	ldr	r3, [r3, #4]
 800fb3c:	6053      	str	r3, [r2, #4]
 800fb3e:	4408      	add	r0, r1
 800fb40:	6010      	str	r0, [r2, #0]
 800fb42:	e7da      	b.n	800fafa <_free_r+0x22>
 800fb44:	d902      	bls.n	800fb4c <_free_r+0x74>
 800fb46:	230c      	movs	r3, #12
 800fb48:	602b      	str	r3, [r5, #0]
 800fb4a:	e7d6      	b.n	800fafa <_free_r+0x22>
 800fb4c:	6820      	ldr	r0, [r4, #0]
 800fb4e:	1821      	adds	r1, r4, r0
 800fb50:	428b      	cmp	r3, r1
 800fb52:	bf04      	itt	eq
 800fb54:	6819      	ldreq	r1, [r3, #0]
 800fb56:	685b      	ldreq	r3, [r3, #4]
 800fb58:	6063      	str	r3, [r4, #4]
 800fb5a:	bf04      	itt	eq
 800fb5c:	1809      	addeq	r1, r1, r0
 800fb5e:	6021      	streq	r1, [r4, #0]
 800fb60:	6054      	str	r4, [r2, #4]
 800fb62:	e7ca      	b.n	800fafa <_free_r+0x22>
 800fb64:	bd38      	pop	{r3, r4, r5, pc}
 800fb66:	bf00      	nop
 800fb68:	20000b88 	.word	0x20000b88

0800fb6c <malloc>:
 800fb6c:	4b02      	ldr	r3, [pc, #8]	@ (800fb78 <malloc+0xc>)
 800fb6e:	4601      	mov	r1, r0
 800fb70:	6818      	ldr	r0, [r3, #0]
 800fb72:	f000 b825 	b.w	800fbc0 <_malloc_r>
 800fb76:	bf00      	nop
 800fb78:	200000ec 	.word	0x200000ec

0800fb7c <sbrk_aligned>:
 800fb7c:	b570      	push	{r4, r5, r6, lr}
 800fb7e:	4e0f      	ldr	r6, [pc, #60]	@ (800fbbc <sbrk_aligned+0x40>)
 800fb80:	460c      	mov	r4, r1
 800fb82:	6831      	ldr	r1, [r6, #0]
 800fb84:	4605      	mov	r5, r0
 800fb86:	b911      	cbnz	r1, 800fb8e <sbrk_aligned+0x12>
 800fb88:	f000 fe92 	bl	80108b0 <_sbrk_r>
 800fb8c:	6030      	str	r0, [r6, #0]
 800fb8e:	4621      	mov	r1, r4
 800fb90:	4628      	mov	r0, r5
 800fb92:	f000 fe8d 	bl	80108b0 <_sbrk_r>
 800fb96:	1c43      	adds	r3, r0, #1
 800fb98:	d103      	bne.n	800fba2 <sbrk_aligned+0x26>
 800fb9a:	f04f 34ff 	mov.w	r4, #4294967295
 800fb9e:	4620      	mov	r0, r4
 800fba0:	bd70      	pop	{r4, r5, r6, pc}
 800fba2:	1cc4      	adds	r4, r0, #3
 800fba4:	f024 0403 	bic.w	r4, r4, #3
 800fba8:	42a0      	cmp	r0, r4
 800fbaa:	d0f8      	beq.n	800fb9e <sbrk_aligned+0x22>
 800fbac:	1a21      	subs	r1, r4, r0
 800fbae:	4628      	mov	r0, r5
 800fbb0:	f000 fe7e 	bl	80108b0 <_sbrk_r>
 800fbb4:	3001      	adds	r0, #1
 800fbb6:	d1f2      	bne.n	800fb9e <sbrk_aligned+0x22>
 800fbb8:	e7ef      	b.n	800fb9a <sbrk_aligned+0x1e>
 800fbba:	bf00      	nop
 800fbbc:	20000b84 	.word	0x20000b84

0800fbc0 <_malloc_r>:
 800fbc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbc4:	1ccd      	adds	r5, r1, #3
 800fbc6:	f025 0503 	bic.w	r5, r5, #3
 800fbca:	3508      	adds	r5, #8
 800fbcc:	2d0c      	cmp	r5, #12
 800fbce:	bf38      	it	cc
 800fbd0:	250c      	movcc	r5, #12
 800fbd2:	2d00      	cmp	r5, #0
 800fbd4:	4606      	mov	r6, r0
 800fbd6:	db01      	blt.n	800fbdc <_malloc_r+0x1c>
 800fbd8:	42a9      	cmp	r1, r5
 800fbda:	d904      	bls.n	800fbe6 <_malloc_r+0x26>
 800fbdc:	230c      	movs	r3, #12
 800fbde:	6033      	str	r3, [r6, #0]
 800fbe0:	2000      	movs	r0, #0
 800fbe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbe6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fcbc <_malloc_r+0xfc>
 800fbea:	f000 f869 	bl	800fcc0 <__malloc_lock>
 800fbee:	f8d8 3000 	ldr.w	r3, [r8]
 800fbf2:	461c      	mov	r4, r3
 800fbf4:	bb44      	cbnz	r4, 800fc48 <_malloc_r+0x88>
 800fbf6:	4629      	mov	r1, r5
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	f7ff ffbf 	bl	800fb7c <sbrk_aligned>
 800fbfe:	1c43      	adds	r3, r0, #1
 800fc00:	4604      	mov	r4, r0
 800fc02:	d158      	bne.n	800fcb6 <_malloc_r+0xf6>
 800fc04:	f8d8 4000 	ldr.w	r4, [r8]
 800fc08:	4627      	mov	r7, r4
 800fc0a:	2f00      	cmp	r7, #0
 800fc0c:	d143      	bne.n	800fc96 <_malloc_r+0xd6>
 800fc0e:	2c00      	cmp	r4, #0
 800fc10:	d04b      	beq.n	800fcaa <_malloc_r+0xea>
 800fc12:	6823      	ldr	r3, [r4, #0]
 800fc14:	4639      	mov	r1, r7
 800fc16:	4630      	mov	r0, r6
 800fc18:	eb04 0903 	add.w	r9, r4, r3
 800fc1c:	f000 fe48 	bl	80108b0 <_sbrk_r>
 800fc20:	4581      	cmp	r9, r0
 800fc22:	d142      	bne.n	800fcaa <_malloc_r+0xea>
 800fc24:	6821      	ldr	r1, [r4, #0]
 800fc26:	1a6d      	subs	r5, r5, r1
 800fc28:	4629      	mov	r1, r5
 800fc2a:	4630      	mov	r0, r6
 800fc2c:	f7ff ffa6 	bl	800fb7c <sbrk_aligned>
 800fc30:	3001      	adds	r0, #1
 800fc32:	d03a      	beq.n	800fcaa <_malloc_r+0xea>
 800fc34:	6823      	ldr	r3, [r4, #0]
 800fc36:	442b      	add	r3, r5
 800fc38:	6023      	str	r3, [r4, #0]
 800fc3a:	f8d8 3000 	ldr.w	r3, [r8]
 800fc3e:	685a      	ldr	r2, [r3, #4]
 800fc40:	bb62      	cbnz	r2, 800fc9c <_malloc_r+0xdc>
 800fc42:	f8c8 7000 	str.w	r7, [r8]
 800fc46:	e00f      	b.n	800fc68 <_malloc_r+0xa8>
 800fc48:	6822      	ldr	r2, [r4, #0]
 800fc4a:	1b52      	subs	r2, r2, r5
 800fc4c:	d420      	bmi.n	800fc90 <_malloc_r+0xd0>
 800fc4e:	2a0b      	cmp	r2, #11
 800fc50:	d917      	bls.n	800fc82 <_malloc_r+0xc2>
 800fc52:	1961      	adds	r1, r4, r5
 800fc54:	42a3      	cmp	r3, r4
 800fc56:	6025      	str	r5, [r4, #0]
 800fc58:	bf18      	it	ne
 800fc5a:	6059      	strne	r1, [r3, #4]
 800fc5c:	6863      	ldr	r3, [r4, #4]
 800fc5e:	bf08      	it	eq
 800fc60:	f8c8 1000 	streq.w	r1, [r8]
 800fc64:	5162      	str	r2, [r4, r5]
 800fc66:	604b      	str	r3, [r1, #4]
 800fc68:	4630      	mov	r0, r6
 800fc6a:	f000 f82f 	bl	800fccc <__malloc_unlock>
 800fc6e:	f104 000b 	add.w	r0, r4, #11
 800fc72:	1d23      	adds	r3, r4, #4
 800fc74:	f020 0007 	bic.w	r0, r0, #7
 800fc78:	1ac2      	subs	r2, r0, r3
 800fc7a:	bf1c      	itt	ne
 800fc7c:	1a1b      	subne	r3, r3, r0
 800fc7e:	50a3      	strne	r3, [r4, r2]
 800fc80:	e7af      	b.n	800fbe2 <_malloc_r+0x22>
 800fc82:	6862      	ldr	r2, [r4, #4]
 800fc84:	42a3      	cmp	r3, r4
 800fc86:	bf0c      	ite	eq
 800fc88:	f8c8 2000 	streq.w	r2, [r8]
 800fc8c:	605a      	strne	r2, [r3, #4]
 800fc8e:	e7eb      	b.n	800fc68 <_malloc_r+0xa8>
 800fc90:	4623      	mov	r3, r4
 800fc92:	6864      	ldr	r4, [r4, #4]
 800fc94:	e7ae      	b.n	800fbf4 <_malloc_r+0x34>
 800fc96:	463c      	mov	r4, r7
 800fc98:	687f      	ldr	r7, [r7, #4]
 800fc9a:	e7b6      	b.n	800fc0a <_malloc_r+0x4a>
 800fc9c:	461a      	mov	r2, r3
 800fc9e:	685b      	ldr	r3, [r3, #4]
 800fca0:	42a3      	cmp	r3, r4
 800fca2:	d1fb      	bne.n	800fc9c <_malloc_r+0xdc>
 800fca4:	2300      	movs	r3, #0
 800fca6:	6053      	str	r3, [r2, #4]
 800fca8:	e7de      	b.n	800fc68 <_malloc_r+0xa8>
 800fcaa:	230c      	movs	r3, #12
 800fcac:	6033      	str	r3, [r6, #0]
 800fcae:	4630      	mov	r0, r6
 800fcb0:	f000 f80c 	bl	800fccc <__malloc_unlock>
 800fcb4:	e794      	b.n	800fbe0 <_malloc_r+0x20>
 800fcb6:	6005      	str	r5, [r0, #0]
 800fcb8:	e7d6      	b.n	800fc68 <_malloc_r+0xa8>
 800fcba:	bf00      	nop
 800fcbc:	20000b88 	.word	0x20000b88

0800fcc0 <__malloc_lock>:
 800fcc0:	4801      	ldr	r0, [pc, #4]	@ (800fcc8 <__malloc_lock+0x8>)
 800fcc2:	f7ff b8ac 	b.w	800ee1e <__retarget_lock_acquire_recursive>
 800fcc6:	bf00      	nop
 800fcc8:	20000b80 	.word	0x20000b80

0800fccc <__malloc_unlock>:
 800fccc:	4801      	ldr	r0, [pc, #4]	@ (800fcd4 <__malloc_unlock+0x8>)
 800fcce:	f7ff b8a7 	b.w	800ee20 <__retarget_lock_release_recursive>
 800fcd2:	bf00      	nop
 800fcd4:	20000b80 	.word	0x20000b80

0800fcd8 <_Balloc>:
 800fcd8:	b570      	push	{r4, r5, r6, lr}
 800fcda:	69c6      	ldr	r6, [r0, #28]
 800fcdc:	4604      	mov	r4, r0
 800fcde:	460d      	mov	r5, r1
 800fce0:	b976      	cbnz	r6, 800fd00 <_Balloc+0x28>
 800fce2:	2010      	movs	r0, #16
 800fce4:	f7ff ff42 	bl	800fb6c <malloc>
 800fce8:	4602      	mov	r2, r0
 800fcea:	61e0      	str	r0, [r4, #28]
 800fcec:	b920      	cbnz	r0, 800fcf8 <_Balloc+0x20>
 800fcee:	4b18      	ldr	r3, [pc, #96]	@ (800fd50 <_Balloc+0x78>)
 800fcf0:	4818      	ldr	r0, [pc, #96]	@ (800fd54 <_Balloc+0x7c>)
 800fcf2:	216b      	movs	r1, #107	@ 0x6b
 800fcf4:	f000 fdfa 	bl	80108ec <__assert_func>
 800fcf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fcfc:	6006      	str	r6, [r0, #0]
 800fcfe:	60c6      	str	r6, [r0, #12]
 800fd00:	69e6      	ldr	r6, [r4, #28]
 800fd02:	68f3      	ldr	r3, [r6, #12]
 800fd04:	b183      	cbz	r3, 800fd28 <_Balloc+0x50>
 800fd06:	69e3      	ldr	r3, [r4, #28]
 800fd08:	68db      	ldr	r3, [r3, #12]
 800fd0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fd0e:	b9b8      	cbnz	r0, 800fd40 <_Balloc+0x68>
 800fd10:	2101      	movs	r1, #1
 800fd12:	fa01 f605 	lsl.w	r6, r1, r5
 800fd16:	1d72      	adds	r2, r6, #5
 800fd18:	0092      	lsls	r2, r2, #2
 800fd1a:	4620      	mov	r0, r4
 800fd1c:	f000 fe04 	bl	8010928 <_calloc_r>
 800fd20:	b160      	cbz	r0, 800fd3c <_Balloc+0x64>
 800fd22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fd26:	e00e      	b.n	800fd46 <_Balloc+0x6e>
 800fd28:	2221      	movs	r2, #33	@ 0x21
 800fd2a:	2104      	movs	r1, #4
 800fd2c:	4620      	mov	r0, r4
 800fd2e:	f000 fdfb 	bl	8010928 <_calloc_r>
 800fd32:	69e3      	ldr	r3, [r4, #28]
 800fd34:	60f0      	str	r0, [r6, #12]
 800fd36:	68db      	ldr	r3, [r3, #12]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d1e4      	bne.n	800fd06 <_Balloc+0x2e>
 800fd3c:	2000      	movs	r0, #0
 800fd3e:	bd70      	pop	{r4, r5, r6, pc}
 800fd40:	6802      	ldr	r2, [r0, #0]
 800fd42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fd46:	2300      	movs	r3, #0
 800fd48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fd4c:	e7f7      	b.n	800fd3e <_Balloc+0x66>
 800fd4e:	bf00      	nop
 800fd50:	08012acd 	.word	0x08012acd
 800fd54:	08012b4d 	.word	0x08012b4d

0800fd58 <_Bfree>:
 800fd58:	b570      	push	{r4, r5, r6, lr}
 800fd5a:	69c6      	ldr	r6, [r0, #28]
 800fd5c:	4605      	mov	r5, r0
 800fd5e:	460c      	mov	r4, r1
 800fd60:	b976      	cbnz	r6, 800fd80 <_Bfree+0x28>
 800fd62:	2010      	movs	r0, #16
 800fd64:	f7ff ff02 	bl	800fb6c <malloc>
 800fd68:	4602      	mov	r2, r0
 800fd6a:	61e8      	str	r0, [r5, #28]
 800fd6c:	b920      	cbnz	r0, 800fd78 <_Bfree+0x20>
 800fd6e:	4b09      	ldr	r3, [pc, #36]	@ (800fd94 <_Bfree+0x3c>)
 800fd70:	4809      	ldr	r0, [pc, #36]	@ (800fd98 <_Bfree+0x40>)
 800fd72:	218f      	movs	r1, #143	@ 0x8f
 800fd74:	f000 fdba 	bl	80108ec <__assert_func>
 800fd78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd7c:	6006      	str	r6, [r0, #0]
 800fd7e:	60c6      	str	r6, [r0, #12]
 800fd80:	b13c      	cbz	r4, 800fd92 <_Bfree+0x3a>
 800fd82:	69eb      	ldr	r3, [r5, #28]
 800fd84:	6862      	ldr	r2, [r4, #4]
 800fd86:	68db      	ldr	r3, [r3, #12]
 800fd88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fd8c:	6021      	str	r1, [r4, #0]
 800fd8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fd92:	bd70      	pop	{r4, r5, r6, pc}
 800fd94:	08012acd 	.word	0x08012acd
 800fd98:	08012b4d 	.word	0x08012b4d

0800fd9c <__multadd>:
 800fd9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fda0:	690d      	ldr	r5, [r1, #16]
 800fda2:	4607      	mov	r7, r0
 800fda4:	460c      	mov	r4, r1
 800fda6:	461e      	mov	r6, r3
 800fda8:	f101 0c14 	add.w	ip, r1, #20
 800fdac:	2000      	movs	r0, #0
 800fdae:	f8dc 3000 	ldr.w	r3, [ip]
 800fdb2:	b299      	uxth	r1, r3
 800fdb4:	fb02 6101 	mla	r1, r2, r1, r6
 800fdb8:	0c1e      	lsrs	r6, r3, #16
 800fdba:	0c0b      	lsrs	r3, r1, #16
 800fdbc:	fb02 3306 	mla	r3, r2, r6, r3
 800fdc0:	b289      	uxth	r1, r1
 800fdc2:	3001      	adds	r0, #1
 800fdc4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fdc8:	4285      	cmp	r5, r0
 800fdca:	f84c 1b04 	str.w	r1, [ip], #4
 800fdce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fdd2:	dcec      	bgt.n	800fdae <__multadd+0x12>
 800fdd4:	b30e      	cbz	r6, 800fe1a <__multadd+0x7e>
 800fdd6:	68a3      	ldr	r3, [r4, #8]
 800fdd8:	42ab      	cmp	r3, r5
 800fdda:	dc19      	bgt.n	800fe10 <__multadd+0x74>
 800fddc:	6861      	ldr	r1, [r4, #4]
 800fdde:	4638      	mov	r0, r7
 800fde0:	3101      	adds	r1, #1
 800fde2:	f7ff ff79 	bl	800fcd8 <_Balloc>
 800fde6:	4680      	mov	r8, r0
 800fde8:	b928      	cbnz	r0, 800fdf6 <__multadd+0x5a>
 800fdea:	4602      	mov	r2, r0
 800fdec:	4b0c      	ldr	r3, [pc, #48]	@ (800fe20 <__multadd+0x84>)
 800fdee:	480d      	ldr	r0, [pc, #52]	@ (800fe24 <__multadd+0x88>)
 800fdf0:	21ba      	movs	r1, #186	@ 0xba
 800fdf2:	f000 fd7b 	bl	80108ec <__assert_func>
 800fdf6:	6922      	ldr	r2, [r4, #16]
 800fdf8:	3202      	adds	r2, #2
 800fdfa:	f104 010c 	add.w	r1, r4, #12
 800fdfe:	0092      	lsls	r2, r2, #2
 800fe00:	300c      	adds	r0, #12
 800fe02:	f000 fd65 	bl	80108d0 <memcpy>
 800fe06:	4621      	mov	r1, r4
 800fe08:	4638      	mov	r0, r7
 800fe0a:	f7ff ffa5 	bl	800fd58 <_Bfree>
 800fe0e:	4644      	mov	r4, r8
 800fe10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fe14:	3501      	adds	r5, #1
 800fe16:	615e      	str	r6, [r3, #20]
 800fe18:	6125      	str	r5, [r4, #16]
 800fe1a:	4620      	mov	r0, r4
 800fe1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe20:	08012b3c 	.word	0x08012b3c
 800fe24:	08012b4d 	.word	0x08012b4d

0800fe28 <__hi0bits>:
 800fe28:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fe2c:	4603      	mov	r3, r0
 800fe2e:	bf36      	itet	cc
 800fe30:	0403      	lslcc	r3, r0, #16
 800fe32:	2000      	movcs	r0, #0
 800fe34:	2010      	movcc	r0, #16
 800fe36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fe3a:	bf3c      	itt	cc
 800fe3c:	021b      	lslcc	r3, r3, #8
 800fe3e:	3008      	addcc	r0, #8
 800fe40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fe44:	bf3c      	itt	cc
 800fe46:	011b      	lslcc	r3, r3, #4
 800fe48:	3004      	addcc	r0, #4
 800fe4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fe4e:	bf3c      	itt	cc
 800fe50:	009b      	lslcc	r3, r3, #2
 800fe52:	3002      	addcc	r0, #2
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	db05      	blt.n	800fe64 <__hi0bits+0x3c>
 800fe58:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fe5c:	f100 0001 	add.w	r0, r0, #1
 800fe60:	bf08      	it	eq
 800fe62:	2020      	moveq	r0, #32
 800fe64:	4770      	bx	lr

0800fe66 <__lo0bits>:
 800fe66:	6803      	ldr	r3, [r0, #0]
 800fe68:	4602      	mov	r2, r0
 800fe6a:	f013 0007 	ands.w	r0, r3, #7
 800fe6e:	d00b      	beq.n	800fe88 <__lo0bits+0x22>
 800fe70:	07d9      	lsls	r1, r3, #31
 800fe72:	d421      	bmi.n	800feb8 <__lo0bits+0x52>
 800fe74:	0798      	lsls	r0, r3, #30
 800fe76:	bf49      	itett	mi
 800fe78:	085b      	lsrmi	r3, r3, #1
 800fe7a:	089b      	lsrpl	r3, r3, #2
 800fe7c:	2001      	movmi	r0, #1
 800fe7e:	6013      	strmi	r3, [r2, #0]
 800fe80:	bf5c      	itt	pl
 800fe82:	6013      	strpl	r3, [r2, #0]
 800fe84:	2002      	movpl	r0, #2
 800fe86:	4770      	bx	lr
 800fe88:	b299      	uxth	r1, r3
 800fe8a:	b909      	cbnz	r1, 800fe90 <__lo0bits+0x2a>
 800fe8c:	0c1b      	lsrs	r3, r3, #16
 800fe8e:	2010      	movs	r0, #16
 800fe90:	b2d9      	uxtb	r1, r3
 800fe92:	b909      	cbnz	r1, 800fe98 <__lo0bits+0x32>
 800fe94:	3008      	adds	r0, #8
 800fe96:	0a1b      	lsrs	r3, r3, #8
 800fe98:	0719      	lsls	r1, r3, #28
 800fe9a:	bf04      	itt	eq
 800fe9c:	091b      	lsreq	r3, r3, #4
 800fe9e:	3004      	addeq	r0, #4
 800fea0:	0799      	lsls	r1, r3, #30
 800fea2:	bf04      	itt	eq
 800fea4:	089b      	lsreq	r3, r3, #2
 800fea6:	3002      	addeq	r0, #2
 800fea8:	07d9      	lsls	r1, r3, #31
 800feaa:	d403      	bmi.n	800feb4 <__lo0bits+0x4e>
 800feac:	085b      	lsrs	r3, r3, #1
 800feae:	f100 0001 	add.w	r0, r0, #1
 800feb2:	d003      	beq.n	800febc <__lo0bits+0x56>
 800feb4:	6013      	str	r3, [r2, #0]
 800feb6:	4770      	bx	lr
 800feb8:	2000      	movs	r0, #0
 800feba:	4770      	bx	lr
 800febc:	2020      	movs	r0, #32
 800febe:	4770      	bx	lr

0800fec0 <__i2b>:
 800fec0:	b510      	push	{r4, lr}
 800fec2:	460c      	mov	r4, r1
 800fec4:	2101      	movs	r1, #1
 800fec6:	f7ff ff07 	bl	800fcd8 <_Balloc>
 800feca:	4602      	mov	r2, r0
 800fecc:	b928      	cbnz	r0, 800feda <__i2b+0x1a>
 800fece:	4b05      	ldr	r3, [pc, #20]	@ (800fee4 <__i2b+0x24>)
 800fed0:	4805      	ldr	r0, [pc, #20]	@ (800fee8 <__i2b+0x28>)
 800fed2:	f240 1145 	movw	r1, #325	@ 0x145
 800fed6:	f000 fd09 	bl	80108ec <__assert_func>
 800feda:	2301      	movs	r3, #1
 800fedc:	6144      	str	r4, [r0, #20]
 800fede:	6103      	str	r3, [r0, #16]
 800fee0:	bd10      	pop	{r4, pc}
 800fee2:	bf00      	nop
 800fee4:	08012b3c 	.word	0x08012b3c
 800fee8:	08012b4d 	.word	0x08012b4d

0800feec <__multiply>:
 800feec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fef0:	4617      	mov	r7, r2
 800fef2:	690a      	ldr	r2, [r1, #16]
 800fef4:	693b      	ldr	r3, [r7, #16]
 800fef6:	429a      	cmp	r2, r3
 800fef8:	bfa8      	it	ge
 800fefa:	463b      	movge	r3, r7
 800fefc:	4689      	mov	r9, r1
 800fefe:	bfa4      	itt	ge
 800ff00:	460f      	movge	r7, r1
 800ff02:	4699      	movge	r9, r3
 800ff04:	693d      	ldr	r5, [r7, #16]
 800ff06:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ff0a:	68bb      	ldr	r3, [r7, #8]
 800ff0c:	6879      	ldr	r1, [r7, #4]
 800ff0e:	eb05 060a 	add.w	r6, r5, sl
 800ff12:	42b3      	cmp	r3, r6
 800ff14:	b085      	sub	sp, #20
 800ff16:	bfb8      	it	lt
 800ff18:	3101      	addlt	r1, #1
 800ff1a:	f7ff fedd 	bl	800fcd8 <_Balloc>
 800ff1e:	b930      	cbnz	r0, 800ff2e <__multiply+0x42>
 800ff20:	4602      	mov	r2, r0
 800ff22:	4b41      	ldr	r3, [pc, #260]	@ (8010028 <__multiply+0x13c>)
 800ff24:	4841      	ldr	r0, [pc, #260]	@ (801002c <__multiply+0x140>)
 800ff26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ff2a:	f000 fcdf 	bl	80108ec <__assert_func>
 800ff2e:	f100 0414 	add.w	r4, r0, #20
 800ff32:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ff36:	4623      	mov	r3, r4
 800ff38:	2200      	movs	r2, #0
 800ff3a:	4573      	cmp	r3, lr
 800ff3c:	d320      	bcc.n	800ff80 <__multiply+0x94>
 800ff3e:	f107 0814 	add.w	r8, r7, #20
 800ff42:	f109 0114 	add.w	r1, r9, #20
 800ff46:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ff4a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ff4e:	9302      	str	r3, [sp, #8]
 800ff50:	1beb      	subs	r3, r5, r7
 800ff52:	3b15      	subs	r3, #21
 800ff54:	f023 0303 	bic.w	r3, r3, #3
 800ff58:	3304      	adds	r3, #4
 800ff5a:	3715      	adds	r7, #21
 800ff5c:	42bd      	cmp	r5, r7
 800ff5e:	bf38      	it	cc
 800ff60:	2304      	movcc	r3, #4
 800ff62:	9301      	str	r3, [sp, #4]
 800ff64:	9b02      	ldr	r3, [sp, #8]
 800ff66:	9103      	str	r1, [sp, #12]
 800ff68:	428b      	cmp	r3, r1
 800ff6a:	d80c      	bhi.n	800ff86 <__multiply+0x9a>
 800ff6c:	2e00      	cmp	r6, #0
 800ff6e:	dd03      	ble.n	800ff78 <__multiply+0x8c>
 800ff70:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d055      	beq.n	8010024 <__multiply+0x138>
 800ff78:	6106      	str	r6, [r0, #16]
 800ff7a:	b005      	add	sp, #20
 800ff7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff80:	f843 2b04 	str.w	r2, [r3], #4
 800ff84:	e7d9      	b.n	800ff3a <__multiply+0x4e>
 800ff86:	f8b1 a000 	ldrh.w	sl, [r1]
 800ff8a:	f1ba 0f00 	cmp.w	sl, #0
 800ff8e:	d01f      	beq.n	800ffd0 <__multiply+0xe4>
 800ff90:	46c4      	mov	ip, r8
 800ff92:	46a1      	mov	r9, r4
 800ff94:	2700      	movs	r7, #0
 800ff96:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ff9a:	f8d9 3000 	ldr.w	r3, [r9]
 800ff9e:	fa1f fb82 	uxth.w	fp, r2
 800ffa2:	b29b      	uxth	r3, r3
 800ffa4:	fb0a 330b 	mla	r3, sl, fp, r3
 800ffa8:	443b      	add	r3, r7
 800ffaa:	f8d9 7000 	ldr.w	r7, [r9]
 800ffae:	0c12      	lsrs	r2, r2, #16
 800ffb0:	0c3f      	lsrs	r7, r7, #16
 800ffb2:	fb0a 7202 	mla	r2, sl, r2, r7
 800ffb6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ffba:	b29b      	uxth	r3, r3
 800ffbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ffc0:	4565      	cmp	r5, ip
 800ffc2:	f849 3b04 	str.w	r3, [r9], #4
 800ffc6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ffca:	d8e4      	bhi.n	800ff96 <__multiply+0xaa>
 800ffcc:	9b01      	ldr	r3, [sp, #4]
 800ffce:	50e7      	str	r7, [r4, r3]
 800ffd0:	9b03      	ldr	r3, [sp, #12]
 800ffd2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ffd6:	3104      	adds	r1, #4
 800ffd8:	f1b9 0f00 	cmp.w	r9, #0
 800ffdc:	d020      	beq.n	8010020 <__multiply+0x134>
 800ffde:	6823      	ldr	r3, [r4, #0]
 800ffe0:	4647      	mov	r7, r8
 800ffe2:	46a4      	mov	ip, r4
 800ffe4:	f04f 0a00 	mov.w	sl, #0
 800ffe8:	f8b7 b000 	ldrh.w	fp, [r7]
 800ffec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fff0:	fb09 220b 	mla	r2, r9, fp, r2
 800fff4:	4452      	add	r2, sl
 800fff6:	b29b      	uxth	r3, r3
 800fff8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fffc:	f84c 3b04 	str.w	r3, [ip], #4
 8010000:	f857 3b04 	ldr.w	r3, [r7], #4
 8010004:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010008:	f8bc 3000 	ldrh.w	r3, [ip]
 801000c:	fb09 330a 	mla	r3, r9, sl, r3
 8010010:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010014:	42bd      	cmp	r5, r7
 8010016:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801001a:	d8e5      	bhi.n	800ffe8 <__multiply+0xfc>
 801001c:	9a01      	ldr	r2, [sp, #4]
 801001e:	50a3      	str	r3, [r4, r2]
 8010020:	3404      	adds	r4, #4
 8010022:	e79f      	b.n	800ff64 <__multiply+0x78>
 8010024:	3e01      	subs	r6, #1
 8010026:	e7a1      	b.n	800ff6c <__multiply+0x80>
 8010028:	08012b3c 	.word	0x08012b3c
 801002c:	08012b4d 	.word	0x08012b4d

08010030 <__pow5mult>:
 8010030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010034:	4615      	mov	r5, r2
 8010036:	f012 0203 	ands.w	r2, r2, #3
 801003a:	4607      	mov	r7, r0
 801003c:	460e      	mov	r6, r1
 801003e:	d007      	beq.n	8010050 <__pow5mult+0x20>
 8010040:	4c25      	ldr	r4, [pc, #148]	@ (80100d8 <__pow5mult+0xa8>)
 8010042:	3a01      	subs	r2, #1
 8010044:	2300      	movs	r3, #0
 8010046:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801004a:	f7ff fea7 	bl	800fd9c <__multadd>
 801004e:	4606      	mov	r6, r0
 8010050:	10ad      	asrs	r5, r5, #2
 8010052:	d03d      	beq.n	80100d0 <__pow5mult+0xa0>
 8010054:	69fc      	ldr	r4, [r7, #28]
 8010056:	b97c      	cbnz	r4, 8010078 <__pow5mult+0x48>
 8010058:	2010      	movs	r0, #16
 801005a:	f7ff fd87 	bl	800fb6c <malloc>
 801005e:	4602      	mov	r2, r0
 8010060:	61f8      	str	r0, [r7, #28]
 8010062:	b928      	cbnz	r0, 8010070 <__pow5mult+0x40>
 8010064:	4b1d      	ldr	r3, [pc, #116]	@ (80100dc <__pow5mult+0xac>)
 8010066:	481e      	ldr	r0, [pc, #120]	@ (80100e0 <__pow5mult+0xb0>)
 8010068:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801006c:	f000 fc3e 	bl	80108ec <__assert_func>
 8010070:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010074:	6004      	str	r4, [r0, #0]
 8010076:	60c4      	str	r4, [r0, #12]
 8010078:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801007c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010080:	b94c      	cbnz	r4, 8010096 <__pow5mult+0x66>
 8010082:	f240 2171 	movw	r1, #625	@ 0x271
 8010086:	4638      	mov	r0, r7
 8010088:	f7ff ff1a 	bl	800fec0 <__i2b>
 801008c:	2300      	movs	r3, #0
 801008e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010092:	4604      	mov	r4, r0
 8010094:	6003      	str	r3, [r0, #0]
 8010096:	f04f 0900 	mov.w	r9, #0
 801009a:	07eb      	lsls	r3, r5, #31
 801009c:	d50a      	bpl.n	80100b4 <__pow5mult+0x84>
 801009e:	4631      	mov	r1, r6
 80100a0:	4622      	mov	r2, r4
 80100a2:	4638      	mov	r0, r7
 80100a4:	f7ff ff22 	bl	800feec <__multiply>
 80100a8:	4631      	mov	r1, r6
 80100aa:	4680      	mov	r8, r0
 80100ac:	4638      	mov	r0, r7
 80100ae:	f7ff fe53 	bl	800fd58 <_Bfree>
 80100b2:	4646      	mov	r6, r8
 80100b4:	106d      	asrs	r5, r5, #1
 80100b6:	d00b      	beq.n	80100d0 <__pow5mult+0xa0>
 80100b8:	6820      	ldr	r0, [r4, #0]
 80100ba:	b938      	cbnz	r0, 80100cc <__pow5mult+0x9c>
 80100bc:	4622      	mov	r2, r4
 80100be:	4621      	mov	r1, r4
 80100c0:	4638      	mov	r0, r7
 80100c2:	f7ff ff13 	bl	800feec <__multiply>
 80100c6:	6020      	str	r0, [r4, #0]
 80100c8:	f8c0 9000 	str.w	r9, [r0]
 80100cc:	4604      	mov	r4, r0
 80100ce:	e7e4      	b.n	801009a <__pow5mult+0x6a>
 80100d0:	4630      	mov	r0, r6
 80100d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100d6:	bf00      	nop
 80100d8:	08012c00 	.word	0x08012c00
 80100dc:	08012acd 	.word	0x08012acd
 80100e0:	08012b4d 	.word	0x08012b4d

080100e4 <__lshift>:
 80100e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100e8:	460c      	mov	r4, r1
 80100ea:	6849      	ldr	r1, [r1, #4]
 80100ec:	6923      	ldr	r3, [r4, #16]
 80100ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80100f2:	68a3      	ldr	r3, [r4, #8]
 80100f4:	4607      	mov	r7, r0
 80100f6:	4691      	mov	r9, r2
 80100f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80100fc:	f108 0601 	add.w	r6, r8, #1
 8010100:	42b3      	cmp	r3, r6
 8010102:	db0b      	blt.n	801011c <__lshift+0x38>
 8010104:	4638      	mov	r0, r7
 8010106:	f7ff fde7 	bl	800fcd8 <_Balloc>
 801010a:	4605      	mov	r5, r0
 801010c:	b948      	cbnz	r0, 8010122 <__lshift+0x3e>
 801010e:	4602      	mov	r2, r0
 8010110:	4b28      	ldr	r3, [pc, #160]	@ (80101b4 <__lshift+0xd0>)
 8010112:	4829      	ldr	r0, [pc, #164]	@ (80101b8 <__lshift+0xd4>)
 8010114:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010118:	f000 fbe8 	bl	80108ec <__assert_func>
 801011c:	3101      	adds	r1, #1
 801011e:	005b      	lsls	r3, r3, #1
 8010120:	e7ee      	b.n	8010100 <__lshift+0x1c>
 8010122:	2300      	movs	r3, #0
 8010124:	f100 0114 	add.w	r1, r0, #20
 8010128:	f100 0210 	add.w	r2, r0, #16
 801012c:	4618      	mov	r0, r3
 801012e:	4553      	cmp	r3, sl
 8010130:	db33      	blt.n	801019a <__lshift+0xb6>
 8010132:	6920      	ldr	r0, [r4, #16]
 8010134:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010138:	f104 0314 	add.w	r3, r4, #20
 801013c:	f019 091f 	ands.w	r9, r9, #31
 8010140:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010144:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010148:	d02b      	beq.n	80101a2 <__lshift+0xbe>
 801014a:	f1c9 0e20 	rsb	lr, r9, #32
 801014e:	468a      	mov	sl, r1
 8010150:	2200      	movs	r2, #0
 8010152:	6818      	ldr	r0, [r3, #0]
 8010154:	fa00 f009 	lsl.w	r0, r0, r9
 8010158:	4310      	orrs	r0, r2
 801015a:	f84a 0b04 	str.w	r0, [sl], #4
 801015e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010162:	459c      	cmp	ip, r3
 8010164:	fa22 f20e 	lsr.w	r2, r2, lr
 8010168:	d8f3      	bhi.n	8010152 <__lshift+0x6e>
 801016a:	ebac 0304 	sub.w	r3, ip, r4
 801016e:	3b15      	subs	r3, #21
 8010170:	f023 0303 	bic.w	r3, r3, #3
 8010174:	3304      	adds	r3, #4
 8010176:	f104 0015 	add.w	r0, r4, #21
 801017a:	4560      	cmp	r0, ip
 801017c:	bf88      	it	hi
 801017e:	2304      	movhi	r3, #4
 8010180:	50ca      	str	r2, [r1, r3]
 8010182:	b10a      	cbz	r2, 8010188 <__lshift+0xa4>
 8010184:	f108 0602 	add.w	r6, r8, #2
 8010188:	3e01      	subs	r6, #1
 801018a:	4638      	mov	r0, r7
 801018c:	612e      	str	r6, [r5, #16]
 801018e:	4621      	mov	r1, r4
 8010190:	f7ff fde2 	bl	800fd58 <_Bfree>
 8010194:	4628      	mov	r0, r5
 8010196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801019a:	f842 0f04 	str.w	r0, [r2, #4]!
 801019e:	3301      	adds	r3, #1
 80101a0:	e7c5      	b.n	801012e <__lshift+0x4a>
 80101a2:	3904      	subs	r1, #4
 80101a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80101a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80101ac:	459c      	cmp	ip, r3
 80101ae:	d8f9      	bhi.n	80101a4 <__lshift+0xc0>
 80101b0:	e7ea      	b.n	8010188 <__lshift+0xa4>
 80101b2:	bf00      	nop
 80101b4:	08012b3c 	.word	0x08012b3c
 80101b8:	08012b4d 	.word	0x08012b4d

080101bc <__mcmp>:
 80101bc:	690a      	ldr	r2, [r1, #16]
 80101be:	4603      	mov	r3, r0
 80101c0:	6900      	ldr	r0, [r0, #16]
 80101c2:	1a80      	subs	r0, r0, r2
 80101c4:	b530      	push	{r4, r5, lr}
 80101c6:	d10e      	bne.n	80101e6 <__mcmp+0x2a>
 80101c8:	3314      	adds	r3, #20
 80101ca:	3114      	adds	r1, #20
 80101cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80101d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80101d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80101d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80101dc:	4295      	cmp	r5, r2
 80101de:	d003      	beq.n	80101e8 <__mcmp+0x2c>
 80101e0:	d205      	bcs.n	80101ee <__mcmp+0x32>
 80101e2:	f04f 30ff 	mov.w	r0, #4294967295
 80101e6:	bd30      	pop	{r4, r5, pc}
 80101e8:	42a3      	cmp	r3, r4
 80101ea:	d3f3      	bcc.n	80101d4 <__mcmp+0x18>
 80101ec:	e7fb      	b.n	80101e6 <__mcmp+0x2a>
 80101ee:	2001      	movs	r0, #1
 80101f0:	e7f9      	b.n	80101e6 <__mcmp+0x2a>
	...

080101f4 <__mdiff>:
 80101f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101f8:	4689      	mov	r9, r1
 80101fa:	4606      	mov	r6, r0
 80101fc:	4611      	mov	r1, r2
 80101fe:	4648      	mov	r0, r9
 8010200:	4614      	mov	r4, r2
 8010202:	f7ff ffdb 	bl	80101bc <__mcmp>
 8010206:	1e05      	subs	r5, r0, #0
 8010208:	d112      	bne.n	8010230 <__mdiff+0x3c>
 801020a:	4629      	mov	r1, r5
 801020c:	4630      	mov	r0, r6
 801020e:	f7ff fd63 	bl	800fcd8 <_Balloc>
 8010212:	4602      	mov	r2, r0
 8010214:	b928      	cbnz	r0, 8010222 <__mdiff+0x2e>
 8010216:	4b3f      	ldr	r3, [pc, #252]	@ (8010314 <__mdiff+0x120>)
 8010218:	f240 2137 	movw	r1, #567	@ 0x237
 801021c:	483e      	ldr	r0, [pc, #248]	@ (8010318 <__mdiff+0x124>)
 801021e:	f000 fb65 	bl	80108ec <__assert_func>
 8010222:	2301      	movs	r3, #1
 8010224:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010228:	4610      	mov	r0, r2
 801022a:	b003      	add	sp, #12
 801022c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010230:	bfbc      	itt	lt
 8010232:	464b      	movlt	r3, r9
 8010234:	46a1      	movlt	r9, r4
 8010236:	4630      	mov	r0, r6
 8010238:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801023c:	bfba      	itte	lt
 801023e:	461c      	movlt	r4, r3
 8010240:	2501      	movlt	r5, #1
 8010242:	2500      	movge	r5, #0
 8010244:	f7ff fd48 	bl	800fcd8 <_Balloc>
 8010248:	4602      	mov	r2, r0
 801024a:	b918      	cbnz	r0, 8010254 <__mdiff+0x60>
 801024c:	4b31      	ldr	r3, [pc, #196]	@ (8010314 <__mdiff+0x120>)
 801024e:	f240 2145 	movw	r1, #581	@ 0x245
 8010252:	e7e3      	b.n	801021c <__mdiff+0x28>
 8010254:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010258:	6926      	ldr	r6, [r4, #16]
 801025a:	60c5      	str	r5, [r0, #12]
 801025c:	f109 0310 	add.w	r3, r9, #16
 8010260:	f109 0514 	add.w	r5, r9, #20
 8010264:	f104 0e14 	add.w	lr, r4, #20
 8010268:	f100 0b14 	add.w	fp, r0, #20
 801026c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010270:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010274:	9301      	str	r3, [sp, #4]
 8010276:	46d9      	mov	r9, fp
 8010278:	f04f 0c00 	mov.w	ip, #0
 801027c:	9b01      	ldr	r3, [sp, #4]
 801027e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010282:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010286:	9301      	str	r3, [sp, #4]
 8010288:	fa1f f38a 	uxth.w	r3, sl
 801028c:	4619      	mov	r1, r3
 801028e:	b283      	uxth	r3, r0
 8010290:	1acb      	subs	r3, r1, r3
 8010292:	0c00      	lsrs	r0, r0, #16
 8010294:	4463      	add	r3, ip
 8010296:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801029a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801029e:	b29b      	uxth	r3, r3
 80102a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80102a4:	4576      	cmp	r6, lr
 80102a6:	f849 3b04 	str.w	r3, [r9], #4
 80102aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80102ae:	d8e5      	bhi.n	801027c <__mdiff+0x88>
 80102b0:	1b33      	subs	r3, r6, r4
 80102b2:	3b15      	subs	r3, #21
 80102b4:	f023 0303 	bic.w	r3, r3, #3
 80102b8:	3415      	adds	r4, #21
 80102ba:	3304      	adds	r3, #4
 80102bc:	42a6      	cmp	r6, r4
 80102be:	bf38      	it	cc
 80102c0:	2304      	movcc	r3, #4
 80102c2:	441d      	add	r5, r3
 80102c4:	445b      	add	r3, fp
 80102c6:	461e      	mov	r6, r3
 80102c8:	462c      	mov	r4, r5
 80102ca:	4544      	cmp	r4, r8
 80102cc:	d30e      	bcc.n	80102ec <__mdiff+0xf8>
 80102ce:	f108 0103 	add.w	r1, r8, #3
 80102d2:	1b49      	subs	r1, r1, r5
 80102d4:	f021 0103 	bic.w	r1, r1, #3
 80102d8:	3d03      	subs	r5, #3
 80102da:	45a8      	cmp	r8, r5
 80102dc:	bf38      	it	cc
 80102de:	2100      	movcc	r1, #0
 80102e0:	440b      	add	r3, r1
 80102e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80102e6:	b191      	cbz	r1, 801030e <__mdiff+0x11a>
 80102e8:	6117      	str	r7, [r2, #16]
 80102ea:	e79d      	b.n	8010228 <__mdiff+0x34>
 80102ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80102f0:	46e6      	mov	lr, ip
 80102f2:	0c08      	lsrs	r0, r1, #16
 80102f4:	fa1c fc81 	uxtah	ip, ip, r1
 80102f8:	4471      	add	r1, lr
 80102fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80102fe:	b289      	uxth	r1, r1
 8010300:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010304:	f846 1b04 	str.w	r1, [r6], #4
 8010308:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801030c:	e7dd      	b.n	80102ca <__mdiff+0xd6>
 801030e:	3f01      	subs	r7, #1
 8010310:	e7e7      	b.n	80102e2 <__mdiff+0xee>
 8010312:	bf00      	nop
 8010314:	08012b3c 	.word	0x08012b3c
 8010318:	08012b4d 	.word	0x08012b4d

0801031c <__d2b>:
 801031c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010320:	460f      	mov	r7, r1
 8010322:	2101      	movs	r1, #1
 8010324:	ec59 8b10 	vmov	r8, r9, d0
 8010328:	4616      	mov	r6, r2
 801032a:	f7ff fcd5 	bl	800fcd8 <_Balloc>
 801032e:	4604      	mov	r4, r0
 8010330:	b930      	cbnz	r0, 8010340 <__d2b+0x24>
 8010332:	4602      	mov	r2, r0
 8010334:	4b23      	ldr	r3, [pc, #140]	@ (80103c4 <__d2b+0xa8>)
 8010336:	4824      	ldr	r0, [pc, #144]	@ (80103c8 <__d2b+0xac>)
 8010338:	f240 310f 	movw	r1, #783	@ 0x30f
 801033c:	f000 fad6 	bl	80108ec <__assert_func>
 8010340:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010344:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010348:	b10d      	cbz	r5, 801034e <__d2b+0x32>
 801034a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801034e:	9301      	str	r3, [sp, #4]
 8010350:	f1b8 0300 	subs.w	r3, r8, #0
 8010354:	d023      	beq.n	801039e <__d2b+0x82>
 8010356:	4668      	mov	r0, sp
 8010358:	9300      	str	r3, [sp, #0]
 801035a:	f7ff fd84 	bl	800fe66 <__lo0bits>
 801035e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010362:	b1d0      	cbz	r0, 801039a <__d2b+0x7e>
 8010364:	f1c0 0320 	rsb	r3, r0, #32
 8010368:	fa02 f303 	lsl.w	r3, r2, r3
 801036c:	430b      	orrs	r3, r1
 801036e:	40c2      	lsrs	r2, r0
 8010370:	6163      	str	r3, [r4, #20]
 8010372:	9201      	str	r2, [sp, #4]
 8010374:	9b01      	ldr	r3, [sp, #4]
 8010376:	61a3      	str	r3, [r4, #24]
 8010378:	2b00      	cmp	r3, #0
 801037a:	bf0c      	ite	eq
 801037c:	2201      	moveq	r2, #1
 801037e:	2202      	movne	r2, #2
 8010380:	6122      	str	r2, [r4, #16]
 8010382:	b1a5      	cbz	r5, 80103ae <__d2b+0x92>
 8010384:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010388:	4405      	add	r5, r0
 801038a:	603d      	str	r5, [r7, #0]
 801038c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010390:	6030      	str	r0, [r6, #0]
 8010392:	4620      	mov	r0, r4
 8010394:	b003      	add	sp, #12
 8010396:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801039a:	6161      	str	r1, [r4, #20]
 801039c:	e7ea      	b.n	8010374 <__d2b+0x58>
 801039e:	a801      	add	r0, sp, #4
 80103a0:	f7ff fd61 	bl	800fe66 <__lo0bits>
 80103a4:	9b01      	ldr	r3, [sp, #4]
 80103a6:	6163      	str	r3, [r4, #20]
 80103a8:	3020      	adds	r0, #32
 80103aa:	2201      	movs	r2, #1
 80103ac:	e7e8      	b.n	8010380 <__d2b+0x64>
 80103ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80103b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80103b6:	6038      	str	r0, [r7, #0]
 80103b8:	6918      	ldr	r0, [r3, #16]
 80103ba:	f7ff fd35 	bl	800fe28 <__hi0bits>
 80103be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80103c2:	e7e5      	b.n	8010390 <__d2b+0x74>
 80103c4:	08012b3c 	.word	0x08012b3c
 80103c8:	08012b4d 	.word	0x08012b4d

080103cc <__sfputc_r>:
 80103cc:	6893      	ldr	r3, [r2, #8]
 80103ce:	3b01      	subs	r3, #1
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	b410      	push	{r4}
 80103d4:	6093      	str	r3, [r2, #8]
 80103d6:	da08      	bge.n	80103ea <__sfputc_r+0x1e>
 80103d8:	6994      	ldr	r4, [r2, #24]
 80103da:	42a3      	cmp	r3, r4
 80103dc:	db01      	blt.n	80103e2 <__sfputc_r+0x16>
 80103de:	290a      	cmp	r1, #10
 80103e0:	d103      	bne.n	80103ea <__sfputc_r+0x1e>
 80103e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80103e6:	f7fe bbf8 	b.w	800ebda <__swbuf_r>
 80103ea:	6813      	ldr	r3, [r2, #0]
 80103ec:	1c58      	adds	r0, r3, #1
 80103ee:	6010      	str	r0, [r2, #0]
 80103f0:	7019      	strb	r1, [r3, #0]
 80103f2:	4608      	mov	r0, r1
 80103f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80103f8:	4770      	bx	lr

080103fa <__sfputs_r>:
 80103fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103fc:	4606      	mov	r6, r0
 80103fe:	460f      	mov	r7, r1
 8010400:	4614      	mov	r4, r2
 8010402:	18d5      	adds	r5, r2, r3
 8010404:	42ac      	cmp	r4, r5
 8010406:	d101      	bne.n	801040c <__sfputs_r+0x12>
 8010408:	2000      	movs	r0, #0
 801040a:	e007      	b.n	801041c <__sfputs_r+0x22>
 801040c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010410:	463a      	mov	r2, r7
 8010412:	4630      	mov	r0, r6
 8010414:	f7ff ffda 	bl	80103cc <__sfputc_r>
 8010418:	1c43      	adds	r3, r0, #1
 801041a:	d1f3      	bne.n	8010404 <__sfputs_r+0xa>
 801041c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010420 <_vfiprintf_r>:
 8010420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010424:	460d      	mov	r5, r1
 8010426:	b09d      	sub	sp, #116	@ 0x74
 8010428:	4614      	mov	r4, r2
 801042a:	4698      	mov	r8, r3
 801042c:	4606      	mov	r6, r0
 801042e:	b118      	cbz	r0, 8010438 <_vfiprintf_r+0x18>
 8010430:	6a03      	ldr	r3, [r0, #32]
 8010432:	b90b      	cbnz	r3, 8010438 <_vfiprintf_r+0x18>
 8010434:	f7fe fae8 	bl	800ea08 <__sinit>
 8010438:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801043a:	07d9      	lsls	r1, r3, #31
 801043c:	d405      	bmi.n	801044a <_vfiprintf_r+0x2a>
 801043e:	89ab      	ldrh	r3, [r5, #12]
 8010440:	059a      	lsls	r2, r3, #22
 8010442:	d402      	bmi.n	801044a <_vfiprintf_r+0x2a>
 8010444:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010446:	f7fe fcea 	bl	800ee1e <__retarget_lock_acquire_recursive>
 801044a:	89ab      	ldrh	r3, [r5, #12]
 801044c:	071b      	lsls	r3, r3, #28
 801044e:	d501      	bpl.n	8010454 <_vfiprintf_r+0x34>
 8010450:	692b      	ldr	r3, [r5, #16]
 8010452:	b99b      	cbnz	r3, 801047c <_vfiprintf_r+0x5c>
 8010454:	4629      	mov	r1, r5
 8010456:	4630      	mov	r0, r6
 8010458:	f7fe fbfe 	bl	800ec58 <__swsetup_r>
 801045c:	b170      	cbz	r0, 801047c <_vfiprintf_r+0x5c>
 801045e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010460:	07dc      	lsls	r4, r3, #31
 8010462:	d504      	bpl.n	801046e <_vfiprintf_r+0x4e>
 8010464:	f04f 30ff 	mov.w	r0, #4294967295
 8010468:	b01d      	add	sp, #116	@ 0x74
 801046a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801046e:	89ab      	ldrh	r3, [r5, #12]
 8010470:	0598      	lsls	r0, r3, #22
 8010472:	d4f7      	bmi.n	8010464 <_vfiprintf_r+0x44>
 8010474:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010476:	f7fe fcd3 	bl	800ee20 <__retarget_lock_release_recursive>
 801047a:	e7f3      	b.n	8010464 <_vfiprintf_r+0x44>
 801047c:	2300      	movs	r3, #0
 801047e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010480:	2320      	movs	r3, #32
 8010482:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010486:	f8cd 800c 	str.w	r8, [sp, #12]
 801048a:	2330      	movs	r3, #48	@ 0x30
 801048c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801063c <_vfiprintf_r+0x21c>
 8010490:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010494:	f04f 0901 	mov.w	r9, #1
 8010498:	4623      	mov	r3, r4
 801049a:	469a      	mov	sl, r3
 801049c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104a0:	b10a      	cbz	r2, 80104a6 <_vfiprintf_r+0x86>
 80104a2:	2a25      	cmp	r2, #37	@ 0x25
 80104a4:	d1f9      	bne.n	801049a <_vfiprintf_r+0x7a>
 80104a6:	ebba 0b04 	subs.w	fp, sl, r4
 80104aa:	d00b      	beq.n	80104c4 <_vfiprintf_r+0xa4>
 80104ac:	465b      	mov	r3, fp
 80104ae:	4622      	mov	r2, r4
 80104b0:	4629      	mov	r1, r5
 80104b2:	4630      	mov	r0, r6
 80104b4:	f7ff ffa1 	bl	80103fa <__sfputs_r>
 80104b8:	3001      	adds	r0, #1
 80104ba:	f000 80a7 	beq.w	801060c <_vfiprintf_r+0x1ec>
 80104be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80104c0:	445a      	add	r2, fp
 80104c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80104c4:	f89a 3000 	ldrb.w	r3, [sl]
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	f000 809f 	beq.w	801060c <_vfiprintf_r+0x1ec>
 80104ce:	2300      	movs	r3, #0
 80104d0:	f04f 32ff 	mov.w	r2, #4294967295
 80104d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80104d8:	f10a 0a01 	add.w	sl, sl, #1
 80104dc:	9304      	str	r3, [sp, #16]
 80104de:	9307      	str	r3, [sp, #28]
 80104e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80104e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80104e6:	4654      	mov	r4, sl
 80104e8:	2205      	movs	r2, #5
 80104ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80104ee:	4853      	ldr	r0, [pc, #332]	@ (801063c <_vfiprintf_r+0x21c>)
 80104f0:	f7ef fe6e 	bl	80001d0 <memchr>
 80104f4:	9a04      	ldr	r2, [sp, #16]
 80104f6:	b9d8      	cbnz	r0, 8010530 <_vfiprintf_r+0x110>
 80104f8:	06d1      	lsls	r1, r2, #27
 80104fa:	bf44      	itt	mi
 80104fc:	2320      	movmi	r3, #32
 80104fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010502:	0713      	lsls	r3, r2, #28
 8010504:	bf44      	itt	mi
 8010506:	232b      	movmi	r3, #43	@ 0x2b
 8010508:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801050c:	f89a 3000 	ldrb.w	r3, [sl]
 8010510:	2b2a      	cmp	r3, #42	@ 0x2a
 8010512:	d015      	beq.n	8010540 <_vfiprintf_r+0x120>
 8010514:	9a07      	ldr	r2, [sp, #28]
 8010516:	4654      	mov	r4, sl
 8010518:	2000      	movs	r0, #0
 801051a:	f04f 0c0a 	mov.w	ip, #10
 801051e:	4621      	mov	r1, r4
 8010520:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010524:	3b30      	subs	r3, #48	@ 0x30
 8010526:	2b09      	cmp	r3, #9
 8010528:	d94b      	bls.n	80105c2 <_vfiprintf_r+0x1a2>
 801052a:	b1b0      	cbz	r0, 801055a <_vfiprintf_r+0x13a>
 801052c:	9207      	str	r2, [sp, #28]
 801052e:	e014      	b.n	801055a <_vfiprintf_r+0x13a>
 8010530:	eba0 0308 	sub.w	r3, r0, r8
 8010534:	fa09 f303 	lsl.w	r3, r9, r3
 8010538:	4313      	orrs	r3, r2
 801053a:	9304      	str	r3, [sp, #16]
 801053c:	46a2      	mov	sl, r4
 801053e:	e7d2      	b.n	80104e6 <_vfiprintf_r+0xc6>
 8010540:	9b03      	ldr	r3, [sp, #12]
 8010542:	1d19      	adds	r1, r3, #4
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	9103      	str	r1, [sp, #12]
 8010548:	2b00      	cmp	r3, #0
 801054a:	bfbb      	ittet	lt
 801054c:	425b      	neglt	r3, r3
 801054e:	f042 0202 	orrlt.w	r2, r2, #2
 8010552:	9307      	strge	r3, [sp, #28]
 8010554:	9307      	strlt	r3, [sp, #28]
 8010556:	bfb8      	it	lt
 8010558:	9204      	strlt	r2, [sp, #16]
 801055a:	7823      	ldrb	r3, [r4, #0]
 801055c:	2b2e      	cmp	r3, #46	@ 0x2e
 801055e:	d10a      	bne.n	8010576 <_vfiprintf_r+0x156>
 8010560:	7863      	ldrb	r3, [r4, #1]
 8010562:	2b2a      	cmp	r3, #42	@ 0x2a
 8010564:	d132      	bne.n	80105cc <_vfiprintf_r+0x1ac>
 8010566:	9b03      	ldr	r3, [sp, #12]
 8010568:	1d1a      	adds	r2, r3, #4
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	9203      	str	r2, [sp, #12]
 801056e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010572:	3402      	adds	r4, #2
 8010574:	9305      	str	r3, [sp, #20]
 8010576:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801064c <_vfiprintf_r+0x22c>
 801057a:	7821      	ldrb	r1, [r4, #0]
 801057c:	2203      	movs	r2, #3
 801057e:	4650      	mov	r0, sl
 8010580:	f7ef fe26 	bl	80001d0 <memchr>
 8010584:	b138      	cbz	r0, 8010596 <_vfiprintf_r+0x176>
 8010586:	9b04      	ldr	r3, [sp, #16]
 8010588:	eba0 000a 	sub.w	r0, r0, sl
 801058c:	2240      	movs	r2, #64	@ 0x40
 801058e:	4082      	lsls	r2, r0
 8010590:	4313      	orrs	r3, r2
 8010592:	3401      	adds	r4, #1
 8010594:	9304      	str	r3, [sp, #16]
 8010596:	f814 1b01 	ldrb.w	r1, [r4], #1
 801059a:	4829      	ldr	r0, [pc, #164]	@ (8010640 <_vfiprintf_r+0x220>)
 801059c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80105a0:	2206      	movs	r2, #6
 80105a2:	f7ef fe15 	bl	80001d0 <memchr>
 80105a6:	2800      	cmp	r0, #0
 80105a8:	d03f      	beq.n	801062a <_vfiprintf_r+0x20a>
 80105aa:	4b26      	ldr	r3, [pc, #152]	@ (8010644 <_vfiprintf_r+0x224>)
 80105ac:	bb1b      	cbnz	r3, 80105f6 <_vfiprintf_r+0x1d6>
 80105ae:	9b03      	ldr	r3, [sp, #12]
 80105b0:	3307      	adds	r3, #7
 80105b2:	f023 0307 	bic.w	r3, r3, #7
 80105b6:	3308      	adds	r3, #8
 80105b8:	9303      	str	r3, [sp, #12]
 80105ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105bc:	443b      	add	r3, r7
 80105be:	9309      	str	r3, [sp, #36]	@ 0x24
 80105c0:	e76a      	b.n	8010498 <_vfiprintf_r+0x78>
 80105c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80105c6:	460c      	mov	r4, r1
 80105c8:	2001      	movs	r0, #1
 80105ca:	e7a8      	b.n	801051e <_vfiprintf_r+0xfe>
 80105cc:	2300      	movs	r3, #0
 80105ce:	3401      	adds	r4, #1
 80105d0:	9305      	str	r3, [sp, #20]
 80105d2:	4619      	mov	r1, r3
 80105d4:	f04f 0c0a 	mov.w	ip, #10
 80105d8:	4620      	mov	r0, r4
 80105da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80105de:	3a30      	subs	r2, #48	@ 0x30
 80105e0:	2a09      	cmp	r2, #9
 80105e2:	d903      	bls.n	80105ec <_vfiprintf_r+0x1cc>
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d0c6      	beq.n	8010576 <_vfiprintf_r+0x156>
 80105e8:	9105      	str	r1, [sp, #20]
 80105ea:	e7c4      	b.n	8010576 <_vfiprintf_r+0x156>
 80105ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80105f0:	4604      	mov	r4, r0
 80105f2:	2301      	movs	r3, #1
 80105f4:	e7f0      	b.n	80105d8 <_vfiprintf_r+0x1b8>
 80105f6:	ab03      	add	r3, sp, #12
 80105f8:	9300      	str	r3, [sp, #0]
 80105fa:	462a      	mov	r2, r5
 80105fc:	4b12      	ldr	r3, [pc, #72]	@ (8010648 <_vfiprintf_r+0x228>)
 80105fe:	a904      	add	r1, sp, #16
 8010600:	4630      	mov	r0, r6
 8010602:	f7fd fdbf 	bl	800e184 <_printf_float>
 8010606:	4607      	mov	r7, r0
 8010608:	1c78      	adds	r0, r7, #1
 801060a:	d1d6      	bne.n	80105ba <_vfiprintf_r+0x19a>
 801060c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801060e:	07d9      	lsls	r1, r3, #31
 8010610:	d405      	bmi.n	801061e <_vfiprintf_r+0x1fe>
 8010612:	89ab      	ldrh	r3, [r5, #12]
 8010614:	059a      	lsls	r2, r3, #22
 8010616:	d402      	bmi.n	801061e <_vfiprintf_r+0x1fe>
 8010618:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801061a:	f7fe fc01 	bl	800ee20 <__retarget_lock_release_recursive>
 801061e:	89ab      	ldrh	r3, [r5, #12]
 8010620:	065b      	lsls	r3, r3, #25
 8010622:	f53f af1f 	bmi.w	8010464 <_vfiprintf_r+0x44>
 8010626:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010628:	e71e      	b.n	8010468 <_vfiprintf_r+0x48>
 801062a:	ab03      	add	r3, sp, #12
 801062c:	9300      	str	r3, [sp, #0]
 801062e:	462a      	mov	r2, r5
 8010630:	4b05      	ldr	r3, [pc, #20]	@ (8010648 <_vfiprintf_r+0x228>)
 8010632:	a904      	add	r1, sp, #16
 8010634:	4630      	mov	r0, r6
 8010636:	f7fe f83d 	bl	800e6b4 <_printf_i>
 801063a:	e7e4      	b.n	8010606 <_vfiprintf_r+0x1e6>
 801063c:	08012ba6 	.word	0x08012ba6
 8010640:	08012bb0 	.word	0x08012bb0
 8010644:	0800e185 	.word	0x0800e185
 8010648:	080103fb 	.word	0x080103fb
 801064c:	08012bac 	.word	0x08012bac

08010650 <__sflush_r>:
 8010650:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010658:	0716      	lsls	r6, r2, #28
 801065a:	4605      	mov	r5, r0
 801065c:	460c      	mov	r4, r1
 801065e:	d454      	bmi.n	801070a <__sflush_r+0xba>
 8010660:	684b      	ldr	r3, [r1, #4]
 8010662:	2b00      	cmp	r3, #0
 8010664:	dc02      	bgt.n	801066c <__sflush_r+0x1c>
 8010666:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010668:	2b00      	cmp	r3, #0
 801066a:	dd48      	ble.n	80106fe <__sflush_r+0xae>
 801066c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801066e:	2e00      	cmp	r6, #0
 8010670:	d045      	beq.n	80106fe <__sflush_r+0xae>
 8010672:	2300      	movs	r3, #0
 8010674:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010678:	682f      	ldr	r7, [r5, #0]
 801067a:	6a21      	ldr	r1, [r4, #32]
 801067c:	602b      	str	r3, [r5, #0]
 801067e:	d030      	beq.n	80106e2 <__sflush_r+0x92>
 8010680:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010682:	89a3      	ldrh	r3, [r4, #12]
 8010684:	0759      	lsls	r1, r3, #29
 8010686:	d505      	bpl.n	8010694 <__sflush_r+0x44>
 8010688:	6863      	ldr	r3, [r4, #4]
 801068a:	1ad2      	subs	r2, r2, r3
 801068c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801068e:	b10b      	cbz	r3, 8010694 <__sflush_r+0x44>
 8010690:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010692:	1ad2      	subs	r2, r2, r3
 8010694:	2300      	movs	r3, #0
 8010696:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010698:	6a21      	ldr	r1, [r4, #32]
 801069a:	4628      	mov	r0, r5
 801069c:	47b0      	blx	r6
 801069e:	1c43      	adds	r3, r0, #1
 80106a0:	89a3      	ldrh	r3, [r4, #12]
 80106a2:	d106      	bne.n	80106b2 <__sflush_r+0x62>
 80106a4:	6829      	ldr	r1, [r5, #0]
 80106a6:	291d      	cmp	r1, #29
 80106a8:	d82b      	bhi.n	8010702 <__sflush_r+0xb2>
 80106aa:	4a2a      	ldr	r2, [pc, #168]	@ (8010754 <__sflush_r+0x104>)
 80106ac:	40ca      	lsrs	r2, r1
 80106ae:	07d6      	lsls	r6, r2, #31
 80106b0:	d527      	bpl.n	8010702 <__sflush_r+0xb2>
 80106b2:	2200      	movs	r2, #0
 80106b4:	6062      	str	r2, [r4, #4]
 80106b6:	04d9      	lsls	r1, r3, #19
 80106b8:	6922      	ldr	r2, [r4, #16]
 80106ba:	6022      	str	r2, [r4, #0]
 80106bc:	d504      	bpl.n	80106c8 <__sflush_r+0x78>
 80106be:	1c42      	adds	r2, r0, #1
 80106c0:	d101      	bne.n	80106c6 <__sflush_r+0x76>
 80106c2:	682b      	ldr	r3, [r5, #0]
 80106c4:	b903      	cbnz	r3, 80106c8 <__sflush_r+0x78>
 80106c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80106c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80106ca:	602f      	str	r7, [r5, #0]
 80106cc:	b1b9      	cbz	r1, 80106fe <__sflush_r+0xae>
 80106ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80106d2:	4299      	cmp	r1, r3
 80106d4:	d002      	beq.n	80106dc <__sflush_r+0x8c>
 80106d6:	4628      	mov	r0, r5
 80106d8:	f7ff f9fe 	bl	800fad8 <_free_r>
 80106dc:	2300      	movs	r3, #0
 80106de:	6363      	str	r3, [r4, #52]	@ 0x34
 80106e0:	e00d      	b.n	80106fe <__sflush_r+0xae>
 80106e2:	2301      	movs	r3, #1
 80106e4:	4628      	mov	r0, r5
 80106e6:	47b0      	blx	r6
 80106e8:	4602      	mov	r2, r0
 80106ea:	1c50      	adds	r0, r2, #1
 80106ec:	d1c9      	bne.n	8010682 <__sflush_r+0x32>
 80106ee:	682b      	ldr	r3, [r5, #0]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d0c6      	beq.n	8010682 <__sflush_r+0x32>
 80106f4:	2b1d      	cmp	r3, #29
 80106f6:	d001      	beq.n	80106fc <__sflush_r+0xac>
 80106f8:	2b16      	cmp	r3, #22
 80106fa:	d11e      	bne.n	801073a <__sflush_r+0xea>
 80106fc:	602f      	str	r7, [r5, #0]
 80106fe:	2000      	movs	r0, #0
 8010700:	e022      	b.n	8010748 <__sflush_r+0xf8>
 8010702:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010706:	b21b      	sxth	r3, r3
 8010708:	e01b      	b.n	8010742 <__sflush_r+0xf2>
 801070a:	690f      	ldr	r7, [r1, #16]
 801070c:	2f00      	cmp	r7, #0
 801070e:	d0f6      	beq.n	80106fe <__sflush_r+0xae>
 8010710:	0793      	lsls	r3, r2, #30
 8010712:	680e      	ldr	r6, [r1, #0]
 8010714:	bf08      	it	eq
 8010716:	694b      	ldreq	r3, [r1, #20]
 8010718:	600f      	str	r7, [r1, #0]
 801071a:	bf18      	it	ne
 801071c:	2300      	movne	r3, #0
 801071e:	eba6 0807 	sub.w	r8, r6, r7
 8010722:	608b      	str	r3, [r1, #8]
 8010724:	f1b8 0f00 	cmp.w	r8, #0
 8010728:	dde9      	ble.n	80106fe <__sflush_r+0xae>
 801072a:	6a21      	ldr	r1, [r4, #32]
 801072c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801072e:	4643      	mov	r3, r8
 8010730:	463a      	mov	r2, r7
 8010732:	4628      	mov	r0, r5
 8010734:	47b0      	blx	r6
 8010736:	2800      	cmp	r0, #0
 8010738:	dc08      	bgt.n	801074c <__sflush_r+0xfc>
 801073a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801073e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010742:	81a3      	strh	r3, [r4, #12]
 8010744:	f04f 30ff 	mov.w	r0, #4294967295
 8010748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801074c:	4407      	add	r7, r0
 801074e:	eba8 0800 	sub.w	r8, r8, r0
 8010752:	e7e7      	b.n	8010724 <__sflush_r+0xd4>
 8010754:	20400001 	.word	0x20400001

08010758 <_fflush_r>:
 8010758:	b538      	push	{r3, r4, r5, lr}
 801075a:	690b      	ldr	r3, [r1, #16]
 801075c:	4605      	mov	r5, r0
 801075e:	460c      	mov	r4, r1
 8010760:	b913      	cbnz	r3, 8010768 <_fflush_r+0x10>
 8010762:	2500      	movs	r5, #0
 8010764:	4628      	mov	r0, r5
 8010766:	bd38      	pop	{r3, r4, r5, pc}
 8010768:	b118      	cbz	r0, 8010772 <_fflush_r+0x1a>
 801076a:	6a03      	ldr	r3, [r0, #32]
 801076c:	b90b      	cbnz	r3, 8010772 <_fflush_r+0x1a>
 801076e:	f7fe f94b 	bl	800ea08 <__sinit>
 8010772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010776:	2b00      	cmp	r3, #0
 8010778:	d0f3      	beq.n	8010762 <_fflush_r+0xa>
 801077a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801077c:	07d0      	lsls	r0, r2, #31
 801077e:	d404      	bmi.n	801078a <_fflush_r+0x32>
 8010780:	0599      	lsls	r1, r3, #22
 8010782:	d402      	bmi.n	801078a <_fflush_r+0x32>
 8010784:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010786:	f7fe fb4a 	bl	800ee1e <__retarget_lock_acquire_recursive>
 801078a:	4628      	mov	r0, r5
 801078c:	4621      	mov	r1, r4
 801078e:	f7ff ff5f 	bl	8010650 <__sflush_r>
 8010792:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010794:	07da      	lsls	r2, r3, #31
 8010796:	4605      	mov	r5, r0
 8010798:	d4e4      	bmi.n	8010764 <_fflush_r+0xc>
 801079a:	89a3      	ldrh	r3, [r4, #12]
 801079c:	059b      	lsls	r3, r3, #22
 801079e:	d4e1      	bmi.n	8010764 <_fflush_r+0xc>
 80107a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80107a2:	f7fe fb3d 	bl	800ee20 <__retarget_lock_release_recursive>
 80107a6:	e7dd      	b.n	8010764 <_fflush_r+0xc>

080107a8 <__swhatbuf_r>:
 80107a8:	b570      	push	{r4, r5, r6, lr}
 80107aa:	460c      	mov	r4, r1
 80107ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107b0:	2900      	cmp	r1, #0
 80107b2:	b096      	sub	sp, #88	@ 0x58
 80107b4:	4615      	mov	r5, r2
 80107b6:	461e      	mov	r6, r3
 80107b8:	da0d      	bge.n	80107d6 <__swhatbuf_r+0x2e>
 80107ba:	89a3      	ldrh	r3, [r4, #12]
 80107bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80107c0:	f04f 0100 	mov.w	r1, #0
 80107c4:	bf14      	ite	ne
 80107c6:	2340      	movne	r3, #64	@ 0x40
 80107c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80107cc:	2000      	movs	r0, #0
 80107ce:	6031      	str	r1, [r6, #0]
 80107d0:	602b      	str	r3, [r5, #0]
 80107d2:	b016      	add	sp, #88	@ 0x58
 80107d4:	bd70      	pop	{r4, r5, r6, pc}
 80107d6:	466a      	mov	r2, sp
 80107d8:	f000 f848 	bl	801086c <_fstat_r>
 80107dc:	2800      	cmp	r0, #0
 80107de:	dbec      	blt.n	80107ba <__swhatbuf_r+0x12>
 80107e0:	9901      	ldr	r1, [sp, #4]
 80107e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80107e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80107ea:	4259      	negs	r1, r3
 80107ec:	4159      	adcs	r1, r3
 80107ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80107f2:	e7eb      	b.n	80107cc <__swhatbuf_r+0x24>

080107f4 <__smakebuf_r>:
 80107f4:	898b      	ldrh	r3, [r1, #12]
 80107f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80107f8:	079d      	lsls	r5, r3, #30
 80107fa:	4606      	mov	r6, r0
 80107fc:	460c      	mov	r4, r1
 80107fe:	d507      	bpl.n	8010810 <__smakebuf_r+0x1c>
 8010800:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010804:	6023      	str	r3, [r4, #0]
 8010806:	6123      	str	r3, [r4, #16]
 8010808:	2301      	movs	r3, #1
 801080a:	6163      	str	r3, [r4, #20]
 801080c:	b003      	add	sp, #12
 801080e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010810:	ab01      	add	r3, sp, #4
 8010812:	466a      	mov	r2, sp
 8010814:	f7ff ffc8 	bl	80107a8 <__swhatbuf_r>
 8010818:	9f00      	ldr	r7, [sp, #0]
 801081a:	4605      	mov	r5, r0
 801081c:	4639      	mov	r1, r7
 801081e:	4630      	mov	r0, r6
 8010820:	f7ff f9ce 	bl	800fbc0 <_malloc_r>
 8010824:	b948      	cbnz	r0, 801083a <__smakebuf_r+0x46>
 8010826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801082a:	059a      	lsls	r2, r3, #22
 801082c:	d4ee      	bmi.n	801080c <__smakebuf_r+0x18>
 801082e:	f023 0303 	bic.w	r3, r3, #3
 8010832:	f043 0302 	orr.w	r3, r3, #2
 8010836:	81a3      	strh	r3, [r4, #12]
 8010838:	e7e2      	b.n	8010800 <__smakebuf_r+0xc>
 801083a:	89a3      	ldrh	r3, [r4, #12]
 801083c:	6020      	str	r0, [r4, #0]
 801083e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010842:	81a3      	strh	r3, [r4, #12]
 8010844:	9b01      	ldr	r3, [sp, #4]
 8010846:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801084a:	b15b      	cbz	r3, 8010864 <__smakebuf_r+0x70>
 801084c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010850:	4630      	mov	r0, r6
 8010852:	f000 f81d 	bl	8010890 <_isatty_r>
 8010856:	b128      	cbz	r0, 8010864 <__smakebuf_r+0x70>
 8010858:	89a3      	ldrh	r3, [r4, #12]
 801085a:	f023 0303 	bic.w	r3, r3, #3
 801085e:	f043 0301 	orr.w	r3, r3, #1
 8010862:	81a3      	strh	r3, [r4, #12]
 8010864:	89a3      	ldrh	r3, [r4, #12]
 8010866:	431d      	orrs	r5, r3
 8010868:	81a5      	strh	r5, [r4, #12]
 801086a:	e7cf      	b.n	801080c <__smakebuf_r+0x18>

0801086c <_fstat_r>:
 801086c:	b538      	push	{r3, r4, r5, lr}
 801086e:	4d07      	ldr	r5, [pc, #28]	@ (801088c <_fstat_r+0x20>)
 8010870:	2300      	movs	r3, #0
 8010872:	4604      	mov	r4, r0
 8010874:	4608      	mov	r0, r1
 8010876:	4611      	mov	r1, r2
 8010878:	602b      	str	r3, [r5, #0]
 801087a:	f7f7 fcb1 	bl	80081e0 <_fstat>
 801087e:	1c43      	adds	r3, r0, #1
 8010880:	d102      	bne.n	8010888 <_fstat_r+0x1c>
 8010882:	682b      	ldr	r3, [r5, #0]
 8010884:	b103      	cbz	r3, 8010888 <_fstat_r+0x1c>
 8010886:	6023      	str	r3, [r4, #0]
 8010888:	bd38      	pop	{r3, r4, r5, pc}
 801088a:	bf00      	nop
 801088c:	20000b7c 	.word	0x20000b7c

08010890 <_isatty_r>:
 8010890:	b538      	push	{r3, r4, r5, lr}
 8010892:	4d06      	ldr	r5, [pc, #24]	@ (80108ac <_isatty_r+0x1c>)
 8010894:	2300      	movs	r3, #0
 8010896:	4604      	mov	r4, r0
 8010898:	4608      	mov	r0, r1
 801089a:	602b      	str	r3, [r5, #0]
 801089c:	f7f7 fcb0 	bl	8008200 <_isatty>
 80108a0:	1c43      	adds	r3, r0, #1
 80108a2:	d102      	bne.n	80108aa <_isatty_r+0x1a>
 80108a4:	682b      	ldr	r3, [r5, #0]
 80108a6:	b103      	cbz	r3, 80108aa <_isatty_r+0x1a>
 80108a8:	6023      	str	r3, [r4, #0]
 80108aa:	bd38      	pop	{r3, r4, r5, pc}
 80108ac:	20000b7c 	.word	0x20000b7c

080108b0 <_sbrk_r>:
 80108b0:	b538      	push	{r3, r4, r5, lr}
 80108b2:	4d06      	ldr	r5, [pc, #24]	@ (80108cc <_sbrk_r+0x1c>)
 80108b4:	2300      	movs	r3, #0
 80108b6:	4604      	mov	r4, r0
 80108b8:	4608      	mov	r0, r1
 80108ba:	602b      	str	r3, [r5, #0]
 80108bc:	f7f7 fcb8 	bl	8008230 <_sbrk>
 80108c0:	1c43      	adds	r3, r0, #1
 80108c2:	d102      	bne.n	80108ca <_sbrk_r+0x1a>
 80108c4:	682b      	ldr	r3, [r5, #0]
 80108c6:	b103      	cbz	r3, 80108ca <_sbrk_r+0x1a>
 80108c8:	6023      	str	r3, [r4, #0]
 80108ca:	bd38      	pop	{r3, r4, r5, pc}
 80108cc:	20000b7c 	.word	0x20000b7c

080108d0 <memcpy>:
 80108d0:	440a      	add	r2, r1
 80108d2:	4291      	cmp	r1, r2
 80108d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80108d8:	d100      	bne.n	80108dc <memcpy+0xc>
 80108da:	4770      	bx	lr
 80108dc:	b510      	push	{r4, lr}
 80108de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80108e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80108e6:	4291      	cmp	r1, r2
 80108e8:	d1f9      	bne.n	80108de <memcpy+0xe>
 80108ea:	bd10      	pop	{r4, pc}

080108ec <__assert_func>:
 80108ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80108ee:	4614      	mov	r4, r2
 80108f0:	461a      	mov	r2, r3
 80108f2:	4b09      	ldr	r3, [pc, #36]	@ (8010918 <__assert_func+0x2c>)
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	4605      	mov	r5, r0
 80108f8:	68d8      	ldr	r0, [r3, #12]
 80108fa:	b14c      	cbz	r4, 8010910 <__assert_func+0x24>
 80108fc:	4b07      	ldr	r3, [pc, #28]	@ (801091c <__assert_func+0x30>)
 80108fe:	9100      	str	r1, [sp, #0]
 8010900:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010904:	4906      	ldr	r1, [pc, #24]	@ (8010920 <__assert_func+0x34>)
 8010906:	462b      	mov	r3, r5
 8010908:	f000 f842 	bl	8010990 <fiprintf>
 801090c:	f000 f852 	bl	80109b4 <abort>
 8010910:	4b04      	ldr	r3, [pc, #16]	@ (8010924 <__assert_func+0x38>)
 8010912:	461c      	mov	r4, r3
 8010914:	e7f3      	b.n	80108fe <__assert_func+0x12>
 8010916:	bf00      	nop
 8010918:	200000ec 	.word	0x200000ec
 801091c:	08012bc1 	.word	0x08012bc1
 8010920:	08012bce 	.word	0x08012bce
 8010924:	08012bfc 	.word	0x08012bfc

08010928 <_calloc_r>:
 8010928:	b570      	push	{r4, r5, r6, lr}
 801092a:	fba1 5402 	umull	r5, r4, r1, r2
 801092e:	b934      	cbnz	r4, 801093e <_calloc_r+0x16>
 8010930:	4629      	mov	r1, r5
 8010932:	f7ff f945 	bl	800fbc0 <_malloc_r>
 8010936:	4606      	mov	r6, r0
 8010938:	b928      	cbnz	r0, 8010946 <_calloc_r+0x1e>
 801093a:	4630      	mov	r0, r6
 801093c:	bd70      	pop	{r4, r5, r6, pc}
 801093e:	220c      	movs	r2, #12
 8010940:	6002      	str	r2, [r0, #0]
 8010942:	2600      	movs	r6, #0
 8010944:	e7f9      	b.n	801093a <_calloc_r+0x12>
 8010946:	462a      	mov	r2, r5
 8010948:	4621      	mov	r1, r4
 801094a:	f7fe f9eb 	bl	800ed24 <memset>
 801094e:	e7f4      	b.n	801093a <_calloc_r+0x12>

08010950 <__ascii_mbtowc>:
 8010950:	b082      	sub	sp, #8
 8010952:	b901      	cbnz	r1, 8010956 <__ascii_mbtowc+0x6>
 8010954:	a901      	add	r1, sp, #4
 8010956:	b142      	cbz	r2, 801096a <__ascii_mbtowc+0x1a>
 8010958:	b14b      	cbz	r3, 801096e <__ascii_mbtowc+0x1e>
 801095a:	7813      	ldrb	r3, [r2, #0]
 801095c:	600b      	str	r3, [r1, #0]
 801095e:	7812      	ldrb	r2, [r2, #0]
 8010960:	1e10      	subs	r0, r2, #0
 8010962:	bf18      	it	ne
 8010964:	2001      	movne	r0, #1
 8010966:	b002      	add	sp, #8
 8010968:	4770      	bx	lr
 801096a:	4610      	mov	r0, r2
 801096c:	e7fb      	b.n	8010966 <__ascii_mbtowc+0x16>
 801096e:	f06f 0001 	mvn.w	r0, #1
 8010972:	e7f8      	b.n	8010966 <__ascii_mbtowc+0x16>

08010974 <__ascii_wctomb>:
 8010974:	4603      	mov	r3, r0
 8010976:	4608      	mov	r0, r1
 8010978:	b141      	cbz	r1, 801098c <__ascii_wctomb+0x18>
 801097a:	2aff      	cmp	r2, #255	@ 0xff
 801097c:	d904      	bls.n	8010988 <__ascii_wctomb+0x14>
 801097e:	228a      	movs	r2, #138	@ 0x8a
 8010980:	601a      	str	r2, [r3, #0]
 8010982:	f04f 30ff 	mov.w	r0, #4294967295
 8010986:	4770      	bx	lr
 8010988:	700a      	strb	r2, [r1, #0]
 801098a:	2001      	movs	r0, #1
 801098c:	4770      	bx	lr
	...

08010990 <fiprintf>:
 8010990:	b40e      	push	{r1, r2, r3}
 8010992:	b503      	push	{r0, r1, lr}
 8010994:	4601      	mov	r1, r0
 8010996:	ab03      	add	r3, sp, #12
 8010998:	4805      	ldr	r0, [pc, #20]	@ (80109b0 <fiprintf+0x20>)
 801099a:	f853 2b04 	ldr.w	r2, [r3], #4
 801099e:	6800      	ldr	r0, [r0, #0]
 80109a0:	9301      	str	r3, [sp, #4]
 80109a2:	f7ff fd3d 	bl	8010420 <_vfiprintf_r>
 80109a6:	b002      	add	sp, #8
 80109a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80109ac:	b003      	add	sp, #12
 80109ae:	4770      	bx	lr
 80109b0:	200000ec 	.word	0x200000ec

080109b4 <abort>:
 80109b4:	b508      	push	{r3, lr}
 80109b6:	2006      	movs	r0, #6
 80109b8:	f000 f82c 	bl	8010a14 <raise>
 80109bc:	2001      	movs	r0, #1
 80109be:	f7f7 fbbf 	bl	8008140 <_exit>

080109c2 <_raise_r>:
 80109c2:	291f      	cmp	r1, #31
 80109c4:	b538      	push	{r3, r4, r5, lr}
 80109c6:	4605      	mov	r5, r0
 80109c8:	460c      	mov	r4, r1
 80109ca:	d904      	bls.n	80109d6 <_raise_r+0x14>
 80109cc:	2316      	movs	r3, #22
 80109ce:	6003      	str	r3, [r0, #0]
 80109d0:	f04f 30ff 	mov.w	r0, #4294967295
 80109d4:	bd38      	pop	{r3, r4, r5, pc}
 80109d6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80109d8:	b112      	cbz	r2, 80109e0 <_raise_r+0x1e>
 80109da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80109de:	b94b      	cbnz	r3, 80109f4 <_raise_r+0x32>
 80109e0:	4628      	mov	r0, r5
 80109e2:	f000 f831 	bl	8010a48 <_getpid_r>
 80109e6:	4622      	mov	r2, r4
 80109e8:	4601      	mov	r1, r0
 80109ea:	4628      	mov	r0, r5
 80109ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80109f0:	f000 b818 	b.w	8010a24 <_kill_r>
 80109f4:	2b01      	cmp	r3, #1
 80109f6:	d00a      	beq.n	8010a0e <_raise_r+0x4c>
 80109f8:	1c59      	adds	r1, r3, #1
 80109fa:	d103      	bne.n	8010a04 <_raise_r+0x42>
 80109fc:	2316      	movs	r3, #22
 80109fe:	6003      	str	r3, [r0, #0]
 8010a00:	2001      	movs	r0, #1
 8010a02:	e7e7      	b.n	80109d4 <_raise_r+0x12>
 8010a04:	2100      	movs	r1, #0
 8010a06:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010a0a:	4620      	mov	r0, r4
 8010a0c:	4798      	blx	r3
 8010a0e:	2000      	movs	r0, #0
 8010a10:	e7e0      	b.n	80109d4 <_raise_r+0x12>
	...

08010a14 <raise>:
 8010a14:	4b02      	ldr	r3, [pc, #8]	@ (8010a20 <raise+0xc>)
 8010a16:	4601      	mov	r1, r0
 8010a18:	6818      	ldr	r0, [r3, #0]
 8010a1a:	f7ff bfd2 	b.w	80109c2 <_raise_r>
 8010a1e:	bf00      	nop
 8010a20:	200000ec 	.word	0x200000ec

08010a24 <_kill_r>:
 8010a24:	b538      	push	{r3, r4, r5, lr}
 8010a26:	4d07      	ldr	r5, [pc, #28]	@ (8010a44 <_kill_r+0x20>)
 8010a28:	2300      	movs	r3, #0
 8010a2a:	4604      	mov	r4, r0
 8010a2c:	4608      	mov	r0, r1
 8010a2e:	4611      	mov	r1, r2
 8010a30:	602b      	str	r3, [r5, #0]
 8010a32:	f7f7 fb75 	bl	8008120 <_kill>
 8010a36:	1c43      	adds	r3, r0, #1
 8010a38:	d102      	bne.n	8010a40 <_kill_r+0x1c>
 8010a3a:	682b      	ldr	r3, [r5, #0]
 8010a3c:	b103      	cbz	r3, 8010a40 <_kill_r+0x1c>
 8010a3e:	6023      	str	r3, [r4, #0]
 8010a40:	bd38      	pop	{r3, r4, r5, pc}
 8010a42:	bf00      	nop
 8010a44:	20000b7c 	.word	0x20000b7c

08010a48 <_getpid_r>:
 8010a48:	f7f7 bb62 	b.w	8008110 <_getpid>

08010a4c <asin>:
 8010a4c:	b538      	push	{r3, r4, r5, lr}
 8010a4e:	ed2d 8b02 	vpush	{d8}
 8010a52:	ec55 4b10 	vmov	r4, r5, d0
 8010a56:	f000 f90f 	bl	8010c78 <__ieee754_asin>
 8010a5a:	4622      	mov	r2, r4
 8010a5c:	462b      	mov	r3, r5
 8010a5e:	4620      	mov	r0, r4
 8010a60:	4629      	mov	r1, r5
 8010a62:	eeb0 8a40 	vmov.f32	s16, s0
 8010a66:	eef0 8a60 	vmov.f32	s17, s1
 8010a6a:	f7f0 f85f 	bl	8000b2c <__aeabi_dcmpun>
 8010a6e:	b9a8      	cbnz	r0, 8010a9c <asin+0x50>
 8010a70:	ec45 4b10 	vmov	d0, r4, r5
 8010a74:	f000 f820 	bl	8010ab8 <fabs>
 8010a78:	4b0c      	ldr	r3, [pc, #48]	@ (8010aac <asin+0x60>)
 8010a7a:	ec51 0b10 	vmov	r0, r1, d0
 8010a7e:	2200      	movs	r2, #0
 8010a80:	f7f0 f84a 	bl	8000b18 <__aeabi_dcmpgt>
 8010a84:	b150      	cbz	r0, 8010a9c <asin+0x50>
 8010a86:	f7fe f99f 	bl	800edc8 <__errno>
 8010a8a:	ecbd 8b02 	vpop	{d8}
 8010a8e:	2321      	movs	r3, #33	@ 0x21
 8010a90:	6003      	str	r3, [r0, #0]
 8010a92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a96:	4806      	ldr	r0, [pc, #24]	@ (8010ab0 <asin+0x64>)
 8010a98:	f000 b816 	b.w	8010ac8 <nan>
 8010a9c:	eeb0 0a48 	vmov.f32	s0, s16
 8010aa0:	eef0 0a68 	vmov.f32	s1, s17
 8010aa4:	ecbd 8b02 	vpop	{d8}
 8010aa8:	bd38      	pop	{r3, r4, r5, pc}
 8010aaa:	bf00      	nop
 8010aac:	3ff00000 	.word	0x3ff00000
 8010ab0:	08012bfc 	.word	0x08012bfc

08010ab4 <atan2>:
 8010ab4:	f000 bae4 	b.w	8011080 <__ieee754_atan2>

08010ab8 <fabs>:
 8010ab8:	ec51 0b10 	vmov	r0, r1, d0
 8010abc:	4602      	mov	r2, r0
 8010abe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010ac2:	ec43 2b10 	vmov	d0, r2, r3
 8010ac6:	4770      	bx	lr

08010ac8 <nan>:
 8010ac8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010ad0 <nan+0x8>
 8010acc:	4770      	bx	lr
 8010ace:	bf00      	nop
 8010ad0:	00000000 	.word	0x00000000
 8010ad4:	7ff80000 	.word	0x7ff80000

08010ad8 <fmax>:
 8010ad8:	b508      	push	{r3, lr}
 8010ada:	ed2d 8b04 	vpush	{d8-d9}
 8010ade:	eeb0 8a40 	vmov.f32	s16, s0
 8010ae2:	eef0 8a60 	vmov.f32	s17, s1
 8010ae6:	eeb0 9a41 	vmov.f32	s18, s2
 8010aea:	eef0 9a61 	vmov.f32	s19, s3
 8010aee:	f000 f847 	bl	8010b80 <__fpclassifyd>
 8010af2:	b950      	cbnz	r0, 8010b0a <fmax+0x32>
 8010af4:	eeb0 8a49 	vmov.f32	s16, s18
 8010af8:	eef0 8a69 	vmov.f32	s17, s19
 8010afc:	eeb0 0a48 	vmov.f32	s0, s16
 8010b00:	eef0 0a68 	vmov.f32	s1, s17
 8010b04:	ecbd 8b04 	vpop	{d8-d9}
 8010b08:	bd08      	pop	{r3, pc}
 8010b0a:	eeb0 0a49 	vmov.f32	s0, s18
 8010b0e:	eef0 0a69 	vmov.f32	s1, s19
 8010b12:	f000 f835 	bl	8010b80 <__fpclassifyd>
 8010b16:	2800      	cmp	r0, #0
 8010b18:	d0f0      	beq.n	8010afc <fmax+0x24>
 8010b1a:	ec53 2b19 	vmov	r2, r3, d9
 8010b1e:	ec51 0b18 	vmov	r0, r1, d8
 8010b22:	f7ef fff9 	bl	8000b18 <__aeabi_dcmpgt>
 8010b26:	2800      	cmp	r0, #0
 8010b28:	d0e4      	beq.n	8010af4 <fmax+0x1c>
 8010b2a:	e7e7      	b.n	8010afc <fmax+0x24>

08010b2c <fmin>:
 8010b2c:	b508      	push	{r3, lr}
 8010b2e:	ed2d 8b04 	vpush	{d8-d9}
 8010b32:	eeb0 8a40 	vmov.f32	s16, s0
 8010b36:	eef0 8a60 	vmov.f32	s17, s1
 8010b3a:	eeb0 9a41 	vmov.f32	s18, s2
 8010b3e:	eef0 9a61 	vmov.f32	s19, s3
 8010b42:	f000 f81d 	bl	8010b80 <__fpclassifyd>
 8010b46:	b950      	cbnz	r0, 8010b5e <fmin+0x32>
 8010b48:	eeb0 8a49 	vmov.f32	s16, s18
 8010b4c:	eef0 8a69 	vmov.f32	s17, s19
 8010b50:	eeb0 0a48 	vmov.f32	s0, s16
 8010b54:	eef0 0a68 	vmov.f32	s1, s17
 8010b58:	ecbd 8b04 	vpop	{d8-d9}
 8010b5c:	bd08      	pop	{r3, pc}
 8010b5e:	eeb0 0a49 	vmov.f32	s0, s18
 8010b62:	eef0 0a69 	vmov.f32	s1, s19
 8010b66:	f000 f80b 	bl	8010b80 <__fpclassifyd>
 8010b6a:	2800      	cmp	r0, #0
 8010b6c:	d0f0      	beq.n	8010b50 <fmin+0x24>
 8010b6e:	ec53 2b19 	vmov	r2, r3, d9
 8010b72:	ec51 0b18 	vmov	r0, r1, d8
 8010b76:	f7ef ffb1 	bl	8000adc <__aeabi_dcmplt>
 8010b7a:	2800      	cmp	r0, #0
 8010b7c:	d0e4      	beq.n	8010b48 <fmin+0x1c>
 8010b7e:	e7e7      	b.n	8010b50 <fmin+0x24>

08010b80 <__fpclassifyd>:
 8010b80:	ec51 0b10 	vmov	r0, r1, d0
 8010b84:	460b      	mov	r3, r1
 8010b86:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 8010b8a:	b510      	push	{r4, lr}
 8010b8c:	d104      	bne.n	8010b98 <__fpclassifyd+0x18>
 8010b8e:	2800      	cmp	r0, #0
 8010b90:	bf0c      	ite	eq
 8010b92:	2002      	moveq	r0, #2
 8010b94:	2003      	movne	r0, #3
 8010b96:	bd10      	pop	{r4, pc}
 8010b98:	4a09      	ldr	r2, [pc, #36]	@ (8010bc0 <__fpclassifyd+0x40>)
 8010b9a:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 8010b9e:	4294      	cmp	r4, r2
 8010ba0:	d908      	bls.n	8010bb4 <__fpclassifyd+0x34>
 8010ba2:	4a08      	ldr	r2, [pc, #32]	@ (8010bc4 <__fpclassifyd+0x44>)
 8010ba4:	4213      	tst	r3, r2
 8010ba6:	d007      	beq.n	8010bb8 <__fpclassifyd+0x38>
 8010ba8:	4291      	cmp	r1, r2
 8010baa:	d107      	bne.n	8010bbc <__fpclassifyd+0x3c>
 8010bac:	fab0 f080 	clz	r0, r0
 8010bb0:	0940      	lsrs	r0, r0, #5
 8010bb2:	e7f0      	b.n	8010b96 <__fpclassifyd+0x16>
 8010bb4:	2004      	movs	r0, #4
 8010bb6:	e7ee      	b.n	8010b96 <__fpclassifyd+0x16>
 8010bb8:	2003      	movs	r0, #3
 8010bba:	e7ec      	b.n	8010b96 <__fpclassifyd+0x16>
 8010bbc:	2000      	movs	r0, #0
 8010bbe:	e7ea      	b.n	8010b96 <__fpclassifyd+0x16>
 8010bc0:	7fdfffff 	.word	0x7fdfffff
 8010bc4:	7ff00000 	.word	0x7ff00000

08010bc8 <fmaxf>:
 8010bc8:	b508      	push	{r3, lr}
 8010bca:	ed2d 8b02 	vpush	{d8}
 8010bce:	eeb0 8a40 	vmov.f32	s16, s0
 8010bd2:	eef0 8a60 	vmov.f32	s17, s1
 8010bd6:	f000 f831 	bl	8010c3c <__fpclassifyf>
 8010bda:	b930      	cbnz	r0, 8010bea <fmaxf+0x22>
 8010bdc:	eeb0 8a68 	vmov.f32	s16, s17
 8010be0:	eeb0 0a48 	vmov.f32	s0, s16
 8010be4:	ecbd 8b02 	vpop	{d8}
 8010be8:	bd08      	pop	{r3, pc}
 8010bea:	eeb0 0a68 	vmov.f32	s0, s17
 8010bee:	f000 f825 	bl	8010c3c <__fpclassifyf>
 8010bf2:	2800      	cmp	r0, #0
 8010bf4:	d0f4      	beq.n	8010be0 <fmaxf+0x18>
 8010bf6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bfe:	dded      	ble.n	8010bdc <fmaxf+0x14>
 8010c00:	e7ee      	b.n	8010be0 <fmaxf+0x18>

08010c02 <fminf>:
 8010c02:	b508      	push	{r3, lr}
 8010c04:	ed2d 8b02 	vpush	{d8}
 8010c08:	eeb0 8a40 	vmov.f32	s16, s0
 8010c0c:	eef0 8a60 	vmov.f32	s17, s1
 8010c10:	f000 f814 	bl	8010c3c <__fpclassifyf>
 8010c14:	b930      	cbnz	r0, 8010c24 <fminf+0x22>
 8010c16:	eeb0 8a68 	vmov.f32	s16, s17
 8010c1a:	eeb0 0a48 	vmov.f32	s0, s16
 8010c1e:	ecbd 8b02 	vpop	{d8}
 8010c22:	bd08      	pop	{r3, pc}
 8010c24:	eeb0 0a68 	vmov.f32	s0, s17
 8010c28:	f000 f808 	bl	8010c3c <__fpclassifyf>
 8010c2c:	2800      	cmp	r0, #0
 8010c2e:	d0f4      	beq.n	8010c1a <fminf+0x18>
 8010c30:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c38:	d5ed      	bpl.n	8010c16 <fminf+0x14>
 8010c3a:	e7ee      	b.n	8010c1a <fminf+0x18>

08010c3c <__fpclassifyf>:
 8010c3c:	ee10 3a10 	vmov	r3, s0
 8010c40:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8010c44:	d00d      	beq.n	8010c62 <__fpclassifyf+0x26>
 8010c46:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8010c4a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8010c4e:	d30a      	bcc.n	8010c66 <__fpclassifyf+0x2a>
 8010c50:	4b07      	ldr	r3, [pc, #28]	@ (8010c70 <__fpclassifyf+0x34>)
 8010c52:	1e42      	subs	r2, r0, #1
 8010c54:	429a      	cmp	r2, r3
 8010c56:	d908      	bls.n	8010c6a <__fpclassifyf+0x2e>
 8010c58:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8010c5c:	4258      	negs	r0, r3
 8010c5e:	4158      	adcs	r0, r3
 8010c60:	4770      	bx	lr
 8010c62:	2002      	movs	r0, #2
 8010c64:	4770      	bx	lr
 8010c66:	2004      	movs	r0, #4
 8010c68:	4770      	bx	lr
 8010c6a:	2003      	movs	r0, #3
 8010c6c:	4770      	bx	lr
 8010c6e:	bf00      	nop
 8010c70:	007ffffe 	.word	0x007ffffe
 8010c74:	00000000 	.word	0x00000000

08010c78 <__ieee754_asin>:
 8010c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c7c:	ec55 4b10 	vmov	r4, r5, d0
 8010c80:	4bc7      	ldr	r3, [pc, #796]	@ (8010fa0 <__ieee754_asin+0x328>)
 8010c82:	b087      	sub	sp, #28
 8010c84:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8010c88:	429e      	cmp	r6, r3
 8010c8a:	9501      	str	r5, [sp, #4]
 8010c8c:	d92d      	bls.n	8010cea <__ieee754_asin+0x72>
 8010c8e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8010c92:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8010c96:	4326      	orrs	r6, r4
 8010c98:	d116      	bne.n	8010cc8 <__ieee754_asin+0x50>
 8010c9a:	a3a7      	add	r3, pc, #668	@ (adr r3, 8010f38 <__ieee754_asin+0x2c0>)
 8010c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca0:	4620      	mov	r0, r4
 8010ca2:	4629      	mov	r1, r5
 8010ca4:	f7ef fca8 	bl	80005f8 <__aeabi_dmul>
 8010ca8:	a3a5      	add	r3, pc, #660	@ (adr r3, 8010f40 <__ieee754_asin+0x2c8>)
 8010caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cae:	4606      	mov	r6, r0
 8010cb0:	460f      	mov	r7, r1
 8010cb2:	4620      	mov	r0, r4
 8010cb4:	4629      	mov	r1, r5
 8010cb6:	f7ef fc9f 	bl	80005f8 <__aeabi_dmul>
 8010cba:	4602      	mov	r2, r0
 8010cbc:	460b      	mov	r3, r1
 8010cbe:	4630      	mov	r0, r6
 8010cc0:	4639      	mov	r1, r7
 8010cc2:	f7ef fae3 	bl	800028c <__adddf3>
 8010cc6:	e009      	b.n	8010cdc <__ieee754_asin+0x64>
 8010cc8:	4622      	mov	r2, r4
 8010cca:	462b      	mov	r3, r5
 8010ccc:	4620      	mov	r0, r4
 8010cce:	4629      	mov	r1, r5
 8010cd0:	f7ef fada 	bl	8000288 <__aeabi_dsub>
 8010cd4:	4602      	mov	r2, r0
 8010cd6:	460b      	mov	r3, r1
 8010cd8:	f7ef fdb8 	bl	800084c <__aeabi_ddiv>
 8010cdc:	4604      	mov	r4, r0
 8010cde:	460d      	mov	r5, r1
 8010ce0:	ec45 4b10 	vmov	d0, r4, r5
 8010ce4:	b007      	add	sp, #28
 8010ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cea:	4bae      	ldr	r3, [pc, #696]	@ (8010fa4 <__ieee754_asin+0x32c>)
 8010cec:	429e      	cmp	r6, r3
 8010cee:	d810      	bhi.n	8010d12 <__ieee754_asin+0x9a>
 8010cf0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8010cf4:	f080 80ad 	bcs.w	8010e52 <__ieee754_asin+0x1da>
 8010cf8:	a393      	add	r3, pc, #588	@ (adr r3, 8010f48 <__ieee754_asin+0x2d0>)
 8010cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cfe:	4620      	mov	r0, r4
 8010d00:	4629      	mov	r1, r5
 8010d02:	f7ef fac3 	bl	800028c <__adddf3>
 8010d06:	4ba8      	ldr	r3, [pc, #672]	@ (8010fa8 <__ieee754_asin+0x330>)
 8010d08:	2200      	movs	r2, #0
 8010d0a:	f7ef ff05 	bl	8000b18 <__aeabi_dcmpgt>
 8010d0e:	2800      	cmp	r0, #0
 8010d10:	d1e6      	bne.n	8010ce0 <__ieee754_asin+0x68>
 8010d12:	ec45 4b10 	vmov	d0, r4, r5
 8010d16:	f7ff fecf 	bl	8010ab8 <fabs>
 8010d1a:	49a3      	ldr	r1, [pc, #652]	@ (8010fa8 <__ieee754_asin+0x330>)
 8010d1c:	ec53 2b10 	vmov	r2, r3, d0
 8010d20:	2000      	movs	r0, #0
 8010d22:	f7ef fab1 	bl	8000288 <__aeabi_dsub>
 8010d26:	4ba1      	ldr	r3, [pc, #644]	@ (8010fac <__ieee754_asin+0x334>)
 8010d28:	2200      	movs	r2, #0
 8010d2a:	f7ef fc65 	bl	80005f8 <__aeabi_dmul>
 8010d2e:	a388      	add	r3, pc, #544	@ (adr r3, 8010f50 <__ieee754_asin+0x2d8>)
 8010d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d34:	4604      	mov	r4, r0
 8010d36:	460d      	mov	r5, r1
 8010d38:	f7ef fc5e 	bl	80005f8 <__aeabi_dmul>
 8010d3c:	a386      	add	r3, pc, #536	@ (adr r3, 8010f58 <__ieee754_asin+0x2e0>)
 8010d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d42:	f7ef faa3 	bl	800028c <__adddf3>
 8010d46:	4622      	mov	r2, r4
 8010d48:	462b      	mov	r3, r5
 8010d4a:	f7ef fc55 	bl	80005f8 <__aeabi_dmul>
 8010d4e:	a384      	add	r3, pc, #528	@ (adr r3, 8010f60 <__ieee754_asin+0x2e8>)
 8010d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d54:	f7ef fa98 	bl	8000288 <__aeabi_dsub>
 8010d58:	4622      	mov	r2, r4
 8010d5a:	462b      	mov	r3, r5
 8010d5c:	f7ef fc4c 	bl	80005f8 <__aeabi_dmul>
 8010d60:	a381      	add	r3, pc, #516	@ (adr r3, 8010f68 <__ieee754_asin+0x2f0>)
 8010d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d66:	f7ef fa91 	bl	800028c <__adddf3>
 8010d6a:	4622      	mov	r2, r4
 8010d6c:	462b      	mov	r3, r5
 8010d6e:	f7ef fc43 	bl	80005f8 <__aeabi_dmul>
 8010d72:	a37f      	add	r3, pc, #508	@ (adr r3, 8010f70 <__ieee754_asin+0x2f8>)
 8010d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d78:	f7ef fa86 	bl	8000288 <__aeabi_dsub>
 8010d7c:	4622      	mov	r2, r4
 8010d7e:	462b      	mov	r3, r5
 8010d80:	f7ef fc3a 	bl	80005f8 <__aeabi_dmul>
 8010d84:	a37c      	add	r3, pc, #496	@ (adr r3, 8010f78 <__ieee754_asin+0x300>)
 8010d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d8a:	f7ef fa7f 	bl	800028c <__adddf3>
 8010d8e:	4622      	mov	r2, r4
 8010d90:	462b      	mov	r3, r5
 8010d92:	f7ef fc31 	bl	80005f8 <__aeabi_dmul>
 8010d96:	a37a      	add	r3, pc, #488	@ (adr r3, 8010f80 <__ieee754_asin+0x308>)
 8010d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010da0:	4620      	mov	r0, r4
 8010da2:	4629      	mov	r1, r5
 8010da4:	f7ef fc28 	bl	80005f8 <__aeabi_dmul>
 8010da8:	a377      	add	r3, pc, #476	@ (adr r3, 8010f88 <__ieee754_asin+0x310>)
 8010daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dae:	f7ef fa6b 	bl	8000288 <__aeabi_dsub>
 8010db2:	4622      	mov	r2, r4
 8010db4:	462b      	mov	r3, r5
 8010db6:	f7ef fc1f 	bl	80005f8 <__aeabi_dmul>
 8010dba:	a375      	add	r3, pc, #468	@ (adr r3, 8010f90 <__ieee754_asin+0x318>)
 8010dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dc0:	f7ef fa64 	bl	800028c <__adddf3>
 8010dc4:	4622      	mov	r2, r4
 8010dc6:	462b      	mov	r3, r5
 8010dc8:	f7ef fc16 	bl	80005f8 <__aeabi_dmul>
 8010dcc:	a372      	add	r3, pc, #456	@ (adr r3, 8010f98 <__ieee754_asin+0x320>)
 8010dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dd2:	f7ef fa59 	bl	8000288 <__aeabi_dsub>
 8010dd6:	4622      	mov	r2, r4
 8010dd8:	462b      	mov	r3, r5
 8010dda:	f7ef fc0d 	bl	80005f8 <__aeabi_dmul>
 8010dde:	4b72      	ldr	r3, [pc, #456]	@ (8010fa8 <__ieee754_asin+0x330>)
 8010de0:	2200      	movs	r2, #0
 8010de2:	f7ef fa53 	bl	800028c <__adddf3>
 8010de6:	ec45 4b10 	vmov	d0, r4, r5
 8010dea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010dee:	f000 fba7 	bl	8011540 <__ieee754_sqrt>
 8010df2:	4b6f      	ldr	r3, [pc, #444]	@ (8010fb0 <__ieee754_asin+0x338>)
 8010df4:	429e      	cmp	r6, r3
 8010df6:	ec5b ab10 	vmov	sl, fp, d0
 8010dfa:	f240 80db 	bls.w	8010fb4 <__ieee754_asin+0x33c>
 8010dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e06:	f7ef fd21 	bl	800084c <__aeabi_ddiv>
 8010e0a:	4652      	mov	r2, sl
 8010e0c:	465b      	mov	r3, fp
 8010e0e:	f7ef fbf3 	bl	80005f8 <__aeabi_dmul>
 8010e12:	4652      	mov	r2, sl
 8010e14:	465b      	mov	r3, fp
 8010e16:	f7ef fa39 	bl	800028c <__adddf3>
 8010e1a:	4602      	mov	r2, r0
 8010e1c:	460b      	mov	r3, r1
 8010e1e:	f7ef fa35 	bl	800028c <__adddf3>
 8010e22:	a347      	add	r3, pc, #284	@ (adr r3, 8010f40 <__ieee754_asin+0x2c8>)
 8010e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e28:	f7ef fa2e 	bl	8000288 <__aeabi_dsub>
 8010e2c:	4602      	mov	r2, r0
 8010e2e:	460b      	mov	r3, r1
 8010e30:	a141      	add	r1, pc, #260	@ (adr r1, 8010f38 <__ieee754_asin+0x2c0>)
 8010e32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010e36:	f7ef fa27 	bl	8000288 <__aeabi_dsub>
 8010e3a:	9b01      	ldr	r3, [sp, #4]
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	bfdc      	itt	le
 8010e40:	4602      	movle	r2, r0
 8010e42:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8010e46:	4604      	mov	r4, r0
 8010e48:	460d      	mov	r5, r1
 8010e4a:	bfdc      	itt	le
 8010e4c:	4614      	movle	r4, r2
 8010e4e:	461d      	movle	r5, r3
 8010e50:	e746      	b.n	8010ce0 <__ieee754_asin+0x68>
 8010e52:	4622      	mov	r2, r4
 8010e54:	462b      	mov	r3, r5
 8010e56:	4620      	mov	r0, r4
 8010e58:	4629      	mov	r1, r5
 8010e5a:	f7ef fbcd 	bl	80005f8 <__aeabi_dmul>
 8010e5e:	a33c      	add	r3, pc, #240	@ (adr r3, 8010f50 <__ieee754_asin+0x2d8>)
 8010e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e64:	4606      	mov	r6, r0
 8010e66:	460f      	mov	r7, r1
 8010e68:	f7ef fbc6 	bl	80005f8 <__aeabi_dmul>
 8010e6c:	a33a      	add	r3, pc, #232	@ (adr r3, 8010f58 <__ieee754_asin+0x2e0>)
 8010e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e72:	f7ef fa0b 	bl	800028c <__adddf3>
 8010e76:	4632      	mov	r2, r6
 8010e78:	463b      	mov	r3, r7
 8010e7a:	f7ef fbbd 	bl	80005f8 <__aeabi_dmul>
 8010e7e:	a338      	add	r3, pc, #224	@ (adr r3, 8010f60 <__ieee754_asin+0x2e8>)
 8010e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e84:	f7ef fa00 	bl	8000288 <__aeabi_dsub>
 8010e88:	4632      	mov	r2, r6
 8010e8a:	463b      	mov	r3, r7
 8010e8c:	f7ef fbb4 	bl	80005f8 <__aeabi_dmul>
 8010e90:	a335      	add	r3, pc, #212	@ (adr r3, 8010f68 <__ieee754_asin+0x2f0>)
 8010e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e96:	f7ef f9f9 	bl	800028c <__adddf3>
 8010e9a:	4632      	mov	r2, r6
 8010e9c:	463b      	mov	r3, r7
 8010e9e:	f7ef fbab 	bl	80005f8 <__aeabi_dmul>
 8010ea2:	a333      	add	r3, pc, #204	@ (adr r3, 8010f70 <__ieee754_asin+0x2f8>)
 8010ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ea8:	f7ef f9ee 	bl	8000288 <__aeabi_dsub>
 8010eac:	4632      	mov	r2, r6
 8010eae:	463b      	mov	r3, r7
 8010eb0:	f7ef fba2 	bl	80005f8 <__aeabi_dmul>
 8010eb4:	a330      	add	r3, pc, #192	@ (adr r3, 8010f78 <__ieee754_asin+0x300>)
 8010eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eba:	f7ef f9e7 	bl	800028c <__adddf3>
 8010ebe:	4632      	mov	r2, r6
 8010ec0:	463b      	mov	r3, r7
 8010ec2:	f7ef fb99 	bl	80005f8 <__aeabi_dmul>
 8010ec6:	a32e      	add	r3, pc, #184	@ (adr r3, 8010f80 <__ieee754_asin+0x308>)
 8010ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ecc:	4680      	mov	r8, r0
 8010ece:	4689      	mov	r9, r1
 8010ed0:	4630      	mov	r0, r6
 8010ed2:	4639      	mov	r1, r7
 8010ed4:	f7ef fb90 	bl	80005f8 <__aeabi_dmul>
 8010ed8:	a32b      	add	r3, pc, #172	@ (adr r3, 8010f88 <__ieee754_asin+0x310>)
 8010eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ede:	f7ef f9d3 	bl	8000288 <__aeabi_dsub>
 8010ee2:	4632      	mov	r2, r6
 8010ee4:	463b      	mov	r3, r7
 8010ee6:	f7ef fb87 	bl	80005f8 <__aeabi_dmul>
 8010eea:	a329      	add	r3, pc, #164	@ (adr r3, 8010f90 <__ieee754_asin+0x318>)
 8010eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ef0:	f7ef f9cc 	bl	800028c <__adddf3>
 8010ef4:	4632      	mov	r2, r6
 8010ef6:	463b      	mov	r3, r7
 8010ef8:	f7ef fb7e 	bl	80005f8 <__aeabi_dmul>
 8010efc:	a326      	add	r3, pc, #152	@ (adr r3, 8010f98 <__ieee754_asin+0x320>)
 8010efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f02:	f7ef f9c1 	bl	8000288 <__aeabi_dsub>
 8010f06:	4632      	mov	r2, r6
 8010f08:	463b      	mov	r3, r7
 8010f0a:	f7ef fb75 	bl	80005f8 <__aeabi_dmul>
 8010f0e:	4b26      	ldr	r3, [pc, #152]	@ (8010fa8 <__ieee754_asin+0x330>)
 8010f10:	2200      	movs	r2, #0
 8010f12:	f7ef f9bb 	bl	800028c <__adddf3>
 8010f16:	4602      	mov	r2, r0
 8010f18:	460b      	mov	r3, r1
 8010f1a:	4640      	mov	r0, r8
 8010f1c:	4649      	mov	r1, r9
 8010f1e:	f7ef fc95 	bl	800084c <__aeabi_ddiv>
 8010f22:	4622      	mov	r2, r4
 8010f24:	462b      	mov	r3, r5
 8010f26:	f7ef fb67 	bl	80005f8 <__aeabi_dmul>
 8010f2a:	4602      	mov	r2, r0
 8010f2c:	460b      	mov	r3, r1
 8010f2e:	4620      	mov	r0, r4
 8010f30:	4629      	mov	r1, r5
 8010f32:	e6c6      	b.n	8010cc2 <__ieee754_asin+0x4a>
 8010f34:	f3af 8000 	nop.w
 8010f38:	54442d18 	.word	0x54442d18
 8010f3c:	3ff921fb 	.word	0x3ff921fb
 8010f40:	33145c07 	.word	0x33145c07
 8010f44:	3c91a626 	.word	0x3c91a626
 8010f48:	8800759c 	.word	0x8800759c
 8010f4c:	7e37e43c 	.word	0x7e37e43c
 8010f50:	0dfdf709 	.word	0x0dfdf709
 8010f54:	3f023de1 	.word	0x3f023de1
 8010f58:	7501b288 	.word	0x7501b288
 8010f5c:	3f49efe0 	.word	0x3f49efe0
 8010f60:	b5688f3b 	.word	0xb5688f3b
 8010f64:	3fa48228 	.word	0x3fa48228
 8010f68:	0e884455 	.word	0x0e884455
 8010f6c:	3fc9c155 	.word	0x3fc9c155
 8010f70:	03eb6f7d 	.word	0x03eb6f7d
 8010f74:	3fd4d612 	.word	0x3fd4d612
 8010f78:	55555555 	.word	0x55555555
 8010f7c:	3fc55555 	.word	0x3fc55555
 8010f80:	b12e9282 	.word	0xb12e9282
 8010f84:	3fb3b8c5 	.word	0x3fb3b8c5
 8010f88:	1b8d0159 	.word	0x1b8d0159
 8010f8c:	3fe6066c 	.word	0x3fe6066c
 8010f90:	9c598ac8 	.word	0x9c598ac8
 8010f94:	40002ae5 	.word	0x40002ae5
 8010f98:	1c8a2d4b 	.word	0x1c8a2d4b
 8010f9c:	40033a27 	.word	0x40033a27
 8010fa0:	3fefffff 	.word	0x3fefffff
 8010fa4:	3fdfffff 	.word	0x3fdfffff
 8010fa8:	3ff00000 	.word	0x3ff00000
 8010fac:	3fe00000 	.word	0x3fe00000
 8010fb0:	3fef3332 	.word	0x3fef3332
 8010fb4:	4652      	mov	r2, sl
 8010fb6:	465b      	mov	r3, fp
 8010fb8:	4650      	mov	r0, sl
 8010fba:	4659      	mov	r1, fp
 8010fbc:	f7ef f966 	bl	800028c <__adddf3>
 8010fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010fc4:	4606      	mov	r6, r0
 8010fc6:	460f      	mov	r7, r1
 8010fc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010fcc:	f7ef fc3e 	bl	800084c <__aeabi_ddiv>
 8010fd0:	4602      	mov	r2, r0
 8010fd2:	460b      	mov	r3, r1
 8010fd4:	4630      	mov	r0, r6
 8010fd6:	4639      	mov	r1, r7
 8010fd8:	f7ef fb0e 	bl	80005f8 <__aeabi_dmul>
 8010fdc:	f04f 0800 	mov.w	r8, #0
 8010fe0:	4606      	mov	r6, r0
 8010fe2:	460f      	mov	r7, r1
 8010fe4:	4642      	mov	r2, r8
 8010fe6:	465b      	mov	r3, fp
 8010fe8:	4640      	mov	r0, r8
 8010fea:	4659      	mov	r1, fp
 8010fec:	f7ef fb04 	bl	80005f8 <__aeabi_dmul>
 8010ff0:	4602      	mov	r2, r0
 8010ff2:	460b      	mov	r3, r1
 8010ff4:	4620      	mov	r0, r4
 8010ff6:	4629      	mov	r1, r5
 8010ff8:	f7ef f946 	bl	8000288 <__aeabi_dsub>
 8010ffc:	4642      	mov	r2, r8
 8010ffe:	4604      	mov	r4, r0
 8011000:	460d      	mov	r5, r1
 8011002:	465b      	mov	r3, fp
 8011004:	4650      	mov	r0, sl
 8011006:	4659      	mov	r1, fp
 8011008:	f7ef f940 	bl	800028c <__adddf3>
 801100c:	4602      	mov	r2, r0
 801100e:	460b      	mov	r3, r1
 8011010:	4620      	mov	r0, r4
 8011012:	4629      	mov	r1, r5
 8011014:	f7ef fc1a 	bl	800084c <__aeabi_ddiv>
 8011018:	4602      	mov	r2, r0
 801101a:	460b      	mov	r3, r1
 801101c:	f7ef f936 	bl	800028c <__adddf3>
 8011020:	4602      	mov	r2, r0
 8011022:	460b      	mov	r3, r1
 8011024:	a112      	add	r1, pc, #72	@ (adr r1, 8011070 <__ieee754_asin+0x3f8>)
 8011026:	e9d1 0100 	ldrd	r0, r1, [r1]
 801102a:	f7ef f92d 	bl	8000288 <__aeabi_dsub>
 801102e:	4602      	mov	r2, r0
 8011030:	460b      	mov	r3, r1
 8011032:	4630      	mov	r0, r6
 8011034:	4639      	mov	r1, r7
 8011036:	f7ef f927 	bl	8000288 <__aeabi_dsub>
 801103a:	4642      	mov	r2, r8
 801103c:	4604      	mov	r4, r0
 801103e:	460d      	mov	r5, r1
 8011040:	465b      	mov	r3, fp
 8011042:	4640      	mov	r0, r8
 8011044:	4659      	mov	r1, fp
 8011046:	f7ef f921 	bl	800028c <__adddf3>
 801104a:	4602      	mov	r2, r0
 801104c:	460b      	mov	r3, r1
 801104e:	a10a      	add	r1, pc, #40	@ (adr r1, 8011078 <__ieee754_asin+0x400>)
 8011050:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011054:	f7ef f918 	bl	8000288 <__aeabi_dsub>
 8011058:	4602      	mov	r2, r0
 801105a:	460b      	mov	r3, r1
 801105c:	4620      	mov	r0, r4
 801105e:	4629      	mov	r1, r5
 8011060:	f7ef f912 	bl	8000288 <__aeabi_dsub>
 8011064:	4602      	mov	r2, r0
 8011066:	460b      	mov	r3, r1
 8011068:	a103      	add	r1, pc, #12	@ (adr r1, 8011078 <__ieee754_asin+0x400>)
 801106a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801106e:	e6e2      	b.n	8010e36 <__ieee754_asin+0x1be>
 8011070:	33145c07 	.word	0x33145c07
 8011074:	3c91a626 	.word	0x3c91a626
 8011078:	54442d18 	.word	0x54442d18
 801107c:	3fe921fb 	.word	0x3fe921fb

08011080 <__ieee754_atan2>:
 8011080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011084:	ec57 6b11 	vmov	r6, r7, d1
 8011088:	4273      	negs	r3, r6
 801108a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8011208 <__ieee754_atan2+0x188>
 801108e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8011092:	4333      	orrs	r3, r6
 8011094:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8011098:	4543      	cmp	r3, r8
 801109a:	ec51 0b10 	vmov	r0, r1, d0
 801109e:	4635      	mov	r5, r6
 80110a0:	d809      	bhi.n	80110b6 <__ieee754_atan2+0x36>
 80110a2:	4244      	negs	r4, r0
 80110a4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80110a8:	4304      	orrs	r4, r0
 80110aa:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80110ae:	4544      	cmp	r4, r8
 80110b0:	468e      	mov	lr, r1
 80110b2:	4681      	mov	r9, r0
 80110b4:	d907      	bls.n	80110c6 <__ieee754_atan2+0x46>
 80110b6:	4632      	mov	r2, r6
 80110b8:	463b      	mov	r3, r7
 80110ba:	f7ef f8e7 	bl	800028c <__adddf3>
 80110be:	ec41 0b10 	vmov	d0, r0, r1
 80110c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80110c6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 80110ca:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 80110ce:	4334      	orrs	r4, r6
 80110d0:	d103      	bne.n	80110da <__ieee754_atan2+0x5a>
 80110d2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110d6:	f000 b89b 	b.w	8011210 <atan>
 80110da:	17bc      	asrs	r4, r7, #30
 80110dc:	f004 0402 	and.w	r4, r4, #2
 80110e0:	ea53 0909 	orrs.w	r9, r3, r9
 80110e4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80110e8:	d107      	bne.n	80110fa <__ieee754_atan2+0x7a>
 80110ea:	2c02      	cmp	r4, #2
 80110ec:	d05f      	beq.n	80111ae <__ieee754_atan2+0x12e>
 80110ee:	2c03      	cmp	r4, #3
 80110f0:	d1e5      	bne.n	80110be <__ieee754_atan2+0x3e>
 80110f2:	a143      	add	r1, pc, #268	@ (adr r1, 8011200 <__ieee754_atan2+0x180>)
 80110f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80110f8:	e7e1      	b.n	80110be <__ieee754_atan2+0x3e>
 80110fa:	4315      	orrs	r5, r2
 80110fc:	d106      	bne.n	801110c <__ieee754_atan2+0x8c>
 80110fe:	f1be 0f00 	cmp.w	lr, #0
 8011102:	db5f      	blt.n	80111c4 <__ieee754_atan2+0x144>
 8011104:	a136      	add	r1, pc, #216	@ (adr r1, 80111e0 <__ieee754_atan2+0x160>)
 8011106:	e9d1 0100 	ldrd	r0, r1, [r1]
 801110a:	e7d8      	b.n	80110be <__ieee754_atan2+0x3e>
 801110c:	4542      	cmp	r2, r8
 801110e:	d10f      	bne.n	8011130 <__ieee754_atan2+0xb0>
 8011110:	4293      	cmp	r3, r2
 8011112:	f104 34ff 	add.w	r4, r4, #4294967295
 8011116:	d107      	bne.n	8011128 <__ieee754_atan2+0xa8>
 8011118:	2c02      	cmp	r4, #2
 801111a:	d84c      	bhi.n	80111b6 <__ieee754_atan2+0x136>
 801111c:	4b36      	ldr	r3, [pc, #216]	@ (80111f8 <__ieee754_atan2+0x178>)
 801111e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011122:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011126:	e7ca      	b.n	80110be <__ieee754_atan2+0x3e>
 8011128:	2c02      	cmp	r4, #2
 801112a:	d848      	bhi.n	80111be <__ieee754_atan2+0x13e>
 801112c:	4b33      	ldr	r3, [pc, #204]	@ (80111fc <__ieee754_atan2+0x17c>)
 801112e:	e7f6      	b.n	801111e <__ieee754_atan2+0x9e>
 8011130:	4543      	cmp	r3, r8
 8011132:	d0e4      	beq.n	80110fe <__ieee754_atan2+0x7e>
 8011134:	1a9b      	subs	r3, r3, r2
 8011136:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801113a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801113e:	da1e      	bge.n	801117e <__ieee754_atan2+0xfe>
 8011140:	2f00      	cmp	r7, #0
 8011142:	da01      	bge.n	8011148 <__ieee754_atan2+0xc8>
 8011144:	323c      	adds	r2, #60	@ 0x3c
 8011146:	db1e      	blt.n	8011186 <__ieee754_atan2+0x106>
 8011148:	4632      	mov	r2, r6
 801114a:	463b      	mov	r3, r7
 801114c:	f7ef fb7e 	bl	800084c <__aeabi_ddiv>
 8011150:	ec41 0b10 	vmov	d0, r0, r1
 8011154:	f7ff fcb0 	bl	8010ab8 <fabs>
 8011158:	f000 f85a 	bl	8011210 <atan>
 801115c:	ec51 0b10 	vmov	r0, r1, d0
 8011160:	2c01      	cmp	r4, #1
 8011162:	d013      	beq.n	801118c <__ieee754_atan2+0x10c>
 8011164:	2c02      	cmp	r4, #2
 8011166:	d015      	beq.n	8011194 <__ieee754_atan2+0x114>
 8011168:	2c00      	cmp	r4, #0
 801116a:	d0a8      	beq.n	80110be <__ieee754_atan2+0x3e>
 801116c:	a318      	add	r3, pc, #96	@ (adr r3, 80111d0 <__ieee754_atan2+0x150>)
 801116e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011172:	f7ef f889 	bl	8000288 <__aeabi_dsub>
 8011176:	a318      	add	r3, pc, #96	@ (adr r3, 80111d8 <__ieee754_atan2+0x158>)
 8011178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801117c:	e014      	b.n	80111a8 <__ieee754_atan2+0x128>
 801117e:	a118      	add	r1, pc, #96	@ (adr r1, 80111e0 <__ieee754_atan2+0x160>)
 8011180:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011184:	e7ec      	b.n	8011160 <__ieee754_atan2+0xe0>
 8011186:	2000      	movs	r0, #0
 8011188:	2100      	movs	r1, #0
 801118a:	e7e9      	b.n	8011160 <__ieee754_atan2+0xe0>
 801118c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011190:	4619      	mov	r1, r3
 8011192:	e794      	b.n	80110be <__ieee754_atan2+0x3e>
 8011194:	a30e      	add	r3, pc, #56	@ (adr r3, 80111d0 <__ieee754_atan2+0x150>)
 8011196:	e9d3 2300 	ldrd	r2, r3, [r3]
 801119a:	f7ef f875 	bl	8000288 <__aeabi_dsub>
 801119e:	4602      	mov	r2, r0
 80111a0:	460b      	mov	r3, r1
 80111a2:	a10d      	add	r1, pc, #52	@ (adr r1, 80111d8 <__ieee754_atan2+0x158>)
 80111a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80111a8:	f7ef f86e 	bl	8000288 <__aeabi_dsub>
 80111ac:	e787      	b.n	80110be <__ieee754_atan2+0x3e>
 80111ae:	a10a      	add	r1, pc, #40	@ (adr r1, 80111d8 <__ieee754_atan2+0x158>)
 80111b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80111b4:	e783      	b.n	80110be <__ieee754_atan2+0x3e>
 80111b6:	a10c      	add	r1, pc, #48	@ (adr r1, 80111e8 <__ieee754_atan2+0x168>)
 80111b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80111bc:	e77f      	b.n	80110be <__ieee754_atan2+0x3e>
 80111be:	2000      	movs	r0, #0
 80111c0:	2100      	movs	r1, #0
 80111c2:	e77c      	b.n	80110be <__ieee754_atan2+0x3e>
 80111c4:	a10a      	add	r1, pc, #40	@ (adr r1, 80111f0 <__ieee754_atan2+0x170>)
 80111c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80111ca:	e778      	b.n	80110be <__ieee754_atan2+0x3e>
 80111cc:	f3af 8000 	nop.w
 80111d0:	33145c07 	.word	0x33145c07
 80111d4:	3ca1a626 	.word	0x3ca1a626
 80111d8:	54442d18 	.word	0x54442d18
 80111dc:	400921fb 	.word	0x400921fb
 80111e0:	54442d18 	.word	0x54442d18
 80111e4:	3ff921fb 	.word	0x3ff921fb
 80111e8:	54442d18 	.word	0x54442d18
 80111ec:	3fe921fb 	.word	0x3fe921fb
 80111f0:	54442d18 	.word	0x54442d18
 80111f4:	bff921fb 	.word	0xbff921fb
 80111f8:	08012e20 	.word	0x08012e20
 80111fc:	08012e08 	.word	0x08012e08
 8011200:	54442d18 	.word	0x54442d18
 8011204:	c00921fb 	.word	0xc00921fb
 8011208:	7ff00000 	.word	0x7ff00000
 801120c:	00000000 	.word	0x00000000

08011210 <atan>:
 8011210:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011214:	ec55 4b10 	vmov	r4, r5, d0
 8011218:	4bbf      	ldr	r3, [pc, #764]	@ (8011518 <atan+0x308>)
 801121a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801121e:	429e      	cmp	r6, r3
 8011220:	46ab      	mov	fp, r5
 8011222:	d918      	bls.n	8011256 <atan+0x46>
 8011224:	4bbd      	ldr	r3, [pc, #756]	@ (801151c <atan+0x30c>)
 8011226:	429e      	cmp	r6, r3
 8011228:	d801      	bhi.n	801122e <atan+0x1e>
 801122a:	d109      	bne.n	8011240 <atan+0x30>
 801122c:	b144      	cbz	r4, 8011240 <atan+0x30>
 801122e:	4622      	mov	r2, r4
 8011230:	462b      	mov	r3, r5
 8011232:	4620      	mov	r0, r4
 8011234:	4629      	mov	r1, r5
 8011236:	f7ef f829 	bl	800028c <__adddf3>
 801123a:	4604      	mov	r4, r0
 801123c:	460d      	mov	r5, r1
 801123e:	e006      	b.n	801124e <atan+0x3e>
 8011240:	f1bb 0f00 	cmp.w	fp, #0
 8011244:	f340 812b 	ble.w	801149e <atan+0x28e>
 8011248:	a597      	add	r5, pc, #604	@ (adr r5, 80114a8 <atan+0x298>)
 801124a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801124e:	ec45 4b10 	vmov	d0, r4, r5
 8011252:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011256:	4bb2      	ldr	r3, [pc, #712]	@ (8011520 <atan+0x310>)
 8011258:	429e      	cmp	r6, r3
 801125a:	d813      	bhi.n	8011284 <atan+0x74>
 801125c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8011260:	429e      	cmp	r6, r3
 8011262:	d80c      	bhi.n	801127e <atan+0x6e>
 8011264:	a392      	add	r3, pc, #584	@ (adr r3, 80114b0 <atan+0x2a0>)
 8011266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801126a:	4620      	mov	r0, r4
 801126c:	4629      	mov	r1, r5
 801126e:	f7ef f80d 	bl	800028c <__adddf3>
 8011272:	4bac      	ldr	r3, [pc, #688]	@ (8011524 <atan+0x314>)
 8011274:	2200      	movs	r2, #0
 8011276:	f7ef fc4f 	bl	8000b18 <__aeabi_dcmpgt>
 801127a:	2800      	cmp	r0, #0
 801127c:	d1e7      	bne.n	801124e <atan+0x3e>
 801127e:	f04f 3aff 	mov.w	sl, #4294967295
 8011282:	e029      	b.n	80112d8 <atan+0xc8>
 8011284:	f7ff fc18 	bl	8010ab8 <fabs>
 8011288:	4ba7      	ldr	r3, [pc, #668]	@ (8011528 <atan+0x318>)
 801128a:	429e      	cmp	r6, r3
 801128c:	ec55 4b10 	vmov	r4, r5, d0
 8011290:	f200 80bc 	bhi.w	801140c <atan+0x1fc>
 8011294:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8011298:	429e      	cmp	r6, r3
 801129a:	f200 809e 	bhi.w	80113da <atan+0x1ca>
 801129e:	4622      	mov	r2, r4
 80112a0:	462b      	mov	r3, r5
 80112a2:	4620      	mov	r0, r4
 80112a4:	4629      	mov	r1, r5
 80112a6:	f7ee fff1 	bl	800028c <__adddf3>
 80112aa:	4b9e      	ldr	r3, [pc, #632]	@ (8011524 <atan+0x314>)
 80112ac:	2200      	movs	r2, #0
 80112ae:	f7ee ffeb 	bl	8000288 <__aeabi_dsub>
 80112b2:	2200      	movs	r2, #0
 80112b4:	4606      	mov	r6, r0
 80112b6:	460f      	mov	r7, r1
 80112b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80112bc:	4620      	mov	r0, r4
 80112be:	4629      	mov	r1, r5
 80112c0:	f7ee ffe4 	bl	800028c <__adddf3>
 80112c4:	4602      	mov	r2, r0
 80112c6:	460b      	mov	r3, r1
 80112c8:	4630      	mov	r0, r6
 80112ca:	4639      	mov	r1, r7
 80112cc:	f7ef fabe 	bl	800084c <__aeabi_ddiv>
 80112d0:	f04f 0a00 	mov.w	sl, #0
 80112d4:	4604      	mov	r4, r0
 80112d6:	460d      	mov	r5, r1
 80112d8:	4622      	mov	r2, r4
 80112da:	462b      	mov	r3, r5
 80112dc:	4620      	mov	r0, r4
 80112de:	4629      	mov	r1, r5
 80112e0:	f7ef f98a 	bl	80005f8 <__aeabi_dmul>
 80112e4:	4602      	mov	r2, r0
 80112e6:	460b      	mov	r3, r1
 80112e8:	4680      	mov	r8, r0
 80112ea:	4689      	mov	r9, r1
 80112ec:	f7ef f984 	bl	80005f8 <__aeabi_dmul>
 80112f0:	a371      	add	r3, pc, #452	@ (adr r3, 80114b8 <atan+0x2a8>)
 80112f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112f6:	4606      	mov	r6, r0
 80112f8:	460f      	mov	r7, r1
 80112fa:	f7ef f97d 	bl	80005f8 <__aeabi_dmul>
 80112fe:	a370      	add	r3, pc, #448	@ (adr r3, 80114c0 <atan+0x2b0>)
 8011300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011304:	f7ee ffc2 	bl	800028c <__adddf3>
 8011308:	4632      	mov	r2, r6
 801130a:	463b      	mov	r3, r7
 801130c:	f7ef f974 	bl	80005f8 <__aeabi_dmul>
 8011310:	a36d      	add	r3, pc, #436	@ (adr r3, 80114c8 <atan+0x2b8>)
 8011312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011316:	f7ee ffb9 	bl	800028c <__adddf3>
 801131a:	4632      	mov	r2, r6
 801131c:	463b      	mov	r3, r7
 801131e:	f7ef f96b 	bl	80005f8 <__aeabi_dmul>
 8011322:	a36b      	add	r3, pc, #428	@ (adr r3, 80114d0 <atan+0x2c0>)
 8011324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011328:	f7ee ffb0 	bl	800028c <__adddf3>
 801132c:	4632      	mov	r2, r6
 801132e:	463b      	mov	r3, r7
 8011330:	f7ef f962 	bl	80005f8 <__aeabi_dmul>
 8011334:	a368      	add	r3, pc, #416	@ (adr r3, 80114d8 <atan+0x2c8>)
 8011336:	e9d3 2300 	ldrd	r2, r3, [r3]
 801133a:	f7ee ffa7 	bl	800028c <__adddf3>
 801133e:	4632      	mov	r2, r6
 8011340:	463b      	mov	r3, r7
 8011342:	f7ef f959 	bl	80005f8 <__aeabi_dmul>
 8011346:	a366      	add	r3, pc, #408	@ (adr r3, 80114e0 <atan+0x2d0>)
 8011348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801134c:	f7ee ff9e 	bl	800028c <__adddf3>
 8011350:	4642      	mov	r2, r8
 8011352:	464b      	mov	r3, r9
 8011354:	f7ef f950 	bl	80005f8 <__aeabi_dmul>
 8011358:	a363      	add	r3, pc, #396	@ (adr r3, 80114e8 <atan+0x2d8>)
 801135a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801135e:	4680      	mov	r8, r0
 8011360:	4689      	mov	r9, r1
 8011362:	4630      	mov	r0, r6
 8011364:	4639      	mov	r1, r7
 8011366:	f7ef f947 	bl	80005f8 <__aeabi_dmul>
 801136a:	a361      	add	r3, pc, #388	@ (adr r3, 80114f0 <atan+0x2e0>)
 801136c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011370:	f7ee ff8a 	bl	8000288 <__aeabi_dsub>
 8011374:	4632      	mov	r2, r6
 8011376:	463b      	mov	r3, r7
 8011378:	f7ef f93e 	bl	80005f8 <__aeabi_dmul>
 801137c:	a35e      	add	r3, pc, #376	@ (adr r3, 80114f8 <atan+0x2e8>)
 801137e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011382:	f7ee ff81 	bl	8000288 <__aeabi_dsub>
 8011386:	4632      	mov	r2, r6
 8011388:	463b      	mov	r3, r7
 801138a:	f7ef f935 	bl	80005f8 <__aeabi_dmul>
 801138e:	a35c      	add	r3, pc, #368	@ (adr r3, 8011500 <atan+0x2f0>)
 8011390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011394:	f7ee ff78 	bl	8000288 <__aeabi_dsub>
 8011398:	4632      	mov	r2, r6
 801139a:	463b      	mov	r3, r7
 801139c:	f7ef f92c 	bl	80005f8 <__aeabi_dmul>
 80113a0:	a359      	add	r3, pc, #356	@ (adr r3, 8011508 <atan+0x2f8>)
 80113a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113a6:	f7ee ff6f 	bl	8000288 <__aeabi_dsub>
 80113aa:	4632      	mov	r2, r6
 80113ac:	463b      	mov	r3, r7
 80113ae:	f7ef f923 	bl	80005f8 <__aeabi_dmul>
 80113b2:	4602      	mov	r2, r0
 80113b4:	460b      	mov	r3, r1
 80113b6:	4640      	mov	r0, r8
 80113b8:	4649      	mov	r1, r9
 80113ba:	f7ee ff67 	bl	800028c <__adddf3>
 80113be:	4622      	mov	r2, r4
 80113c0:	462b      	mov	r3, r5
 80113c2:	f7ef f919 	bl	80005f8 <__aeabi_dmul>
 80113c6:	f1ba 3fff 	cmp.w	sl, #4294967295
 80113ca:	4602      	mov	r2, r0
 80113cc:	460b      	mov	r3, r1
 80113ce:	d148      	bne.n	8011462 <atan+0x252>
 80113d0:	4620      	mov	r0, r4
 80113d2:	4629      	mov	r1, r5
 80113d4:	f7ee ff58 	bl	8000288 <__aeabi_dsub>
 80113d8:	e72f      	b.n	801123a <atan+0x2a>
 80113da:	4b52      	ldr	r3, [pc, #328]	@ (8011524 <atan+0x314>)
 80113dc:	2200      	movs	r2, #0
 80113de:	4620      	mov	r0, r4
 80113e0:	4629      	mov	r1, r5
 80113e2:	f7ee ff51 	bl	8000288 <__aeabi_dsub>
 80113e6:	4b4f      	ldr	r3, [pc, #316]	@ (8011524 <atan+0x314>)
 80113e8:	4606      	mov	r6, r0
 80113ea:	460f      	mov	r7, r1
 80113ec:	2200      	movs	r2, #0
 80113ee:	4620      	mov	r0, r4
 80113f0:	4629      	mov	r1, r5
 80113f2:	f7ee ff4b 	bl	800028c <__adddf3>
 80113f6:	4602      	mov	r2, r0
 80113f8:	460b      	mov	r3, r1
 80113fa:	4630      	mov	r0, r6
 80113fc:	4639      	mov	r1, r7
 80113fe:	f7ef fa25 	bl	800084c <__aeabi_ddiv>
 8011402:	f04f 0a01 	mov.w	sl, #1
 8011406:	4604      	mov	r4, r0
 8011408:	460d      	mov	r5, r1
 801140a:	e765      	b.n	80112d8 <atan+0xc8>
 801140c:	4b47      	ldr	r3, [pc, #284]	@ (801152c <atan+0x31c>)
 801140e:	429e      	cmp	r6, r3
 8011410:	d21c      	bcs.n	801144c <atan+0x23c>
 8011412:	4b47      	ldr	r3, [pc, #284]	@ (8011530 <atan+0x320>)
 8011414:	2200      	movs	r2, #0
 8011416:	4620      	mov	r0, r4
 8011418:	4629      	mov	r1, r5
 801141a:	f7ee ff35 	bl	8000288 <__aeabi_dsub>
 801141e:	4b44      	ldr	r3, [pc, #272]	@ (8011530 <atan+0x320>)
 8011420:	4606      	mov	r6, r0
 8011422:	460f      	mov	r7, r1
 8011424:	2200      	movs	r2, #0
 8011426:	4620      	mov	r0, r4
 8011428:	4629      	mov	r1, r5
 801142a:	f7ef f8e5 	bl	80005f8 <__aeabi_dmul>
 801142e:	4b3d      	ldr	r3, [pc, #244]	@ (8011524 <atan+0x314>)
 8011430:	2200      	movs	r2, #0
 8011432:	f7ee ff2b 	bl	800028c <__adddf3>
 8011436:	4602      	mov	r2, r0
 8011438:	460b      	mov	r3, r1
 801143a:	4630      	mov	r0, r6
 801143c:	4639      	mov	r1, r7
 801143e:	f7ef fa05 	bl	800084c <__aeabi_ddiv>
 8011442:	f04f 0a02 	mov.w	sl, #2
 8011446:	4604      	mov	r4, r0
 8011448:	460d      	mov	r5, r1
 801144a:	e745      	b.n	80112d8 <atan+0xc8>
 801144c:	4622      	mov	r2, r4
 801144e:	462b      	mov	r3, r5
 8011450:	4938      	ldr	r1, [pc, #224]	@ (8011534 <atan+0x324>)
 8011452:	2000      	movs	r0, #0
 8011454:	f7ef f9fa 	bl	800084c <__aeabi_ddiv>
 8011458:	f04f 0a03 	mov.w	sl, #3
 801145c:	4604      	mov	r4, r0
 801145e:	460d      	mov	r5, r1
 8011460:	e73a      	b.n	80112d8 <atan+0xc8>
 8011462:	4b35      	ldr	r3, [pc, #212]	@ (8011538 <atan+0x328>)
 8011464:	4e35      	ldr	r6, [pc, #212]	@ (801153c <atan+0x32c>)
 8011466:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801146a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801146e:	f7ee ff0b 	bl	8000288 <__aeabi_dsub>
 8011472:	4622      	mov	r2, r4
 8011474:	462b      	mov	r3, r5
 8011476:	f7ee ff07 	bl	8000288 <__aeabi_dsub>
 801147a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801147e:	4602      	mov	r2, r0
 8011480:	460b      	mov	r3, r1
 8011482:	e9d6 0100 	ldrd	r0, r1, [r6]
 8011486:	f7ee feff 	bl	8000288 <__aeabi_dsub>
 801148a:	f1bb 0f00 	cmp.w	fp, #0
 801148e:	4604      	mov	r4, r0
 8011490:	460d      	mov	r5, r1
 8011492:	f6bf aedc 	bge.w	801124e <atan+0x3e>
 8011496:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801149a:	461d      	mov	r5, r3
 801149c:	e6d7      	b.n	801124e <atan+0x3e>
 801149e:	a51c      	add	r5, pc, #112	@ (adr r5, 8011510 <atan+0x300>)
 80114a0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80114a4:	e6d3      	b.n	801124e <atan+0x3e>
 80114a6:	bf00      	nop
 80114a8:	54442d18 	.word	0x54442d18
 80114ac:	3ff921fb 	.word	0x3ff921fb
 80114b0:	8800759c 	.word	0x8800759c
 80114b4:	7e37e43c 	.word	0x7e37e43c
 80114b8:	e322da11 	.word	0xe322da11
 80114bc:	3f90ad3a 	.word	0x3f90ad3a
 80114c0:	24760deb 	.word	0x24760deb
 80114c4:	3fa97b4b 	.word	0x3fa97b4b
 80114c8:	a0d03d51 	.word	0xa0d03d51
 80114cc:	3fb10d66 	.word	0x3fb10d66
 80114d0:	c54c206e 	.word	0xc54c206e
 80114d4:	3fb745cd 	.word	0x3fb745cd
 80114d8:	920083ff 	.word	0x920083ff
 80114dc:	3fc24924 	.word	0x3fc24924
 80114e0:	5555550d 	.word	0x5555550d
 80114e4:	3fd55555 	.word	0x3fd55555
 80114e8:	2c6a6c2f 	.word	0x2c6a6c2f
 80114ec:	bfa2b444 	.word	0xbfa2b444
 80114f0:	52defd9a 	.word	0x52defd9a
 80114f4:	3fadde2d 	.word	0x3fadde2d
 80114f8:	af749a6d 	.word	0xaf749a6d
 80114fc:	3fb3b0f2 	.word	0x3fb3b0f2
 8011500:	fe231671 	.word	0xfe231671
 8011504:	3fbc71c6 	.word	0x3fbc71c6
 8011508:	9998ebc4 	.word	0x9998ebc4
 801150c:	3fc99999 	.word	0x3fc99999
 8011510:	54442d18 	.word	0x54442d18
 8011514:	bff921fb 	.word	0xbff921fb
 8011518:	440fffff 	.word	0x440fffff
 801151c:	7ff00000 	.word	0x7ff00000
 8011520:	3fdbffff 	.word	0x3fdbffff
 8011524:	3ff00000 	.word	0x3ff00000
 8011528:	3ff2ffff 	.word	0x3ff2ffff
 801152c:	40038000 	.word	0x40038000
 8011530:	3ff80000 	.word	0x3ff80000
 8011534:	bff00000 	.word	0xbff00000
 8011538:	08012e38 	.word	0x08012e38
 801153c:	08012e58 	.word	0x08012e58

08011540 <__ieee754_sqrt>:
 8011540:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011544:	4a66      	ldr	r2, [pc, #408]	@ (80116e0 <__ieee754_sqrt+0x1a0>)
 8011546:	ec55 4b10 	vmov	r4, r5, d0
 801154a:	43aa      	bics	r2, r5
 801154c:	462b      	mov	r3, r5
 801154e:	4621      	mov	r1, r4
 8011550:	d110      	bne.n	8011574 <__ieee754_sqrt+0x34>
 8011552:	4622      	mov	r2, r4
 8011554:	4620      	mov	r0, r4
 8011556:	4629      	mov	r1, r5
 8011558:	f7ef f84e 	bl	80005f8 <__aeabi_dmul>
 801155c:	4602      	mov	r2, r0
 801155e:	460b      	mov	r3, r1
 8011560:	4620      	mov	r0, r4
 8011562:	4629      	mov	r1, r5
 8011564:	f7ee fe92 	bl	800028c <__adddf3>
 8011568:	4604      	mov	r4, r0
 801156a:	460d      	mov	r5, r1
 801156c:	ec45 4b10 	vmov	d0, r4, r5
 8011570:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011574:	2d00      	cmp	r5, #0
 8011576:	dc0e      	bgt.n	8011596 <__ieee754_sqrt+0x56>
 8011578:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801157c:	4322      	orrs	r2, r4
 801157e:	d0f5      	beq.n	801156c <__ieee754_sqrt+0x2c>
 8011580:	b19d      	cbz	r5, 80115aa <__ieee754_sqrt+0x6a>
 8011582:	4622      	mov	r2, r4
 8011584:	4620      	mov	r0, r4
 8011586:	4629      	mov	r1, r5
 8011588:	f7ee fe7e 	bl	8000288 <__aeabi_dsub>
 801158c:	4602      	mov	r2, r0
 801158e:	460b      	mov	r3, r1
 8011590:	f7ef f95c 	bl	800084c <__aeabi_ddiv>
 8011594:	e7e8      	b.n	8011568 <__ieee754_sqrt+0x28>
 8011596:	152a      	asrs	r2, r5, #20
 8011598:	d115      	bne.n	80115c6 <__ieee754_sqrt+0x86>
 801159a:	2000      	movs	r0, #0
 801159c:	e009      	b.n	80115b2 <__ieee754_sqrt+0x72>
 801159e:	0acb      	lsrs	r3, r1, #11
 80115a0:	3a15      	subs	r2, #21
 80115a2:	0549      	lsls	r1, r1, #21
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d0fa      	beq.n	801159e <__ieee754_sqrt+0x5e>
 80115a8:	e7f7      	b.n	801159a <__ieee754_sqrt+0x5a>
 80115aa:	462a      	mov	r2, r5
 80115ac:	e7fa      	b.n	80115a4 <__ieee754_sqrt+0x64>
 80115ae:	005b      	lsls	r3, r3, #1
 80115b0:	3001      	adds	r0, #1
 80115b2:	02dc      	lsls	r4, r3, #11
 80115b4:	d5fb      	bpl.n	80115ae <__ieee754_sqrt+0x6e>
 80115b6:	1e44      	subs	r4, r0, #1
 80115b8:	1b12      	subs	r2, r2, r4
 80115ba:	f1c0 0420 	rsb	r4, r0, #32
 80115be:	fa21 f404 	lsr.w	r4, r1, r4
 80115c2:	4323      	orrs	r3, r4
 80115c4:	4081      	lsls	r1, r0
 80115c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80115ca:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80115ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80115d2:	07d2      	lsls	r2, r2, #31
 80115d4:	bf5c      	itt	pl
 80115d6:	005b      	lslpl	r3, r3, #1
 80115d8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80115dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80115e0:	bf58      	it	pl
 80115e2:	0049      	lslpl	r1, r1, #1
 80115e4:	2600      	movs	r6, #0
 80115e6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80115ea:	107f      	asrs	r7, r7, #1
 80115ec:	0049      	lsls	r1, r1, #1
 80115ee:	2016      	movs	r0, #22
 80115f0:	4632      	mov	r2, r6
 80115f2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80115f6:	1915      	adds	r5, r2, r4
 80115f8:	429d      	cmp	r5, r3
 80115fa:	bfde      	ittt	le
 80115fc:	192a      	addle	r2, r5, r4
 80115fe:	1b5b      	suble	r3, r3, r5
 8011600:	1936      	addle	r6, r6, r4
 8011602:	0fcd      	lsrs	r5, r1, #31
 8011604:	3801      	subs	r0, #1
 8011606:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801160a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801160e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011612:	d1f0      	bne.n	80115f6 <__ieee754_sqrt+0xb6>
 8011614:	4605      	mov	r5, r0
 8011616:	2420      	movs	r4, #32
 8011618:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801161c:	4293      	cmp	r3, r2
 801161e:	eb0c 0e00 	add.w	lr, ip, r0
 8011622:	dc02      	bgt.n	801162a <__ieee754_sqrt+0xea>
 8011624:	d113      	bne.n	801164e <__ieee754_sqrt+0x10e>
 8011626:	458e      	cmp	lr, r1
 8011628:	d811      	bhi.n	801164e <__ieee754_sqrt+0x10e>
 801162a:	f1be 0f00 	cmp.w	lr, #0
 801162e:	eb0e 000c 	add.w	r0, lr, ip
 8011632:	da3f      	bge.n	80116b4 <__ieee754_sqrt+0x174>
 8011634:	2800      	cmp	r0, #0
 8011636:	db3d      	blt.n	80116b4 <__ieee754_sqrt+0x174>
 8011638:	f102 0801 	add.w	r8, r2, #1
 801163c:	1a9b      	subs	r3, r3, r2
 801163e:	458e      	cmp	lr, r1
 8011640:	bf88      	it	hi
 8011642:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011646:	eba1 010e 	sub.w	r1, r1, lr
 801164a:	4465      	add	r5, ip
 801164c:	4642      	mov	r2, r8
 801164e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8011652:	3c01      	subs	r4, #1
 8011654:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8011658:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801165c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8011660:	d1dc      	bne.n	801161c <__ieee754_sqrt+0xdc>
 8011662:	4319      	orrs	r1, r3
 8011664:	d01b      	beq.n	801169e <__ieee754_sqrt+0x15e>
 8011666:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80116e4 <__ieee754_sqrt+0x1a4>
 801166a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80116e8 <__ieee754_sqrt+0x1a8>
 801166e:	e9da 0100 	ldrd	r0, r1, [sl]
 8011672:	e9db 2300 	ldrd	r2, r3, [fp]
 8011676:	f7ee fe07 	bl	8000288 <__aeabi_dsub>
 801167a:	e9da 8900 	ldrd	r8, r9, [sl]
 801167e:	4602      	mov	r2, r0
 8011680:	460b      	mov	r3, r1
 8011682:	4640      	mov	r0, r8
 8011684:	4649      	mov	r1, r9
 8011686:	f7ef fa33 	bl	8000af0 <__aeabi_dcmple>
 801168a:	b140      	cbz	r0, 801169e <__ieee754_sqrt+0x15e>
 801168c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8011690:	e9da 0100 	ldrd	r0, r1, [sl]
 8011694:	e9db 2300 	ldrd	r2, r3, [fp]
 8011698:	d10e      	bne.n	80116b8 <__ieee754_sqrt+0x178>
 801169a:	3601      	adds	r6, #1
 801169c:	4625      	mov	r5, r4
 801169e:	1073      	asrs	r3, r6, #1
 80116a0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80116a4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80116a8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80116ac:	086b      	lsrs	r3, r5, #1
 80116ae:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80116b2:	e759      	b.n	8011568 <__ieee754_sqrt+0x28>
 80116b4:	4690      	mov	r8, r2
 80116b6:	e7c1      	b.n	801163c <__ieee754_sqrt+0xfc>
 80116b8:	f7ee fde8 	bl	800028c <__adddf3>
 80116bc:	e9da 8900 	ldrd	r8, r9, [sl]
 80116c0:	4602      	mov	r2, r0
 80116c2:	460b      	mov	r3, r1
 80116c4:	4640      	mov	r0, r8
 80116c6:	4649      	mov	r1, r9
 80116c8:	f7ef fa08 	bl	8000adc <__aeabi_dcmplt>
 80116cc:	b120      	cbz	r0, 80116d8 <__ieee754_sqrt+0x198>
 80116ce:	1cab      	adds	r3, r5, #2
 80116d0:	bf08      	it	eq
 80116d2:	3601      	addeq	r6, #1
 80116d4:	3502      	adds	r5, #2
 80116d6:	e7e2      	b.n	801169e <__ieee754_sqrt+0x15e>
 80116d8:	1c6b      	adds	r3, r5, #1
 80116da:	f023 0501 	bic.w	r5, r3, #1
 80116de:	e7de      	b.n	801169e <__ieee754_sqrt+0x15e>
 80116e0:	7ff00000 	.word	0x7ff00000
 80116e4:	08012e80 	.word	0x08012e80
 80116e8:	08012e78 	.word	0x08012e78

080116ec <_init>:
 80116ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116ee:	bf00      	nop
 80116f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116f2:	bc08      	pop	{r3}
 80116f4:	469e      	mov	lr, r3
 80116f6:	4770      	bx	lr

080116f8 <_fini>:
 80116f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116fa:	bf00      	nop
 80116fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116fe:	bc08      	pop	{r3}
 8011700:	469e      	mov	lr, r3
 8011702:	4770      	bx	lr
