INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.gen/sources_1/ip/data_mem_ip/sim/data_mem_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.gen/sources_1/ip/instruction_mem_ip/sim/instruction_mem_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-986] literal value truncated to fit in 12 bits [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/CPU.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/CPU_PL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_PL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Calculate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/PDU_PL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sources_1/new/pc_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sim_1/new/CPU_PL_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_PL_sim
WARNING: [VRFC 10-2659] decimal constant 10000000000 is too large, should be smaller than 2147483648; using 1410065408 instead [D:/learn/vivado/cod/lab5_5_Stage_CPU/lab5_5_Stage_CPU.srcs/sim_1/new/CPU_PL_sim.v:20]
