{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509671589337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509671589349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 01:13:08 2017 " "Processing started: Fri Nov 03 01:13:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509671589349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1509671589349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off mips_single_cycle -c mips_single_cycle " "Command: quartus_drc --read_settings_files=off --write_settings_files=off mips_single_cycle -c mips_single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1509671589349 ""}
{ "Info" "ISTA_SDC_FOUND" "mips_single_cycle.sdc " "Reading SDC File: 'mips_single_cycle.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1509671590369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mips_single_cycle.sdc 3 clock_50 port " "Ignored filter at mips_single_cycle.sdc(3): clock_50 could not be matched with a port" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1509671590376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mips_single_cycle.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at mips_single_cycle.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clock_50 -period 100.000 \[get_ports clock_50\] " "create_clock -name clock_50 -period 100.000 \[get_ports clock_50\]" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509671590377 ""}  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1509671590377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1509671590377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mips_single_cycle.sdc 6 key\[*\] port " "Ignored filter at mips_single_cycle.sdc(6): key\[*\] could not be matched with a port" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1509671590377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mips_single_cycle.sdc 6 sw\[*\] port " "Ignored filter at mips_single_cycle.sdc(6): sw\[*\] could not be matched with a port" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1509671590378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mips_single_cycle.sdc 6 clock_50 clock " "Ignored filter at mips_single_cycle.sdc(6): clock_50 could not be matched with a clock" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1509671590378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path mips_single_cycle.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at mips_single_cycle.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{key\[*\] sw\[*\]\}\] -to \[get_clocks clock_50\] " "set_false_path -from \[get_ports \{key\[*\] sw\[*\]\}\] -to \[get_clocks clock_50\]" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509671590379 ""}  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1509671590379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path mips_single_cycle.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at mips_single_cycle.sdc(6): Argument <to> is an empty collection" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1509671590379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mips_single_cycle.sdc 7 hex*\[*\] port " "Ignored filter at mips_single_cycle.sdc(7): hex*\[*\] could not be matched with a port" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1509671590379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mips_single_cycle.sdc 7 led*\[*\] port " "Ignored filter at mips_single_cycle.sdc(7): led*\[*\] could not be matched with a port" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1509671590379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path mips_single_cycle.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at mips_single_cycle.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks clock_50\] -to \[get_ports \{led*\[*\] hex*\[*\]\}\] " "set_false_path -from \[get_clocks clock_50\] -to \[get_ports \{led*\[*\] hex*\[*\]\}\]" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509671590380 ""}  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1509671590380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path mips_single_cycle.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at mips_single_cycle.sdc(7): Argument <to> is an empty collection" {  } { { "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/mips_single_cycle.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1509671590380 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1509671590381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1509671590389 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 497 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590449 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1509671590449 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 497 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " Add1~16 " "Node  \"Add1~16\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " Add1~12 " "Node  \"Add1~12\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[2\] " "Node  \"s_pc\[2\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 105 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[6\] " "Node  \"s_pc\[6\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 109 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[16\] " "Node  \"s_pc\[16\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 119 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[7\] " "Node  \"s_pc\[7\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 110 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[10\] " "Node  \"s_pc\[10\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 113 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[4\] " "Node  \"s_pc\[4\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 107 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[5\] " "Node  \"s_pc\[5\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 108 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[3\] " "Node  \"s_pc\[3\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 106 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[11\] " "Node  \"s_pc\[11\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 114 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[9\] " "Node  \"s_pc\[9\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 112 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[12\] " "Node  \"s_pc\[12\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 115 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[14\] " "Node  \"s_pc\[14\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 117 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[18\] " "Node  \"s_pc\[18\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 121 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[8\] " "Node  \"s_pc\[8\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 111 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[17\] " "Node  \"s_pc\[17\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[13\] " "Node  \"s_pc\[13\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 116 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[15\] " "Node  \"s_pc\[15\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 118 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[19\] " "Node  \"s_pc\[19\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 122 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[20\] " "Node  \"s_pc\[20\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 123 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[21\] " "Node  \"s_pc\[21\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 124 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[22\] " "Node  \"s_pc\[22\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 125 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[23\] " "Node  \"s_pc\[23\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[24\] " "Node  \"s_pc\[24\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[25\] " "Node  \"s_pc\[25\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[26\] " "Node  \"s_pc\[26\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[27\] " "Node  \"s_pc\[27\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_NODES_INFO" " s_pc\[28\] " "Node  \"s_pc\[28\]\"" {  } { { "PCupdate.vhd" "" { Text "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/PCupdate.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/UA/AC1/AC1/G8/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509671590452 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1509671590452 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1509671590452 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1509671590455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 11 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509671590521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 01:13:10 2017 " "Processing ended: Fri Nov 03 01:13:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509671590521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509671590521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509671590521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1509671590521 ""}
