# Synopsys Constraint Checker(syntax only), version maplat, Build 1264R, built Aug 18 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Thu Feb 18 14:04:50 2016


##### DESIGN INFO #######################################################

Top View:                "Top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start        Requested      Requested     Clock        Clock                
Clock        Frequency      Period        Type         Group                
----------------------------------------------------------------------------
System       3068.4 MHz     0.326         system       system_clkgroup      
Top|InpA     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_3
Top|InpB     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_2
Top|InpC     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_1
Top|InpD     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0
============================================================================
