\hypertarget{structidt__entry}{}\doxysection{idt\+\_\+entry Struct Reference}
\label{structidt__entry}\index{idt\_entry@{idt\_entry}}


{\ttfamily \#include $<$primitives.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \mbox{\hyperlink{structidt__entry_ad7ed2e347d2abf70a46cd653f1a0903e}{offset\+\_\+lower}}
\begin{DoxyCompactList}\small\item\em lower 16 bits of the offset (call address) \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{structidt__entry_a7120ce597e415dd4825fe3b90440f402}{segment\+\_\+selector}}
\begin{DoxyCompactList}\small\item\em GDT selector; must match a valid/present GDT code entry. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{structidt__entry_a9cff608680ad56856dbdf155ed185969}{access}}
\begin{DoxyCompactList}\small\item\em access settings and state bits for the interrupt vector entry \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{structidt__entry_a47f833c2f299254a3add8b38f10facb5}{offset\+\_\+inner}}
\begin{DoxyCompactList}\small\item\em inner 16 bits of the offset (call address) \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{structidt__entry_a5b616969186f70ca120817c7c1f3f309}{offset\+\_\+upper}}
\begin{DoxyCompactList}\small\item\em upper 32 bits of the offset (call address) \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{structidt__entry_a9655f9cd2b4f5f259843a374c7e88333}{reserved}}
\begin{DoxyCompactList}\small\item\em reserved field used to pad out IDT entry to 16 bytes \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Provides a definition of a x86-\/64 Interrupt Descriptor Table (IDT). The IDT is ordinarily configured as a 256-\/entry table whose offset fields correspond to addresses of interrupt handlers; upon receiving an interrupt, the appropriate IDT entry is pulled and validated (P bit, DPL, etc.) If these checks resolve, the CPU will continue the interrupt response process at the offset address encoded within the entry.

It is important to note that, unlike the GDT, the IDT is much less flexible, as its presence and proper setup is absolutely critical to proper interrupt functionality. The CPU reports faults and exceptions (such as \#\+UD and \#\+GP) through the interrupt mechanism, so failure to provide an appropriately-\/configured IDT will result in core reset. Because of this, it is crucial that an IDT provide handlers for at least the first 32 interrupt vectors (00h to 1Fh, which correspond to the architectural exception reservations). Similarly, more than 256 interrupt descriptors may be furnished, but the CPU will only acknowledge vectors 00h to FFh. \begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{primitives_8h_ad3773a6814d775159de877a4637f64c2}{\+\_\+lidt}}, \mbox{\hyperlink{primitives_8h_a4feeab1f9f03bd87789243f5155adb30}{\+\_\+sidt}} 
\end{DoxySeeAlso}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structidt__entry_a9cff608680ad56856dbdf155ed185969}\label{structidt__entry_a9cff608680ad56856dbdf155ed185969}} 
\index{idt\_entry@{idt\_entry}!access@{access}}
\index{access@{access}!idt\_entry@{idt\_entry}}
\doxysubsubsection{\texorpdfstring{access}{access}}
{\footnotesize\ttfamily uint16\+\_\+t idt\+\_\+entry\+::access}



access settings and state bits for the interrupt vector entry 

\mbox{\Hypertarget{structidt__entry_a47f833c2f299254a3add8b38f10facb5}\label{structidt__entry_a47f833c2f299254a3add8b38f10facb5}} 
\index{idt\_entry@{idt\_entry}!offset\_inner@{offset\_inner}}
\index{offset\_inner@{offset\_inner}!idt\_entry@{idt\_entry}}
\doxysubsubsection{\texorpdfstring{offset\_inner}{offset\_inner}}
{\footnotesize\ttfamily uint16\+\_\+t idt\+\_\+entry\+::offset\+\_\+inner}



inner 16 bits of the offset (call address) 

\mbox{\Hypertarget{structidt__entry_ad7ed2e347d2abf70a46cd653f1a0903e}\label{structidt__entry_ad7ed2e347d2abf70a46cd653f1a0903e}} 
\index{idt\_entry@{idt\_entry}!offset\_lower@{offset\_lower}}
\index{offset\_lower@{offset\_lower}!idt\_entry@{idt\_entry}}
\doxysubsubsection{\texorpdfstring{offset\_lower}{offset\_lower}}
{\footnotesize\ttfamily uint16\+\_\+t idt\+\_\+entry\+::offset\+\_\+lower}



lower 16 bits of the offset (call address) 

\mbox{\Hypertarget{structidt__entry_a5b616969186f70ca120817c7c1f3f309}\label{structidt__entry_a5b616969186f70ca120817c7c1f3f309}} 
\index{idt\_entry@{idt\_entry}!offset\_upper@{offset\_upper}}
\index{offset\_upper@{offset\_upper}!idt\_entry@{idt\_entry}}
\doxysubsubsection{\texorpdfstring{offset\_upper}{offset\_upper}}
{\footnotesize\ttfamily uint32\+\_\+t idt\+\_\+entry\+::offset\+\_\+upper}



upper 32 bits of the offset (call address) 

\mbox{\Hypertarget{structidt__entry_a9655f9cd2b4f5f259843a374c7e88333}\label{structidt__entry_a9655f9cd2b4f5f259843a374c7e88333}} 
\index{idt\_entry@{idt\_entry}!reserved@{reserved}}
\index{reserved@{reserved}!idt\_entry@{idt\_entry}}
\doxysubsubsection{\texorpdfstring{reserved}{reserved}}
{\footnotesize\ttfamily uint32\+\_\+t idt\+\_\+entry\+::reserved}



reserved field used to pad out IDT entry to 16 bytes 

\mbox{\Hypertarget{structidt__entry_a7120ce597e415dd4825fe3b90440f402}\label{structidt__entry_a7120ce597e415dd4825fe3b90440f402}} 
\index{idt\_entry@{idt\_entry}!segment\_selector@{segment\_selector}}
\index{segment\_selector@{segment\_selector}!idt\_entry@{idt\_entry}}
\doxysubsubsection{\texorpdfstring{segment\_selector}{segment\_selector}}
{\footnotesize\ttfamily uint16\+\_\+t idt\+\_\+entry\+::segment\+\_\+selector}



GDT selector; must match a valid/present GDT code entry. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
kernel/arch/\mbox{\hyperlink{primitives_8h}{primitives.\+h}}\end{DoxyCompactItemize}
