// Seed: 3914269486
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  output id_6;
  output id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_8;
  assign id_6[1] = id_1;
  logic id_9;
  uwire id_10;
  uwire id_11 = id_3;
  logic id_12;
  always @(negedge id_10[1 : 1]);
  logic id_13;
  assign id_9 = 1;
  assign id_11[1] = 1;
  logic id_14;
endmodule
