// Generated by CIRCT firtool-1.114.1

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Regfile(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
                reset,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
  input  [4:0]  io_rdIndex0,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_rdIndex1,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_wdIndex,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
  input         io_wdEn,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
  input  [31:0] io_wdData,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
  output [31:0] io_rd0,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_rd1,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_0,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_1,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_2,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_3,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_4,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_5,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_6,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_7,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_8,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_9,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_10,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_11,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_12,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_13,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_14,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_15,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_16,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_17,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_18,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_19,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_20,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_21,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_22,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_23,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_24,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_25,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_26,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_27,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_28,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_29,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_30,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
                io_debugRegs_31	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:5:14
);

  reg  [31:0]       regs_1;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_2;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_3;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_4;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_5;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_6;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_7;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_8;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_9;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_10;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_11;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_12;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_13;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_14;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_15;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_16;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_17;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_18;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_19;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_20;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_21;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_22;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_23;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_24;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_25;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_26;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_27;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_28;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_29;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_30;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  reg  [31:0]       regs_31;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
  wire [31:0][31:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {32'h0}};	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21, :26:10
  always @(posedge clock) begin	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
    if (reset) begin	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
      regs_1 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_2 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_3 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_4 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_5 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_6 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_7 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_8 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_9 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_10 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_11 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_12 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_13 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_14 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_15 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_16 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_17 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_18 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_19 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_20 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_21 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_22 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_23 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_24 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_25 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_26 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_27 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_28 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_29 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_30 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      regs_31 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
    end
    else begin	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_1 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h2)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_2 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h3)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_3 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h4)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_4 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h5)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_5 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h6)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_6 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h7)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_7 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h8)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_8 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h9)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_9 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hA)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_10 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hB)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_11 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hC)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_12 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hD)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_13 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hE)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_14 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hF)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_15 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h10)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_16 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h11)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_17 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h12)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_18 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h13)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_19 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h14)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_20 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h15)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_21 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h16)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_22 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h17)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_23 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h18)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_24 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h19)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_25 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1A)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_26 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1B)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_27 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1C)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_28 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1D)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_29 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1E)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21, :20:18, :21:{22,31}, :22:24
        regs_30 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
      if (io_wdEn & (|io_wdIndex) & (&io_wdIndex))	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21, :20:18, :21:{22,31}, :22:24
        regs_31 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:18:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
    `ifdef FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
      `FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
      automatic logic [31:0] _RANDOM[0:31];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
      `ifdef INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
        `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
        end	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
        regs_1 = _RANDOM[5'h1];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_2 = _RANDOM[5'h2];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_3 = _RANDOM[5'h3];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_4 = _RANDOM[5'h4];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_5 = _RANDOM[5'h5];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_6 = _RANDOM[5'h6];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_7 = _RANDOM[5'h7];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_8 = _RANDOM[5'h8];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_9 = _RANDOM[5'h9];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_10 = _RANDOM[5'hA];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_11 = _RANDOM[5'hB];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_12 = _RANDOM[5'hC];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_13 = _RANDOM[5'hD];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_14 = _RANDOM[5'hE];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_15 = _RANDOM[5'hF];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_16 = _RANDOM[5'h10];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_17 = _RANDOM[5'h11];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_18 = _RANDOM[5'h12];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_19 = _RANDOM[5'h13];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_20 = _RANDOM[5'h14];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_21 = _RANDOM[5'h15];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_22 = _RANDOM[5'h16];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_23 = _RANDOM[5'h17];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_24 = _RANDOM[5'h18];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_25 = _RANDOM[5'h19];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_26 = _RANDOM[5'h1A];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_27 = _RANDOM[5'h1B];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_28 = _RANDOM[5'h1C];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_29 = _RANDOM[5'h1D];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_30 = _RANDOM[5'h1E];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
        regs_31 = _RANDOM[5'h1F];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
      `FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rd0 = _GEN[io_rdIndex0];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :26:10
  assign io_rd1 = _GEN[io_rdIndex1];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :26:10, :27:10
  assign io_debugRegs_0 = 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7
  assign io_debugRegs_1 = regs_1;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_2 = regs_2;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_3 = regs_3;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_4 = regs_4;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_5 = regs_5;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_6 = regs_6;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_7 = regs_7;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_8 = regs_8;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_9 = regs_9;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_10 = regs_10;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_11 = regs_11;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_12 = regs_12;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_13 = regs_13;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_14 = regs_14;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_15 = regs_15;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_16 = regs_16;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_17 = regs_17;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_18 = regs_18;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_19 = regs_19;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_20 = regs_20;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_21 = regs_21;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_22 = regs_22;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_23 = regs_23;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_24 = regs_24;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_25 = regs_25;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_26 = regs_26;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_27 = regs_27;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_28 = regs_28;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_29 = regs_29;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_30 = regs_30;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
  assign io_debugRegs_31 = regs_31;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Regfile.scala:4:7, :18:21
endmodule

module ImmGen(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ImmGen.scala:6:7
  input  [31:0] io_instruction,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ImmGen.scala:7:14
  input  [2:0]  io_immSel,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ImmGen.scala:7:14
  output [31:0] io_out	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ImmGen.scala:7:14
);

  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {32'h0},
     {{{12{io_instruction[31]}},
       io_instruction[19:12],
       io_instruction[20],
       io_instruction[30:21],
       1'h0}},
     {{io_instruction[31:12], 12'h0}},
     {{{20{io_instruction[31]}},
       io_instruction[7],
       io_instruction[30:25],
       io_instruction[11:8],
       1'h0}},
     {{{20{io_instruction[31]}}, io_instruction[31:25], io_instruction[11:7]}},
     {{{20{io_instruction[31]}}, io_instruction[31:20]}}};	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ImmGen.scala:13:{27,32,51,72}, :14:{27,32,72,96}, :15:{72,91,115}, :16:{27,42}, :17:{72,96,116}, :20:13, :21:22, :23:17, :26:17, :29:17, :32:17, :35:17
  assign io_out = _GEN[io_immSel];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ImmGen.scala:6:7, :20:13, :21:22, :23:17, :26:17, :29:17, :32:17, :35:17
endmodule

module BranchComparator(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/BranchComparator.scala:5:7
  input  [31:0] io_in0,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/BranchComparator.scala:6:14
                io_in1,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/BranchComparator.scala:6:14
  input  [2:0]  io_cmpMode,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/BranchComparator.scala:6:14
  output        io_branchTaken	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/BranchComparator.scala:6:14
);

  wire       _GEN = (&io_cmpMode) & io_in0 >= io_in1;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/BranchComparator.scala:14:18, :15:23, :37:{22,32}
  wire [7:0] _GEN_0 =
    {{_GEN},
     {io_in0 < io_in1},
     {$signed(io_in0) >= $signed(io_in1)},
     {$signed(io_in0) < $signed(io_in1)},
     {_GEN},
     {_GEN},
     {io_in0 != io_in1},
     {io_in0 == io_in1}};	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/BranchComparator.scala:14:18, :15:23, :17:{22,32}, :21:{22,32}, :25:{22,39}, :29:{22,32}, :33:{22,39}, :37:22
  assign io_branchTaken = _GEN_0[io_cmpMode];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/BranchComparator.scala:5:7, :15:23, :17:22, :21:22, :25:22, :29:22, :33:22
endmodule

module ALU(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:5:7
  input  [31:0] io_in0,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:6:14
                io_in1,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:6:14
  input  [3:0]  io_aluSel,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:6:14
  output [31:0] io_out	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:6:14
);

  wire [31:0]       v_0 = io_in0 + io_in1;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:13:20
  wire [62:0]       sll = {31'h0, io_in0} << io_in1[4:0];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:15:{20,29}
  wire [31:0]       _GEN = {27'h0, io_in1[4:0]};	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:15:29, :16:20
  wire [15:0][31:0] _GEN_0 =
    {{v_0},
     {v_0},
     {v_0},
     {v_0},
     {v_0},
     {v_0},
     {io_in0 ^ io_in1},
     {io_in0 & io_in1},
     {io_in0 | io_in1},
     {{31'h0, io_in0 < io_in1}},
     {{31'h0, $signed(io_in0) < $signed(io_in1)}},
     {$signed($signed(io_in0) >>> _GEN)},
     {io_in0 >> _GEN},
     {sll[31:0]},
     {io_in0 - io_in1},
     {v_0}};	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:13:20, :14:20, :15:20, :16:20, :17:28, :18:28, :19:21, :20:19, :21:20, :22:20, :29:8, :32:8, :33:8, :38:10
  assign io_out = _GEN_0[io_aluSel];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ALU.scala:5:7, :38:10
endmodule


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module imem_1000x32(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
  input  [9:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data
);

  reg [31:0] Memory[0:999];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
  `ifdef ENABLE_INITIAL_MEM_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
    reg [31:0] _RANDOM_MEM;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
    initial begin	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
      `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
      `ifdef RANDOMIZE_MEM_INIT	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
        for (logic [9:0] i = 10'h0; i < 10'h3E8; i += 10'h1) begin
          _RANDOM_MEM = `RANDOM;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
          Memory[i] = _RANDOM_MEM;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
endmodule

module IMEM(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:6:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:6:7
  input  [31:0] io_addr,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:7:14
  output [31:0] io_instruction	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:7:14
);

  imem_1000x32 imem_ext (	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
    .R0_addr (io_addr[11:2]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:14:25
    .R0_en   (1'h1),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:6:7
    .R0_clk  (clock),
    .R0_data (io_instruction)
  );	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
endmodule

// VCS coverage exclude_file
module dmem_1000x8(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  input  [9:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [7:0] R0_data,
  input  [9:0] R1_addr,
  input        R1_en,
               R1_clk,
  output [7:0] R1_data,
  input  [9:0] R2_addr,
  input        R2_en,
               R2_clk,
  output [7:0] R2_data,
  input  [9:0] R3_addr,
  input        R3_en,
               R3_clk,
  output [7:0] R3_data,
  input  [9:0] R4_addr,
  input        R4_en,
               R4_clk,
  output [7:0] R4_data,
  input  [9:0] R5_addr,
  input        R5_en,
               R5_clk,
  output [7:0] R5_data,
  input  [9:0] R6_addr,
  input        R6_en,
               R6_clk,
  output [7:0] R6_data,
  input  [9:0] R7_addr,
  input        R7_en,
               R7_clk,
  output [7:0] R7_data,
  input  [9:0] R8_addr,
  input        R8_en,
               R8_clk,
  output [7:0] R8_data,
  input  [9:0] R9_addr,
  input        R9_en,
               R9_clk,
  output [7:0] R9_data,
  input  [9:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [7:0] W0_data,
  input  [9:0] W1_addr,
  input        W1_en,
               W1_clk,
  input  [7:0] W1_data,
  input  [9:0] W2_addr,
  input        W2_en,
               W2_clk,
  input  [7:0] W2_data,
  input  [9:0] W3_addr,
  input        W3_en,
               W3_clk,
  input  [7:0] W3_data
);

  reg [7:0] Memory[0:999];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  always @(posedge W0_clk) begin	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
    if (W0_en & 1'h1)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
      Memory[W0_addr] <= W0_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
    if (W1_en & 1'h1)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
      Memory[W1_addr] <= W1_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
    if (W2_en & 1'h1)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
      Memory[W2_addr] <= W2_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
    if (W3_en & 1'h1)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
      Memory[W3_addr] <= W3_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
    reg [31:0] _RANDOM_MEM;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
    initial begin	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
      `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
      `ifdef RANDOMIZE_MEM_INIT	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
        for (logic [9:0] i = 10'h0; i < 10'h3E8; i += 10'h1) begin
          _RANDOM_MEM = `RANDOM;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
          Memory[i] = _RANDOM_MEM[7:0];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign R1_data = R1_en ? Memory[R1_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign R2_data = R2_en ? Memory[R2_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign R3_data = R3_en ? Memory[R3_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign R4_data = R4_en ? Memory[R4_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign R5_data = R5_en ? Memory[R5_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign R6_data = R6_en ? Memory[R6_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign R7_data = R7_en ? Memory[R7_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign R8_data = R8_en ? Memory[R8_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign R9_data = R9_en ? Memory[R9_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
endmodule

module DMEM(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:6:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:6:7
  input  [31:0] io_wdData,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:7:14
  input         io_wdEn,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:7:14
  input  [31:0] io_addr,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:7:14
                io_rdLength,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:7:14
  input         io_rdMode,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:7:14
  output [31:0] io_rdData	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:7:14
);

  wire [7:0] _dmem_ext_R0_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire [7:0] _dmem_ext_R1_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire [7:0] _dmem_ext_R2_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire [7:0] _dmem_ext_R3_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire [7:0] _dmem_ext_R4_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire [7:0] _dmem_ext_R5_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire [7:0] _dmem_ext_R6_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire [7:0] _dmem_ext_R7_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire [7:0] _dmem_ext_R8_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire [7:0] _dmem_ext_R9_data;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  wire       _GEN = io_rdLength == 32'h1;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:27:26
  wire       _GEN_0 = io_rdLength == 32'h2;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:27:26
  wire       _GEN_1 = io_rdMode & ~_GEN & _GEN_0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :27:26
  wire       _GEN_2 = ~(io_rdMode | _GEN) & _GEN_0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :27:26, :38:26
  wire       _GEN_3 = io_rdLength == 32'h4;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:38:26
  wire       _GEN_4 = ~(io_rdMode | _GEN | _GEN_0) & _GEN_3;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :27:26, :38:26
  dmem_1000x8 dmem_ext (	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
    .R0_addr (io_addr[9:0]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:48:114
    .R0_en   (_GEN_4),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :38:26
    .R0_clk  (clock),
    .R0_data (_dmem_ext_R0_data),
    .R1_addr (io_addr[9:0] + 10'h1),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:9, :48:96
    .R1_en   (_GEN_4),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :38:26
    .R1_clk  (clock),
    .R1_data (_dmem_ext_R1_data),
    .R2_addr (io_addr[9:0] + 10'h2),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:9, :48:67
    .R2_en   (_GEN_4),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :38:26
    .R2_clk  (clock),
    .R2_data (_dmem_ext_R2_data),
    .R3_addr (io_addr[9:0] + 10'h3),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:9, :48:37
    .R3_en   (_GEN_4),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :38:26
    .R3_clk  (clock),
    .R3_data (_dmem_ext_R3_data),
    .R4_addr (io_addr[9:0]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:44:54
    .R4_en   (_GEN_2),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :38:26
    .R4_clk  (clock),
    .R4_data (_dmem_ext_R4_data),
    .R5_addr (io_addr[9:0] + 10'h1),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:9, :44:36
    .R5_en   (_GEN_2),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :38:26
    .R5_clk  (clock),
    .R5_data (_dmem_ext_R5_data),
    .R6_addr (io_addr[9:0]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:40:26
    .R6_en   (~io_rdMode & _GEN),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :27:26, :38:26
    .R6_clk  (clock),
    .R6_data (_dmem_ext_R6_data),
    .R7_addr (io_addr[9:0]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:33:54
    .R7_en   (_GEN_1),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :27:26
    .R7_clk  (clock),
    .R7_data (_dmem_ext_R7_data),
    .R8_addr (io_addr[9:0] + 10'h1),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:9, :33:36
    .R8_en   (_GEN_1),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :27:26
    .R8_clk  (clock),
    .R8_data (_dmem_ext_R8_data),
    .R9_addr (io_addr[9:0]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:29:26
    .R9_en   (io_rdMode & _GEN),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17, :26:20, :27:26
    .R9_clk  (clock),
    .R9_data (_dmem_ext_R9_data),
    .W0_addr (io_addr[9:0] + 10'h3),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:9, :22:18
    .W0_en   (io_wdEn),
    .W0_clk  (clock),
    .W0_data (io_wdData[31:24]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:22:37
    .W1_addr (io_addr[9:0] + 10'h2),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:9, :21:18
    .W1_en   (io_wdEn),
    .W1_clk  (clock),
    .W1_data (io_wdData[23:16]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:21:37
    .W2_addr (io_addr[9:0] + 10'h1),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:9, :20:18
    .W2_en   (io_wdEn),
    .W2_clk  (clock),
    .W2_data (io_wdData[15:8]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:20:37
    .W3_addr (io_addr[9:0]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:9
    .W3_en   (io_wdEn),
    .W3_clk  (clock),
    .W3_data (io_wdData[7:0])	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:19:37
  );	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:16:17
  assign io_rdData =
    io_rdMode
      ? (_GEN
           ? {{24{_dmem_ext_R9_data[7]}}, _dmem_ext_R9_data}
           : _GEN_0
               ? {{16{_dmem_ext_R8_data[7]}}, _dmem_ext_R8_data, _dmem_ext_R7_data}
               : 32'h0)
      : _GEN
          ? {24'h0, _dmem_ext_R6_data}
          : _GEN_0
              ? {16'h0, _dmem_ext_R5_data, _dmem_ext_R4_data}
              : _GEN_3
                  ? {_dmem_ext_R3_data,
                     _dmem_ext_R2_data,
                     _dmem_ext_R1_data,
                     _dmem_ext_R0_data}
                  : 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/DMEM.scala:6:7, :16:17, :25:13, :26:20, :27:26, :29:46, :30:19, :33:75, :34:19, :38:26, :40:39, :41:19, :44:68, :45:19, :48:108, :49:19
endmodule

module ControlLogic(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7
  input  [31:0] io_instruction,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
  output [2:0]  io_immSel,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
  output        io_aSel,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
                io_bSel,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
  output [3:0]  io_aluSel,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
  output        io_regWEn,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
                io_memRWSel,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
  output [31:0] io_memWriteMask,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
                io_memReadLength,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
  output        io_memReadMode,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
  output [1:0]  io_wbSel,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
  output [2:0]  io_cmpMode,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
  output        io_unconditionalJump,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
                io_isBranch	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:6:14
);

  wire            _GEN = io_instruction[6:0] == 7'h33;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:23:30, :30:19
  wire            _GEN_0 = io_instruction[6:0] == 7'h13;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:23:30, :30:19
  wire            _GEN_1 = io_instruction[6:0] == 7'h3;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:23:30, :30:19
  wire            io_memRWSel_0 = io_instruction[6:0] == 7'h23;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:23:30, :30:19
  wire            io_isBranch_0 = io_instruction[6:0] == 7'h63;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:23:30, :30:19
  wire            _GEN_2 = io_instruction[6:0] == 7'h37;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:23:30, :30:19
  wire            _GEN_3 = io_instruction[6:0] == 7'h17;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:23:30, :30:19
  wire            _GEN_4 = io_instruction[6:0] == 7'h6F;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:23:30, :30:19
  wire            _GEN_5 = io_instruction[6:0] == 7'h67;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:23:30, :30:19
  wire            _GEN_6 = io_instruction[14:12] == 3'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:24:30, :96:21
  wire            _GEN_7 = io_instruction[14:12] == 3'h4;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:24:30, :96:21
  wire            _GEN_8 = io_instruction[14:12] == 3'h1;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:24:30, :96:21
  wire [7:0][3:0] _GEN_9 =
    {{4'h8},
     {4'h7},
     {io_instruction[30] ? 4'h4 : 4'h3},
     {4'h9},
     {4'h6},
     {4'h5},
     {4'h2},
     {4'h0}};	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:25:33, :90:13, :96:21, :105:19, :108:19, :111:19, :114:19, :117:26, :118:21, :120:21, :124:19, :127:19
  wire [3:0]      _GEN_10 = _GEN_9[io_instruction[14:12]];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:24:30, :90:13, :96:21, :105:19, :108:19, :111:19, :114:19, :117:26, :124:19, :127:19
  wire            io_unconditionalJump_0 = _GEN_4 | _GEN_5;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:30:19, :234:19, :249:16, :253:16
  assign io_immSel =
    _GEN | _GEN_0 | _GEN_1
      ? 3'h0
      : io_memRWSel_0
          ? 3'h1
          : io_isBranch_0 ? 3'h2 : _GEN_2 | _GEN_3 ? 3'h3 : {_GEN_4, 2'h0};	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :29:13, :30:19, :37:17, :42:17, :47:17, :52:17, :57:17, :62:17, :67:17, :96:21
  assign io_aSel = io_isBranch_0 | _GEN_4;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :30:19, :79:19, :81:15
  assign io_bSel =
    ~_GEN
    & (_GEN_0 | _GEN_1 | io_memRWSel_0 | io_isBranch_0 | _GEN_2 | _GEN_3 | _GEN_4
       | _GEN_5);	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :30:19, :33:15, :38:15, :43:15, :48:15, :53:15, :58:15, :63:15, :68:15
  assign io_aluSel =
    _GEN_1 | io_memRWSel_0 | io_isBranch_0 | _GEN_5
      ? 4'h0
      : _GEN
          ? (_GEN_6 ? {3'h0, io_instruction[30]} : _GEN_10)
          : ~_GEN_0 | _GEN_6 ? 4'h0 : _GEN_10;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :25:33, :30:19, :90:13, :91:{32,58,84,111}, :93:15, :94:40, :96:21, :98:26, :99:21, :101:21, :105:19, :130:40, :131:21
  assign io_regWEn = ~io_memRWSel_0 & io_instruction[6:0] != 7'h63;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :23:30, :30:19, :79:19, :165:13, :166:19, :168:17, :171:17
  assign io_memRWSel = io_memRWSel_0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :30:19
  assign io_memWriteMask = _GEN_6 ? 32'hFF : _GEN_8 ? 32'hFFFF : 32'hFFFFFFFF;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :96:21, :185:19, :188:23, :192:23
  assign io_memReadLength =
    _GEN_6 | _GEN_7 ? 32'h1 : _GEN_8 | io_instruction[14:12] == 3'h5 ? 32'h2 : 32'h4;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :24:30, :96:21, :203:19, :206:24, :211:24, :217:24, :222:24
  assign io_memReadMode = _GEN_6 | ~_GEN_7 & _GEN_8;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :96:21, :203:19, :207:22, :212:22
  assign io_wbSel =
    _GEN | _GEN_0 ? 2'h1 : _GEN_1 ? 2'h0 : io_unconditionalJump_0 ? 2'h2 : 2'h1;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :30:19, :234:19, :237:16, :241:16, :245:16, :249:16, :253:16
  assign io_cmpMode = io_instruction[14:12];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :24:30
  assign io_unconditionalJump = io_unconditionalJump_0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :234:19, :249:16, :253:16
  assign io_isBranch = io_isBranch_0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/ControlLogic.scala:5:7, :30:19
endmodule

module Datapath(	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
                reset,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
  output [31:0] io_pcOut,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_0,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_1,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_2,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_3,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_4,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_5,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_6,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_7,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_8,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_9,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_10,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_11,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_12,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_13,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_14,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_15,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_16,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_17,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_18,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_19,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_20,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_21,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_22,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_23,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_24,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_25,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_26,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_27,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_28,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_29,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_30,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugRegs_31,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_debugImmediate,	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
                io_instruction	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:7:14
);

  wire [2:0]       _control_io_immSel;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire             _control_io_aSel;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire             _control_io_bSel;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire [3:0]       _control_io_aluSel;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire             _control_io_regWEn;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire             _control_io_memRWSel;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire [31:0]      _control_io_memWriteMask;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire [31:0]      _control_io_memReadLength;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire             _control_io_memReadMode;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire [1:0]       _control_io_wbSel;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire [2:0]       _control_io_cmpMode;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire             _control_io_unconditionalJump;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire             _control_io_isBranch;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  wire [31:0]      _DMEM_io_rdData;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:20:20
  wire [31:0]      _IMEM_io_instruction;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:19:20
  wire [31:0]      _ALU_io_out;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:18:19
  wire             _branchComparator_io_branchTaken;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:17:32
  wire [31:0]      _immGen_io_out;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:16:22
  wire [31:0]      _regfile_io_rd0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:15:23
  wire [31:0]      _regfile_io_rd1;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:15:23
  reg  [31:0]      pc;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:14:19
  wire [31:0]      _pc_T = pc + 32'h4;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:14:19, :72:41
  wire [3:0][31:0] _GEN = {{32'h1}, {_pc_T}, {_ALU_io_out}, {_DMEM_io_rdData}};	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:18:19, :20:20, :70:25, :71:25, :72:{25,41}, src/main/scala/chisel3/util/Mux.scala:130:16
  always @(posedge clock) begin	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
    if (reset)	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
      pc <= 32'h0;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:14:19
    else	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
      pc <=
        _branchComparator_io_branchTaken & _control_io_isBranch
        | _control_io_unconditionalJump
          ? _ALU_io_out
          : reset ? 32'h0 : _pc_T;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:14:19, :17:32, :18:19, :21:23, :48:54, :72:41, :77:{21,54}, :78:8, :79:30, :80:8, :82:8
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
        `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
        pc = _RANDOM[/*Zero width*/ 1'b0];	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7, :14:19
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
      `FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Regfile regfile (	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:15:23
    .clock           (clock),
    .reset           (reset),
    .io_rdIndex0     (_IMEM_io_instruction[19:15]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:19:20, :32:37
    .io_rdIndex1     (_IMEM_io_instruction[24:20]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:19:20, :33:37
    .io_wdIndex      (_IMEM_io_instruction[11:7]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:19:20, :34:36
    .io_wdEn         (_control_io_regWEn),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
    .io_wdData       (_GEN[_control_io_wbSel]),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23, :70:25, :71:25, :72:25, src/main/scala/chisel3/util/Mux.scala:130:16
    .io_rd0          (_regfile_io_rd0),
    .io_rd1          (_regfile_io_rd1),
    .io_debugRegs_0  (io_debugRegs_0),
    .io_debugRegs_1  (io_debugRegs_1),
    .io_debugRegs_2  (io_debugRegs_2),
    .io_debugRegs_3  (io_debugRegs_3),
    .io_debugRegs_4  (io_debugRegs_4),
    .io_debugRegs_5  (io_debugRegs_5),
    .io_debugRegs_6  (io_debugRegs_6),
    .io_debugRegs_7  (io_debugRegs_7),
    .io_debugRegs_8  (io_debugRegs_8),
    .io_debugRegs_9  (io_debugRegs_9),
    .io_debugRegs_10 (io_debugRegs_10),
    .io_debugRegs_11 (io_debugRegs_11),
    .io_debugRegs_12 (io_debugRegs_12),
    .io_debugRegs_13 (io_debugRegs_13),
    .io_debugRegs_14 (io_debugRegs_14),
    .io_debugRegs_15 (io_debugRegs_15),
    .io_debugRegs_16 (io_debugRegs_16),
    .io_debugRegs_17 (io_debugRegs_17),
    .io_debugRegs_18 (io_debugRegs_18),
    .io_debugRegs_19 (io_debugRegs_19),
    .io_debugRegs_20 (io_debugRegs_20),
    .io_debugRegs_21 (io_debugRegs_21),
    .io_debugRegs_22 (io_debugRegs_22),
    .io_debugRegs_23 (io_debugRegs_23),
    .io_debugRegs_24 (io_debugRegs_24),
    .io_debugRegs_25 (io_debugRegs_25),
    .io_debugRegs_26 (io_debugRegs_26),
    .io_debugRegs_27 (io_debugRegs_27),
    .io_debugRegs_28 (io_debugRegs_28),
    .io_debugRegs_29 (io_debugRegs_29),
    .io_debugRegs_30 (io_debugRegs_30),
    .io_debugRegs_31 (io_debugRegs_31)
  );	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:15:23
  ImmGen immGen (	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:16:22
    .io_instruction (_IMEM_io_instruction),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:19:20
    .io_immSel      (_control_io_immSel),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
    .io_out         (_immGen_io_out)
  );	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:16:22
  BranchComparator branchComparator (	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:17:32
    .io_in0         (_regfile_io_rd0),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:15:23
    .io_in1         (_regfile_io_rd1),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:15:23
    .io_cmpMode     (_control_io_cmpMode),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
    .io_branchTaken (_branchComparator_io_branchTaken)
  );	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:17:32
  ALU ALU (	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:18:19
    .io_in0    (_control_io_aSel ? pc : _regfile_io_rd0),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:14:19, :15:23, :21:23, :61:20
    .io_in1    (_control_io_bSel ? _immGen_io_out : _regfile_io_rd1),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:15:23, :16:22, :21:23, :62:20
    .io_aluSel (_control_io_aluSel),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
    .io_out    (_ALU_io_out)
  );	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:18:19
  IMEM IMEM (	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:19:20
    .clock          (clock),
    .io_addr        (pc),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:14:19
    .io_instruction (_IMEM_io_instruction)
  );	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:19:20
  DMEM DMEM (	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:20:20
    .clock       (clock),
    .io_wdData   (_regfile_io_rd1 & _control_io_memWriteMask),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:15:23, :21:23, :66:25
    .io_wdEn     (_control_io_memRWSel),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
    .io_addr     (_ALU_io_out),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:18:19
    .io_rdLength (_control_io_memReadLength),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
    .io_rdMode   (_control_io_memReadMode),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
    .io_rdData   (_DMEM_io_rdData)
  );	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:20:20
  ControlLogic control (	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
    .io_instruction       (_IMEM_io_instruction),	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:19:20
    .io_immSel            (_control_io_immSel),
    .io_aSel              (_control_io_aSel),
    .io_bSel              (_control_io_bSel),
    .io_aluSel            (_control_io_aluSel),
    .io_regWEn            (_control_io_regWEn),
    .io_memRWSel          (_control_io_memRWSel),
    .io_memWriteMask      (_control_io_memWriteMask),
    .io_memReadLength     (_control_io_memReadLength),
    .io_memReadMode       (_control_io_memReadMode),
    .io_wbSel             (_control_io_wbSel),
    .io_cmpMode           (_control_io_cmpMode),
    .io_unconditionalJump (_control_io_unconditionalJump),
    .io_isBranch          (_control_io_isBranch)
  );	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:21:23
  assign io_pcOut = pc;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7, :14:19
  assign io_debugImmediate = _immGen_io_out;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7, :16:22
  assign io_instruction = _IMEM_io_instruction;	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/Datapath.scala:6:7, :19:20
endmodule


// ----- 8< ----- FILE "verification/cover/layers-Datapath-Verification-Cover.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`ifndef layers_Datapath_Verification_Cover
`define layers_Datapath_Verification_Cover	// <stdin>:54:5
`endif // layers_Datapath_Verification_Cover	// <stdin>:54:5

// ----- 8< ----- FILE "verification/assume/layers-Datapath-Verification-Assume.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`ifndef layers_Datapath_Verification_Assume
`define layers_Datapath_Verification_Assume	// <stdin>:53:5
`endif // layers_Datapath_Verification_Assume	// <stdin>:53:5

// ----- 8< ----- FILE "verification/assert/layers-Datapath-Verification-Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`ifndef layers_Datapath_Verification_Assert
`define layers_Datapath_Verification_Assert	// <stdin>:52:5
`endif // layers_Datapath_Verification_Assert	// <stdin>:52:5

// ----- 8< ----- FILE "verification/layers-Datapath-Verification.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`ifndef layers_Datapath_Verification
`define layers_Datapath_Verification	// <stdin>:51:3
`endif // layers_Datapath_Verification	// <stdin>:51:3

// ----- 8< ----- FILE "imem_1000x32_init.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
module imem_1000x32_init();	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
  initial	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
    $readmemh("test.riscv", imem_1000x32.Memory);	// Users/amaroo/Desktop/chisel/rv32-single-cycle/src/main/scala/rv32/IMEM.scala:12:17
endmodule

bind imem_1000x32 imem_1000x32_init imem_1000x32_init ();
