<?xml version='1.0'?>
<island simulinkPath='DSPB_MMSE/dut/input_adapter/FFT' topLevelEntity='DSPB_MMSE_dut_input_adapter_FFT'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='out_1_Valid_x' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_1_Valid_x' stm='DSPB_MMSE/DSPB_MMSE_dut_input_adapter_FFT_GPOut_cunroll_x.stm' highLevelName='_Valid' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_real_Output' clock='clk' reset='areset' width='19' dir='out' role='data' qsys_role='data_out_2_real_Output' stm='DSPB_MMSE/DSPB_MMSE_dut_input_adapter_FFT_GPOut_cunroll_x.stm' highLevelName='Output' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_2_imag_Output' clock='clk' reset='areset' width='19' dir='out' role='data' qsys_role='data_out_2_imag_Output' stm='DSPB_MMSE/DSPB_MMSE_dut_input_adapter_FFT_GPOut_cunroll_x.stm' highLevelName='Output' highLevelIndex='2' vector='0' complex='1'/>
    <port name='in_1_Valid' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_1_Valid' stm='DSPB_MMSE/DSPB_MMSE_dut_input_adapter_FFT_GPIn1.stm' highLevelName='Valid' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_Input' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_Input' stm='DSPB_MMSE/DSPB_MMSE_dut_input_adapter_FFT_GPIn1.stm' highLevelName='Input' highLevelIndex='2' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
