INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:27:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.315ns period=6.630ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.315ns period=6.630ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.630ns  (clk rise@6.630ns - clk rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 2.037ns (32.508%)  route 4.229ns (67.492%))
  Logic Levels:           22  (CARRY4=11 LUT1=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.113 - 6.630 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1462, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X30Y71         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.409     1.115    mulf0/operator/sigProdExt_c2[23]
    SLICE_X31Y72         LUT6 (Prop_lut6_I1_O)        0.119     1.234 r  mulf0/operator/ltOp_carry_i_15/O
                         net (fo=1, routed)           0.158     1.392    mulf0/operator/ltOp_carry_i_15_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I3_O)        0.043     1.435 r  mulf0/operator/ltOp_carry_i_11/O
                         net (fo=1, routed)           0.289     1.724    mulf0/operator/ltOp_carry_i_11_n_0
    SLICE_X29Y73         LUT5 (Prop_lut5_I1_O)        0.043     1.767 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     1.767    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.018 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.018    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.067 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.007     2.074    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.123 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.123    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.172 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.172    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.221 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.221    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.270 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.270    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.319 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.319    mulf0/operator/RoundingAdder/ltOp_carry__1_i_9_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.426 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_10/O[2]
                         net (fo=10, routed)          0.335     2.761    mulf0/operator/RoundingAdder/ip_result[30]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.118     2.879 r  mulf0/operator/RoundingAdder/ltOp_carry_i_10/O
                         net (fo=1, routed)           0.170     3.048    mulf0/operator/RoundingAdder/ltOp_carry_i_10_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I4_O)        0.043     3.091 r  mulf0/operator/RoundingAdder/ltOp_carry_i_8/O
                         net (fo=33, routed)          0.357     3.448    mulf0/operator/RoundingAdder/ltOp_carry_i_8_n_0
    SLICE_X25Y79         LUT4 (Prop_lut4_I3_O)        0.043     3.491 f  mulf0/operator/RoundingAdder/level4_c1[12]_i_2/O
                         net (fo=7, routed)           0.496     3.987    mulf0/operator/RoundingAdder/mulf0_result[9]
    SLICE_X27Y79         LUT6 (Prop_lut6_I2_O)        0.043     4.030 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_12/O
                         net (fo=1, routed)           0.175     4.205    mulf0/operator/RoundingAdder/ltOp_carry__2_i_12_n_0
    SLICE_X27Y79         LUT6 (Prop_lut6_I5_O)        0.043     4.248 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.167     4.416    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X24Y79         LUT6 (Prop_lut6_I0_O)        0.043     4.459 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.184     4.642    addf0/operator/level5_c1_reg[3][0]
    SLICE_X28Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     4.833 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.330     5.163    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X26Y79         LUT1 (Prop_lut1_I0_O)        0.043     5.206 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.334     5.540    addf0/operator/ps_c1_reg[0][0]
    SLICE_X27Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.731 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.731    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.835 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=6, routed)           0.437     6.272    mulf0/operator/RoundingAdder/level4_c1_reg[22][0]
    SLICE_X30Y78         LUT5 (Prop_lut5_I3_O)        0.120     6.392 r  mulf0/operator/RoundingAdder/level4_c1[22]_i_1__0/O
                         net (fo=9, routed)           0.382     6.774    addf0/operator/RightShifterComponent/level4_c1_reg[22]_0
    SLICE_X31Y78         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.630     6.630 r  
                                                      0.000     6.630 r  clk (IN)
                         net (fo=1462, unset)         0.483     7.113    addf0/operator/RightShifterComponent/clk
    SLICE_X31Y78         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.113    
                         clock uncertainty           -0.035     7.077    
    SLICE_X31Y78         FDRE (Setup_fdre_C_R)       -0.295     6.782    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  0.008    




