23:10:14 INFO  : Registering command handlers for SDK TCF services
23:10:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\alexivensky\ADDLabs\Lab-2\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
23:10:21 INFO  : XSCT server has started successfully.
23:10:21 INFO  : Successfully done setting XSCT server connection channel  
23:10:24 INFO  : Successfully done setting SDK workspace  
23:10:24 INFO  : Processing command line option -hwspec C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper.hdf.
23:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
23:13:26 INFO  : 'jtag frequency' command is executed.
23:13:26 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
23:13:29 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit"
23:13:29 INFO  : Context for 'APU' is selected.
23:13:29 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf'.
23:13:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:29 INFO  : Context for 'APU' is selected.
23:13:30 INFO  : 'stop' command is executed.
23:13:31 INFO  : 'ps7_init' command is executed.
23:13:32 INFO  : 'ps7_post_config' command is executed.
23:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:33 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:33 INFO  : Memory regions updated for context APU
23:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:33 INFO  : 'con' command is executed.
23:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

23:13:33 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-2\lab_2\lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
23:23:05 INFO  : Disconnected from the channel tcfchan#1.
23:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
23:23:07 INFO  : 'jtag frequency' command is executed.
23:23:07 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
23:23:10 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit"
23:23:10 INFO  : Context for 'APU' is selected.
23:23:16 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf'.
23:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:16 INFO  : Context for 'APU' is selected.
23:23:17 INFO  : 'stop' command is executed.
23:23:18 INFO  : 'ps7_init' command is executed.
23:23:18 INFO  : 'ps7_post_config' command is executed.
23:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:19 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:19 INFO  : Memory regions updated for context APU
23:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:20 INFO  : 'con' command is executed.
23:23:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

23:23:20 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-2\lab_2\lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
23:26:28 INFO  : Disconnected from the channel tcfchan#2.
23:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
23:26:29 INFO  : 'jtag frequency' command is executed.
23:26:29 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
23:26:32 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit"
23:26:32 INFO  : Context for 'APU' is selected.
23:26:39 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf'.
23:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:39 INFO  : Context for 'APU' is selected.
23:26:39 INFO  : 'stop' command is executed.
23:26:41 INFO  : 'ps7_init' command is executed.
23:26:41 INFO  : 'ps7_post_config' command is executed.
23:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:42 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:42 INFO  : Memory regions updated for context APU
23:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:43 INFO  : 'con' command is executed.
23:26:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

23:26:43 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-2\lab_2\lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
23:33:46 INFO  : Disconnected from the channel tcfchan#3.
23:33:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
23:36:03 INFO  : 'jtag frequency' command is executed.
23:36:03 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
23:36:06 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit"
23:36:06 INFO  : Context for 'APU' is selected.
23:36:13 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf'.
23:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:13 INFO  : Context for 'APU' is selected.
23:36:14 INFO  : 'stop' command is executed.
23:36:16 INFO  : 'ps7_init' command is executed.
23:36:16 INFO  : 'ps7_post_config' command is executed.
23:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:17 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:17 INFO  : Memory regions updated for context APU
23:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:17 INFO  : 'con' command is executed.
23:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

23:36:17 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-2\lab_2\lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
23:36:59 INFO  : Disconnected from the channel tcfchan#4.
23:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
23:37:05 INFO  : 'jtag frequency' command is executed.
23:37:05 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
23:37:07 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit"
23:37:08 INFO  : Context for 'APU' is selected.
23:37:14 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf'.
23:37:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:14 INFO  : Context for 'APU' is selected.
23:37:14 INFO  : 'stop' command is executed.
23:37:16 INFO  : 'ps7_init' command is executed.
23:37:16 INFO  : 'ps7_post_config' command is executed.
23:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:17 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:17 INFO  : Memory regions updated for context APU
23:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:17 INFO  : 'con' command is executed.
23:37:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

23:37:17 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-2\lab_2\lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
12:58:48 INFO  : Disconnected from the channel tcfchan#5.
11:01:06 INFO  : Registering command handlers for SDK TCF services
11:01:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\alexivensky\ADDLabs\Lab-2\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
11:01:14 INFO  : XSCT server has started successfully.
11:01:14 INFO  : Successfully done setting XSCT server connection channel  
11:01:17 INFO  : Successfully done setting SDK workspace  
11:01:17 INFO  : Processing command line option -hwspec C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper.hdf.
11:01:18 INFO  : Checking for hwspec changes in the project lab_2_wrapper_hw_platform_0.
11:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:02:02 INFO  : 'jtag frequency' command is executed.
11:02:02 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:02:05 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit"
11:02:05 INFO  : Context for 'APU' is selected.
11:02:05 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf'.
11:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:05 INFO  : Context for 'APU' is selected.
11:02:06 INFO  : 'stop' command is executed.
11:02:07 INFO  : 'ps7_init' command is executed.
11:02:07 INFO  : 'ps7_post_config' command is executed.
11:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:08 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:09 INFO  : Memory regions updated for context APU
11:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:09 INFO  : 'con' command is executed.
11:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:02:09 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-2\lab_2\lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
11:05:10 INFO  : Disconnected from the channel tcfchan#1.
11:05:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:05:11 INFO  : 'jtag frequency' command is executed.
11:05:11 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:05:14 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit"
11:05:15 INFO  : Context for 'APU' is selected.
11:05:21 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf'.
11:05:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:21 INFO  : Context for 'APU' is selected.
11:05:21 INFO  : 'stop' command is executed.
11:05:23 INFO  : 'ps7_init' command is executed.
11:05:23 INFO  : 'ps7_post_config' command is executed.
11:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:24 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.sdk/alu/Debug/alu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:24 INFO  : Memory regions updated for context APU
11:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:24 INFO  : 'con' command is executed.
11:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:05:24 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-2\lab_2\lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
11:05:53 INFO  : Disconnected from the channel tcfchan#2.
