Loading plugins phase: Elapsed time ==> 0s.177ms
Initializing data phase: Elapsed time ==> 1s.146ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.009ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.238ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 PSoC_2_Pi.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 PSoC_2_Pi.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 -verilog PSoC_2_Pi.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Aug 27 15:30:31 2014


======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_2_Pi.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Aug 27 15:30:31 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_2_Pi.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 -verilog PSoC_2_Pi.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Aug 27 15:30:32 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 -verilog PSoC_2_Pi.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Aug 27 15:30:38 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\
	\SPIS_1:BSPIS:es3:SPISlave:control_7\
	\SPIS_1:BSPIS:es3:SPISlave:control_6\
	\SPIS_1:BSPIS:es3:SPISlave:control_5\
	\SPIS_1:BSPIS:es3:SPISlave:control_4\
	\SPIS_1:BSPIS:es3:SPISlave:control_3\
	\SPIS_1:BSPIS:es3:SPISlave:control_2\
	\SPIS_1:BSPIS:es3:SPISlave:control_1\
	\SPIS_1:BSPIS:es3:SPISlave:control_0\
	\SPIS_1:Net_146\
	\SPIS_1:BSPIS:es3:SPISlave:dpcounter_zero\
	Net_643
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_1055
	Net_1056
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1057
	Net_1054
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\WaveDAC8_1:Net_280\
	\WaveDAC8_1:Net_80\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_941
	Net_942
	\PWM_2:PWMUDB:MODULE_2:b_31\
	\PWM_2:PWMUDB:MODULE_2:b_30\
	\PWM_2:PWMUDB:MODULE_2:b_29\
	\PWM_2:PWMUDB:MODULE_2:b_28\
	\PWM_2:PWMUDB:MODULE_2:b_27\
	\PWM_2:PWMUDB:MODULE_2:b_26\
	\PWM_2:PWMUDB:MODULE_2:b_25\
	\PWM_2:PWMUDB:MODULE_2:b_24\
	\PWM_2:PWMUDB:MODULE_2:b_23\
	\PWM_2:PWMUDB:MODULE_2:b_22\
	\PWM_2:PWMUDB:MODULE_2:b_21\
	\PWM_2:PWMUDB:MODULE_2:b_20\
	\PWM_2:PWMUDB:MODULE_2:b_19\
	\PWM_2:PWMUDB:MODULE_2:b_18\
	\PWM_2:PWMUDB:MODULE_2:b_17\
	\PWM_2:PWMUDB:MODULE_2:b_16\
	\PWM_2:PWMUDB:MODULE_2:b_15\
	\PWM_2:PWMUDB:MODULE_2:b_14\
	\PWM_2:PWMUDB:MODULE_2:b_13\
	\PWM_2:PWMUDB:MODULE_2:b_12\
	\PWM_2:PWMUDB:MODULE_2:b_11\
	\PWM_2:PWMUDB:MODULE_2:b_10\
	\PWM_2:PWMUDB:MODULE_2:b_9\
	\PWM_2:PWMUDB:MODULE_2:b_8\
	\PWM_2:PWMUDB:MODULE_2:b_7\
	\PWM_2:PWMUDB:MODULE_2:b_6\
	\PWM_2:PWMUDB:MODULE_2:b_5\
	\PWM_2:PWMUDB:MODULE_2:b_4\
	\PWM_2:PWMUDB:MODULE_2:b_3\
	\PWM_2:PWMUDB:MODULE_2:b_2\
	\PWM_2:PWMUDB:MODULE_2:b_1\
	\PWM_2:PWMUDB:MODULE_2:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_943
	Net_940
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:km_tc\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	\PWM_3:Net_101\
	Net_955
	Net_956
	\PWM_3:PWMUDB:MODULE_3:b_31\
	\PWM_3:PWMUDB:MODULE_3:b_30\
	\PWM_3:PWMUDB:MODULE_3:b_29\
	\PWM_3:PWMUDB:MODULE_3:b_28\
	\PWM_3:PWMUDB:MODULE_3:b_27\
	\PWM_3:PWMUDB:MODULE_3:b_26\
	\PWM_3:PWMUDB:MODULE_3:b_25\
	\PWM_3:PWMUDB:MODULE_3:b_24\
	\PWM_3:PWMUDB:MODULE_3:b_23\
	\PWM_3:PWMUDB:MODULE_3:b_22\
	\PWM_3:PWMUDB:MODULE_3:b_21\
	\PWM_3:PWMUDB:MODULE_3:b_20\
	\PWM_3:PWMUDB:MODULE_3:b_19\
	\PWM_3:PWMUDB:MODULE_3:b_18\
	\PWM_3:PWMUDB:MODULE_3:b_17\
	\PWM_3:PWMUDB:MODULE_3:b_16\
	\PWM_3:PWMUDB:MODULE_3:b_15\
	\PWM_3:PWMUDB:MODULE_3:b_14\
	\PWM_3:PWMUDB:MODULE_3:b_13\
	\PWM_3:PWMUDB:MODULE_3:b_12\
	\PWM_3:PWMUDB:MODULE_3:b_11\
	\PWM_3:PWMUDB:MODULE_3:b_10\
	\PWM_3:PWMUDB:MODULE_3:b_9\
	\PWM_3:PWMUDB:MODULE_3:b_8\
	\PWM_3:PWMUDB:MODULE_3:b_7\
	\PWM_3:PWMUDB:MODULE_3:b_6\
	\PWM_3:PWMUDB:MODULE_3:b_5\
	\PWM_3:PWMUDB:MODULE_3:b_4\
	\PWM_3:PWMUDB:MODULE_3:b_3\
	\PWM_3:PWMUDB:MODULE_3:b_2\
	\PWM_3:PWMUDB:MODULE_3:b_1\
	\PWM_3:PWMUDB:MODULE_3:b_0\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_957
	Net_954
	\PWM_3:Net_113\
	\PWM_3:Net_107\
	\PWM_3:Net_114\
	\PWM_4:PWMUDB:km_run\
	\PWM_4:PWMUDB:ctrl_cmpmode2_2\
	\PWM_4:PWMUDB:ctrl_cmpmode2_1\
	\PWM_4:PWMUDB:ctrl_cmpmode2_0\
	\PWM_4:PWMUDB:ctrl_cmpmode1_2\
	\PWM_4:PWMUDB:ctrl_cmpmode1_1\
	\PWM_4:PWMUDB:ctrl_cmpmode1_0\
	\PWM_4:PWMUDB:capt_rising\
	\PWM_4:PWMUDB:capt_falling\
	\PWM_4:PWMUDB:trig_rise\
	\PWM_4:PWMUDB:trig_fall\
	\PWM_4:PWMUDB:sc_kill\
	\PWM_4:PWMUDB:min_kill\
	\PWM_4:PWMUDB:km_tc\
	\PWM_4:PWMUDB:db_tc\
	\PWM_4:PWMUDB:dith_sel\
	\PWM_4:PWMUDB:compare2\
	\PWM_4:Net_101\
	Net_969
	Net_970
	\PWM_4:PWMUDB:MODULE_4:b_31\
	\PWM_4:PWMUDB:MODULE_4:b_30\
	\PWM_4:PWMUDB:MODULE_4:b_29\
	\PWM_4:PWMUDB:MODULE_4:b_28\
	\PWM_4:PWMUDB:MODULE_4:b_27\
	\PWM_4:PWMUDB:MODULE_4:b_26\
	\PWM_4:PWMUDB:MODULE_4:b_25\
	\PWM_4:PWMUDB:MODULE_4:b_24\
	\PWM_4:PWMUDB:MODULE_4:b_23\
	\PWM_4:PWMUDB:MODULE_4:b_22\
	\PWM_4:PWMUDB:MODULE_4:b_21\
	\PWM_4:PWMUDB:MODULE_4:b_20\
	\PWM_4:PWMUDB:MODULE_4:b_19\
	\PWM_4:PWMUDB:MODULE_4:b_18\
	\PWM_4:PWMUDB:MODULE_4:b_17\
	\PWM_4:PWMUDB:MODULE_4:b_16\
	\PWM_4:PWMUDB:MODULE_4:b_15\
	\PWM_4:PWMUDB:MODULE_4:b_14\
	\PWM_4:PWMUDB:MODULE_4:b_13\
	\PWM_4:PWMUDB:MODULE_4:b_12\
	\PWM_4:PWMUDB:MODULE_4:b_11\
	\PWM_4:PWMUDB:MODULE_4:b_10\
	\PWM_4:PWMUDB:MODULE_4:b_9\
	\PWM_4:PWMUDB:MODULE_4:b_8\
	\PWM_4:PWMUDB:MODULE_4:b_7\
	\PWM_4:PWMUDB:MODULE_4:b_6\
	\PWM_4:PWMUDB:MODULE_4:b_5\
	\PWM_4:PWMUDB:MODULE_4:b_4\
	\PWM_4:PWMUDB:MODULE_4:b_3\
	\PWM_4:PWMUDB:MODULE_4:b_2\
	\PWM_4:PWMUDB:MODULE_4:b_1\
	\PWM_4:PWMUDB:MODULE_4:b_0\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_971
	Net_968
	\PWM_4:Net_113\
	\PWM_4:Net_107\
	\PWM_4:Net_114\
	\PWM_5:PWMUDB:km_run\
	\PWM_5:PWMUDB:ctrl_cmpmode2_2\
	\PWM_5:PWMUDB:ctrl_cmpmode2_1\
	\PWM_5:PWMUDB:ctrl_cmpmode2_0\
	\PWM_5:PWMUDB:ctrl_cmpmode1_2\
	\PWM_5:PWMUDB:ctrl_cmpmode1_1\
	\PWM_5:PWMUDB:ctrl_cmpmode1_0\
	\PWM_5:PWMUDB:capt_rising\
	\PWM_5:PWMUDB:capt_falling\
	\PWM_5:PWMUDB:trig_rise\
	\PWM_5:PWMUDB:trig_fall\
	\PWM_5:PWMUDB:sc_kill\
	\PWM_5:PWMUDB:min_kill\
	\PWM_5:PWMUDB:km_tc\
	\PWM_5:PWMUDB:db_tc\
	\PWM_5:PWMUDB:dith_sel\
	\PWM_5:PWMUDB:compare2\
	\PWM_5:Net_101\
	Net_983
	Net_984
	\PWM_5:PWMUDB:MODULE_5:b_31\
	\PWM_5:PWMUDB:MODULE_5:b_30\
	\PWM_5:PWMUDB:MODULE_5:b_29\
	\PWM_5:PWMUDB:MODULE_5:b_28\
	\PWM_5:PWMUDB:MODULE_5:b_27\
	\PWM_5:PWMUDB:MODULE_5:b_26\
	\PWM_5:PWMUDB:MODULE_5:b_25\
	\PWM_5:PWMUDB:MODULE_5:b_24\
	\PWM_5:PWMUDB:MODULE_5:b_23\
	\PWM_5:PWMUDB:MODULE_5:b_22\
	\PWM_5:PWMUDB:MODULE_5:b_21\
	\PWM_5:PWMUDB:MODULE_5:b_20\
	\PWM_5:PWMUDB:MODULE_5:b_19\
	\PWM_5:PWMUDB:MODULE_5:b_18\
	\PWM_5:PWMUDB:MODULE_5:b_17\
	\PWM_5:PWMUDB:MODULE_5:b_16\
	\PWM_5:PWMUDB:MODULE_5:b_15\
	\PWM_5:PWMUDB:MODULE_5:b_14\
	\PWM_5:PWMUDB:MODULE_5:b_13\
	\PWM_5:PWMUDB:MODULE_5:b_12\
	\PWM_5:PWMUDB:MODULE_5:b_11\
	\PWM_5:PWMUDB:MODULE_5:b_10\
	\PWM_5:PWMUDB:MODULE_5:b_9\
	\PWM_5:PWMUDB:MODULE_5:b_8\
	\PWM_5:PWMUDB:MODULE_5:b_7\
	\PWM_5:PWMUDB:MODULE_5:b_6\
	\PWM_5:PWMUDB:MODULE_5:b_5\
	\PWM_5:PWMUDB:MODULE_5:b_4\
	\PWM_5:PWMUDB:MODULE_5:b_3\
	\PWM_5:PWMUDB:MODULE_5:b_2\
	\PWM_5:PWMUDB:MODULE_5:b_1\
	\PWM_5:PWMUDB:MODULE_5:b_0\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_985
	Net_982
	\PWM_5:Net_113\
	\PWM_5:Net_107\
	\PWM_5:Net_114\
	\PWM_6:PWMUDB:km_run\
	\PWM_6:PWMUDB:ctrl_cmpmode2_2\
	\PWM_6:PWMUDB:ctrl_cmpmode2_1\
	\PWM_6:PWMUDB:ctrl_cmpmode2_0\
	\PWM_6:PWMUDB:ctrl_cmpmode1_2\
	\PWM_6:PWMUDB:ctrl_cmpmode1_1\
	\PWM_6:PWMUDB:ctrl_cmpmode1_0\
	\PWM_6:PWMUDB:capt_rising\
	\PWM_6:PWMUDB:capt_falling\
	\PWM_6:PWMUDB:trig_rise\
	\PWM_6:PWMUDB:trig_fall\
	\PWM_6:PWMUDB:sc_kill\
	\PWM_6:PWMUDB:min_kill\
	\PWM_6:PWMUDB:km_tc\
	\PWM_6:PWMUDB:db_tc\
	\PWM_6:PWMUDB:dith_sel\
	\PWM_6:PWMUDB:compare2\
	\PWM_6:Net_101\
	Net_997
	Net_998
	\PWM_6:PWMUDB:MODULE_6:b_31\
	\PWM_6:PWMUDB:MODULE_6:b_30\
	\PWM_6:PWMUDB:MODULE_6:b_29\
	\PWM_6:PWMUDB:MODULE_6:b_28\
	\PWM_6:PWMUDB:MODULE_6:b_27\
	\PWM_6:PWMUDB:MODULE_6:b_26\
	\PWM_6:PWMUDB:MODULE_6:b_25\
	\PWM_6:PWMUDB:MODULE_6:b_24\
	\PWM_6:PWMUDB:MODULE_6:b_23\
	\PWM_6:PWMUDB:MODULE_6:b_22\
	\PWM_6:PWMUDB:MODULE_6:b_21\
	\PWM_6:PWMUDB:MODULE_6:b_20\
	\PWM_6:PWMUDB:MODULE_6:b_19\
	\PWM_6:PWMUDB:MODULE_6:b_18\
	\PWM_6:PWMUDB:MODULE_6:b_17\
	\PWM_6:PWMUDB:MODULE_6:b_16\
	\PWM_6:PWMUDB:MODULE_6:b_15\
	\PWM_6:PWMUDB:MODULE_6:b_14\
	\PWM_6:PWMUDB:MODULE_6:b_13\
	\PWM_6:PWMUDB:MODULE_6:b_12\
	\PWM_6:PWMUDB:MODULE_6:b_11\
	\PWM_6:PWMUDB:MODULE_6:b_10\
	\PWM_6:PWMUDB:MODULE_6:b_9\
	\PWM_6:PWMUDB:MODULE_6:b_8\
	\PWM_6:PWMUDB:MODULE_6:b_7\
	\PWM_6:PWMUDB:MODULE_6:b_6\
	\PWM_6:PWMUDB:MODULE_6:b_5\
	\PWM_6:PWMUDB:MODULE_6:b_4\
	\PWM_6:PWMUDB:MODULE_6:b_3\
	\PWM_6:PWMUDB:MODULE_6:b_2\
	\PWM_6:PWMUDB:MODULE_6:b_1\
	\PWM_6:PWMUDB:MODULE_6:b_0\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_999
	Net_996
	\PWM_6:Net_113\
	\PWM_6:Net_107\
	\PWM_6:Net_114\
	\PWM_7:PWMUDB:km_run\
	\PWM_7:PWMUDB:ctrl_cmpmode2_2\
	\PWM_7:PWMUDB:ctrl_cmpmode2_1\
	\PWM_7:PWMUDB:ctrl_cmpmode2_0\
	\PWM_7:PWMUDB:ctrl_cmpmode1_2\
	\PWM_7:PWMUDB:ctrl_cmpmode1_1\
	\PWM_7:PWMUDB:ctrl_cmpmode1_0\
	\PWM_7:PWMUDB:capt_rising\
	\PWM_7:PWMUDB:capt_falling\
	\PWM_7:PWMUDB:trig_rise\
	\PWM_7:PWMUDB:trig_fall\
	\PWM_7:PWMUDB:sc_kill\
	\PWM_7:PWMUDB:min_kill\
	\PWM_7:PWMUDB:km_tc\
	\PWM_7:PWMUDB:db_tc\
	\PWM_7:PWMUDB:dith_sel\
	\PWM_7:PWMUDB:compare2\
	\PWM_7:Net_101\
	Net_1011
	Net_1012
	\PWM_7:PWMUDB:MODULE_7:b_31\
	\PWM_7:PWMUDB:MODULE_7:b_30\
	\PWM_7:PWMUDB:MODULE_7:b_29\
	\PWM_7:PWMUDB:MODULE_7:b_28\
	\PWM_7:PWMUDB:MODULE_7:b_27\
	\PWM_7:PWMUDB:MODULE_7:b_26\
	\PWM_7:PWMUDB:MODULE_7:b_25\
	\PWM_7:PWMUDB:MODULE_7:b_24\
	\PWM_7:PWMUDB:MODULE_7:b_23\
	\PWM_7:PWMUDB:MODULE_7:b_22\
	\PWM_7:PWMUDB:MODULE_7:b_21\
	\PWM_7:PWMUDB:MODULE_7:b_20\
	\PWM_7:PWMUDB:MODULE_7:b_19\
	\PWM_7:PWMUDB:MODULE_7:b_18\
	\PWM_7:PWMUDB:MODULE_7:b_17\
	\PWM_7:PWMUDB:MODULE_7:b_16\
	\PWM_7:PWMUDB:MODULE_7:b_15\
	\PWM_7:PWMUDB:MODULE_7:b_14\
	\PWM_7:PWMUDB:MODULE_7:b_13\
	\PWM_7:PWMUDB:MODULE_7:b_12\
	\PWM_7:PWMUDB:MODULE_7:b_11\
	\PWM_7:PWMUDB:MODULE_7:b_10\
	\PWM_7:PWMUDB:MODULE_7:b_9\
	\PWM_7:PWMUDB:MODULE_7:b_8\
	\PWM_7:PWMUDB:MODULE_7:b_7\
	\PWM_7:PWMUDB:MODULE_7:b_6\
	\PWM_7:PWMUDB:MODULE_7:b_5\
	\PWM_7:PWMUDB:MODULE_7:b_4\
	\PWM_7:PWMUDB:MODULE_7:b_3\
	\PWM_7:PWMUDB:MODULE_7:b_2\
	\PWM_7:PWMUDB:MODULE_7:b_1\
	\PWM_7:PWMUDB:MODULE_7:b_0\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1013
	Net_1010
	\PWM_7:Net_113\
	\PWM_7:Net_107\
	\PWM_7:Net_114\
	\PWM_8:PWMUDB:km_run\
	\PWM_8:PWMUDB:ctrl_cmpmode2_2\
	\PWM_8:PWMUDB:ctrl_cmpmode2_1\
	\PWM_8:PWMUDB:ctrl_cmpmode2_0\
	\PWM_8:PWMUDB:ctrl_cmpmode1_2\
	\PWM_8:PWMUDB:ctrl_cmpmode1_1\
	\PWM_8:PWMUDB:ctrl_cmpmode1_0\
	\PWM_8:PWMUDB:capt_rising\
	\PWM_8:PWMUDB:capt_falling\
	\PWM_8:PWMUDB:trig_rise\
	\PWM_8:PWMUDB:trig_fall\
	\PWM_8:PWMUDB:sc_kill\
	\PWM_8:PWMUDB:min_kill\
	\PWM_8:PWMUDB:km_tc\
	\PWM_8:PWMUDB:db_tc\
	\PWM_8:PWMUDB:dith_sel\
	\PWM_8:PWMUDB:compare2\
	\PWM_8:Net_101\
	Net_1025
	Net_1026
	\PWM_8:PWMUDB:MODULE_8:b_31\
	\PWM_8:PWMUDB:MODULE_8:b_30\
	\PWM_8:PWMUDB:MODULE_8:b_29\
	\PWM_8:PWMUDB:MODULE_8:b_28\
	\PWM_8:PWMUDB:MODULE_8:b_27\
	\PWM_8:PWMUDB:MODULE_8:b_26\
	\PWM_8:PWMUDB:MODULE_8:b_25\
	\PWM_8:PWMUDB:MODULE_8:b_24\
	\PWM_8:PWMUDB:MODULE_8:b_23\
	\PWM_8:PWMUDB:MODULE_8:b_22\
	\PWM_8:PWMUDB:MODULE_8:b_21\
	\PWM_8:PWMUDB:MODULE_8:b_20\
	\PWM_8:PWMUDB:MODULE_8:b_19\
	\PWM_8:PWMUDB:MODULE_8:b_18\
	\PWM_8:PWMUDB:MODULE_8:b_17\
	\PWM_8:PWMUDB:MODULE_8:b_16\
	\PWM_8:PWMUDB:MODULE_8:b_15\
	\PWM_8:PWMUDB:MODULE_8:b_14\
	\PWM_8:PWMUDB:MODULE_8:b_13\
	\PWM_8:PWMUDB:MODULE_8:b_12\
	\PWM_8:PWMUDB:MODULE_8:b_11\
	\PWM_8:PWMUDB:MODULE_8:b_10\
	\PWM_8:PWMUDB:MODULE_8:b_9\
	\PWM_8:PWMUDB:MODULE_8:b_8\
	\PWM_8:PWMUDB:MODULE_8:b_7\
	\PWM_8:PWMUDB:MODULE_8:b_6\
	\PWM_8:PWMUDB:MODULE_8:b_5\
	\PWM_8:PWMUDB:MODULE_8:b_4\
	\PWM_8:PWMUDB:MODULE_8:b_3\
	\PWM_8:PWMUDB:MODULE_8:b_2\
	\PWM_8:PWMUDB:MODULE_8:b_1\
	\PWM_8:PWMUDB:MODULE_8:b_0\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1027
	Net_1024
	\PWM_8:Net_113\
	\PWM_8:Net_107\
	\PWM_8:Net_114\
	\IDAC8_1:Net_157\
	Net_1309
	Net_1310
	Net_1311
	Net_1312
	\I2C_1:udb_clk\
	Net_1987
	\I2C_1:Net_973\
	Net_1988
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_1993
	\I2C_1:Net_975\
	Net_1991
	Net_1992

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_2\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_5_2\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 1103 User equations/components.
Deleted 240 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Out_17_net_0
Aliasing tmpOE__miso_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__sclk_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_18_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__mosi_net_0 to tmpOE__Out_17_net_0
Aliasing Net_637 to zero
Aliasing tmpOE__In_2_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_3_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_4_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_1_net_0 to tmpOE__Out_17_net_0
Aliasing \Control_Reg_3:clk\ to zero
Aliasing \Control_Reg_3:rst\ to zero
Aliasing tmpOE__Out_13_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_14_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_15_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_16_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_7_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_6_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_19_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_20_net_0 to tmpOE__Out_17_net_0
Aliasing \SPIS_1:BSPIS:es3:SPISlave:tx_status_5\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:tx_status_4\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:tx_status_3\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:rx_status_2\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:rx_status_1\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:rx_status_0\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\ to zero
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__In_5_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__PWM_out_1_net_0 to tmpOE__Out_17_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__Out_17_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__Out_17_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_2\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Out_17_net_0
Aliasing \VDAC8_2:Net_83\ to zero
Aliasing \VDAC8_2:Net_81\ to zero
Aliasing \VDAC8_2:Net_82\ to zero
Aliasing tmpOE__WaveDAC_out_net_0 to tmpOE__Out_17_net_0
Aliasing Net_1184 to tmpOE__Out_17_net_0
Aliasing \WaveDAC8_1:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_82\ to zero
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__Out_17_net_0
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_3_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_4_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_5_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_6_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_7_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_8_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_2_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_1_net_0 to tmpOE__Out_17_net_0
Aliasing \Status_Reg_1:status_7\ to zero
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to tmpOE__Out_17_net_0
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to tmpOE__Out_17_net_0
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:reset\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_2\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Out_17_net_0
Aliasing \PWM_3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_3:PWMUDB:trig_out\ to tmpOE__Out_17_net_0
Aliasing \PWM_3:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill\ to tmpOE__Out_17_net_0
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_3:PWMUDB:reset\ to zero
Aliasing \PWM_3:PWMUDB:status_6\ to zero
Aliasing \PWM_3:PWMUDB:status_4\ to zero
Aliasing \PWM_3:PWMUDB:cmp2\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cs_addr_2\ to \PWM_3:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Out_17_net_0
Aliasing \PWM_4:PWMUDB:hwCapture\ to zero
Aliasing \PWM_4:PWMUDB:trig_out\ to tmpOE__Out_17_net_0
Aliasing \PWM_4:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_4:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill\ to tmpOE__Out_17_net_0
Aliasing \PWM_4:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_4:PWMUDB:reset\ to zero
Aliasing \PWM_4:PWMUDB:status_6\ to zero
Aliasing \PWM_4:PWMUDB:status_4\ to zero
Aliasing \PWM_4:PWMUDB:cmp2\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cs_addr_2\ to \PWM_4:PWMUDB:status_2\
Aliasing \PWM_4:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_4:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_4:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Out_17_net_0
Aliasing \PWM_5:PWMUDB:hwCapture\ to zero
Aliasing \PWM_5:PWMUDB:trig_out\ to tmpOE__Out_17_net_0
Aliasing \PWM_5:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_5:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill\ to tmpOE__Out_17_net_0
Aliasing \PWM_5:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_5:PWMUDB:reset\ to zero
Aliasing \PWM_5:PWMUDB:status_6\ to zero
Aliasing \PWM_5:PWMUDB:status_4\ to zero
Aliasing \PWM_5:PWMUDB:cmp2\ to zero
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cs_addr_2\ to \PWM_5:PWMUDB:status_2\
Aliasing \PWM_5:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_5:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_5:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Out_17_net_0
Aliasing \PWM_6:PWMUDB:hwCapture\ to zero
Aliasing \PWM_6:PWMUDB:trig_out\ to tmpOE__Out_17_net_0
Aliasing \PWM_6:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_6:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:final_kill\ to tmpOE__Out_17_net_0
Aliasing \PWM_6:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_6:PWMUDB:reset\ to zero
Aliasing \PWM_6:PWMUDB:status_6\ to zero
Aliasing \PWM_6:PWMUDB:status_4\ to zero
Aliasing \PWM_6:PWMUDB:cmp2\ to zero
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:cs_addr_2\ to \PWM_6:PWMUDB:status_2\
Aliasing \PWM_6:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_6:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_6:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Out_17_net_0
Aliasing \PWM_7:PWMUDB:hwCapture\ to zero
Aliasing \PWM_7:PWMUDB:trig_out\ to tmpOE__Out_17_net_0
Aliasing \PWM_7:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_7:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:final_kill\ to tmpOE__Out_17_net_0
Aliasing \PWM_7:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_7:PWMUDB:reset\ to zero
Aliasing \PWM_7:PWMUDB:status_6\ to zero
Aliasing \PWM_7:PWMUDB:status_4\ to zero
Aliasing \PWM_7:PWMUDB:cmp2\ to zero
Aliasing \PWM_7:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:cs_addr_2\ to \PWM_7:PWMUDB:status_2\
Aliasing \PWM_7:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_7:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_7:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Out_17_net_0
Aliasing \PWM_8:PWMUDB:hwCapture\ to zero
Aliasing \PWM_8:PWMUDB:trig_out\ to tmpOE__Out_17_net_0
Aliasing \PWM_8:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_8:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:final_kill\ to tmpOE__Out_17_net_0
Aliasing \PWM_8:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_8:PWMUDB:reset\ to zero
Aliasing \PWM_8:PWMUDB:status_6\ to zero
Aliasing \PWM_8:PWMUDB:status_4\ to zero
Aliasing \PWM_8:PWMUDB:cmp2\ to zero
Aliasing \PWM_8:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:cs_addr_2\ to \PWM_8:PWMUDB:status_2\
Aliasing \PWM_8:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_8:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_8:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Out_17_net_0
Aliasing tmpOE__PWM_out_3_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__PWM_out_2_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__PWM_out_4_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__PWM_out_5_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__PWM_out_6_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__PWM_out_7_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__PWM_out_8_net_0 to tmpOE__Out_17_net_0
Aliasing \ADC_SAR_2:vp_ctl_0\ to zero
Aliasing \ADC_SAR_2:vp_ctl_2\ to zero
Aliasing \ADC_SAR_2:vn_ctl_1\ to zero
Aliasing \ADC_SAR_2:vn_ctl_3\ to zero
Aliasing \ADC_SAR_2:vp_ctl_1\ to zero
Aliasing \ADC_SAR_2:vp_ctl_3\ to zero
Aliasing \ADC_SAR_2:vn_ctl_0\ to zero
Aliasing \ADC_SAR_2:vn_ctl_2\ to zero
Aliasing \ADC_SAR_2:soc\ to zero
Aliasing \ADC_SAR_2:tmpOE__Bypass_net_0\ to tmpOE__Out_17_net_0
Aliasing tmpOE__DELSIG_in_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__SAR_in_1_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__SAR_in_2_net_0 to tmpOE__Out_17_net_0
Aliasing \IDAC8_1:Net_125\ to zero
Aliasing \IDAC8_1:Net_194\ to zero
Aliasing \IDAC8_1:Net_195\ to zero
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing tmpOE__In_12_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__IDAC_out_1_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__VDAC_out_1_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__VDAC_out_2_net_0 to tmpOE__Out_17_net_0
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing \Status_Reg_2:status_4\ to zero
Aliasing \Status_Reg_2:status_5\ to zero
Aliasing \Status_Reg_2:status_6\ to zero
Aliasing \Status_Reg_2:status_7\ to zero
Aliasing tmpOE__Out_9_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_10_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_11_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__Out_12_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_8_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_9_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_10_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_11_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_13_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_14_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_15_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_16_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_17_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_18_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__In_19_net_0 to tmpOE__Out_17_net_0
Aliasing \I2C_1:Net_969\ to tmpOE__Out_17_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__Out_17_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__Out_17_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__Out_17_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_3:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_3:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_4:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_4:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_4:PWMUDB:prevCompare1\\D\ to \PWM_4:PWMUDB:pwm_temp\
Aliasing \PWM_5:PWMUDB:min_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_5:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_5:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_5:PWMUDB:prevCompare1\\D\ to \PWM_5:PWMUDB:pwm_temp\
Aliasing \PWM_6:PWMUDB:min_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_6:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_6:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_6:PWMUDB:prevCompare1\\D\ to \PWM_6:PWMUDB:pwm_temp\
Aliasing \PWM_7:PWMUDB:min_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_7:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_7:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_7:PWMUDB:prevCompare1\\D\ to \PWM_7:PWMUDB:pwm_temp\
Aliasing \PWM_8:PWMUDB:min_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_8:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_8:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Out_17_net_0
Aliasing \PWM_8:PWMUDB:prevCompare1\\D\ to \PWM_8:PWMUDB:pwm_temp\
Removing Rhs of wire Net_1595[2] = \Control_Reg_3:control_out_4\[70]
Removing Rhs of wire Net_1595[2] = \Control_Reg_3:control_4\[80]
Removing Lhs of wire one[7] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__miso_net_0[10] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_638[11] = \SPIS_1:miso_wire\[162]
Removing Lhs of wire tmpOE__sclk_net_0[17] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_18_net_0[23] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_1596[24] = \Control_Reg_3:control_out_5\[71]
Removing Rhs of wire Net_1596[24] = \Control_Reg_3:control_5\[79]
Removing Lhs of wire tmpOE__mosi_net_0[30] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire Net_637[35] = zero[6]
Removing Lhs of wire tmpOE__In_2_net_0[37] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_3_net_0[43] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_4_net_0[49] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_1_net_0[55] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \Control_Reg_3:clk\[60] = zero[6]
Removing Lhs of wire \Control_Reg_3:rst\[61] = zero[6]
Removing Rhs of wire Net_1594[62] = \Control_Reg_3:control_out_0\[63]
Removing Rhs of wire Net_1594[62] = \Control_Reg_3:control_0\[84]
Removing Rhs of wire Net_1591[64] = \Control_Reg_3:control_out_1\[65]
Removing Rhs of wire Net_1591[64] = \Control_Reg_3:control_1\[83]
Removing Rhs of wire Net_1592[66] = \Control_Reg_3:control_out_2\[67]
Removing Rhs of wire Net_1592[66] = \Control_Reg_3:control_2\[82]
Removing Rhs of wire Net_1593[68] = \Control_Reg_3:control_out_3\[69]
Removing Rhs of wire Net_1593[68] = \Control_Reg_3:control_3\[81]
Removing Rhs of wire Net_1597[72] = \Control_Reg_3:control_out_6\[73]
Removing Rhs of wire Net_1597[72] = \Control_Reg_3:control_6\[78]
Removing Rhs of wire Net_1598[74] = \Control_Reg_3:control_out_7\[75]
Removing Rhs of wire Net_1598[74] = \Control_Reg_3:control_7\[77]
Removing Lhs of wire tmpOE__Out_13_net_0[86] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_14_net_0[92] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_15_net_0[98] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_16_net_0[104] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_7_net_0[110] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_6_net_0[116] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_19_net_0[122] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_20_net_0[128] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:cnt_reset\[133] = zero[6]
Removing Rhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_load\[135] = \SPIS_1:BSPIS:es3:SPISlave:load\[136]
Removing Rhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_load\[135] = \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one\[153]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:prc_clk_src\[143] = Net_636[18]
Removing Rhs of wire \SPIS_1:Net_81\[146] = \SPIS_1:Net_89\[236]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_2\[166] = \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\[156]
Removing Rhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\[167] = \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\[168]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_6\[169] = \SPIS_1:BSPIS:es3:SPISlave:byte_complete\[137]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_3\[172] = \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\[171]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_5\[173] = \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\[140]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_6\[174] = \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\[161]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_5\[175] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_4\[176] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_3\[177] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_2\[178] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_1\[179] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_0\[180] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:mosi_fin\[181] = \SPIS_1:Net_75\[182]
Removing Lhs of wire \SPIS_1:Net_75\[182] = Net_635[31]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\[208] = zero[6]
Removing Lhs of wire \Status_Reg_3:status_0\[239] = Net_1613[240]
Removing Lhs of wire \Status_Reg_3:status_1\[241] = Net_1614[242]
Removing Lhs of wire \Status_Reg_3:status_2\[243] = Net_1615[244]
Removing Lhs of wire \Status_Reg_3:status_3\[245] = Net_1616[246]
Removing Lhs of wire \Status_Reg_3:status_4\[247] = Net_1618[248]
Removing Lhs of wire \Status_Reg_3:status_5\[249] = Net_1619[250]
Removing Lhs of wire \Status_Reg_3:status_6\[251] = Net_1620[252]
Removing Lhs of wire \Status_Reg_3:status_7\[253] = Net_1621[254]
Removing Lhs of wire \Control_Reg_1:clk\[257] = zero[6]
Removing Lhs of wire \Control_Reg_1:rst\[258] = zero[6]
Removing Rhs of wire Net_1078[259] = \Control_Reg_1:control_out_0\[260]
Removing Rhs of wire Net_1078[259] = \Control_Reg_1:control_0\[283]
Removing Rhs of wire Net_1075[261] = \Control_Reg_1:control_out_1\[262]
Removing Rhs of wire Net_1075[261] = \Control_Reg_1:control_1\[282]
Removing Rhs of wire Net_1076[263] = \Control_Reg_1:control_out_2\[264]
Removing Rhs of wire Net_1076[263] = \Control_Reg_1:control_2\[281]
Removing Rhs of wire Net_1077[265] = \Control_Reg_1:control_out_3\[266]
Removing Rhs of wire Net_1077[265] = \Control_Reg_1:control_3\[280]
Removing Rhs of wire Net_1079[267] = \Control_Reg_1:control_out_4\[268]
Removing Rhs of wire Net_1079[267] = \Control_Reg_1:control_4\[279]
Removing Rhs of wire Net_1080[269] = \Control_Reg_1:control_out_5\[270]
Removing Rhs of wire Net_1080[269] = \Control_Reg_1:control_5\[278]
Removing Rhs of wire Net_1081[271] = \Control_Reg_1:control_out_6\[272]
Removing Rhs of wire Net_1081[271] = \Control_Reg_1:control_6\[277]
Removing Rhs of wire Net_1082[273] = \Control_Reg_1:control_out_7\[274]
Removing Rhs of wire Net_1082[273] = \Control_Reg_1:control_7\[276]
Removing Lhs of wire tmpOE__In_5_net_0[285] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_1_net_0[291] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_1063[292] = \PWM_1:Net_96\[473]
Removing Rhs of wire Net_1063[292] = \PWM_1:PWMUDB:pwm_reg_i\[465]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[314] = \PWM_1:PWMUDB:control_7\[306]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[324] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[325] = \PWM_1:PWMUDB:control_7\[306]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[329] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[331] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[332] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[333] = \PWM_1:PWMUDB:runmode_enable\[330]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[337] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[338] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[339] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[340] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[343] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[347] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[635]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[349] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[636]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[350] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[351] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[352] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[353] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[356] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[357] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[359] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[360] = \PWM_1:PWMUDB:fifo_full\[379]
Removing Lhs of wire \PWM_1:PWMUDB:status_2\[361] = \PWM_1:PWMUDB:tc_i\[335]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[362] = \PWM_1:PWMUDB:cmp2_status_reg\[371]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[363] = \PWM_1:PWMUDB:cmp1_status_reg\[370]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[368] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[369] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[373] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[374] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[375] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[376] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[377] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[378] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[380] = \PWM_1:PWMUDB:tc_i\[335]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[381] = \PWM_1:PWMUDB:runmode_enable\[330]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[382] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[463] = \PWM_1:PWMUDB:cmp1_less\[434]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[468] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[470] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[476] = \PWM_1:PWMUDB:cmp1\[366]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[517] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[518] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[519] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[520] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[521] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[522] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[523] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[524] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[525] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[526] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[527] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[528] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[529] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[530] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[531] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[532] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[533] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[534] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[535] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[536] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[537] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[538] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[539] = \PWM_1:PWMUDB:MODIN1_1\[540]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[540] = \PWM_1:PWMUDB:dith_count_1\[346]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[541] = \PWM_1:PWMUDB:MODIN1_0\[542]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[542] = \PWM_1:PWMUDB:dith_count_0\[348]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[674] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[675] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \VDAC8_2:Net_83\[682] = zero[6]
Removing Lhs of wire \VDAC8_2:Net_81\[683] = zero[6]
Removing Lhs of wire \VDAC8_2:Net_82\[684] = zero[6]
Removing Lhs of wire tmpOE__WaveDAC_out_net_0[689] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire Net_1184[697] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire \WaveDAC8_1:Net_183\[708] = \WaveDAC8_1:demux:tmp__demux_0_reg\[713]
Removing Rhs of wire \WaveDAC8_1:Net_107\[711] = \WaveDAC8_1:demux:tmp__demux_1_reg\[716]
Removing Rhs of wire \WaveDAC8_1:Net_134\[714] = \WaveDAC8_1:cydff_1\[731]
Removing Lhs of wire \WaveDAC8_1:Net_336\[715] = Net_1100[696]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_83\[718] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_81\[719] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_82\[720] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[737] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[738] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[739] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[740] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[741] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[742] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[743] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[744] = zero[6]
Removing Lhs of wire \ADC_SAR_1:Net_188\[747] = \ADC_SAR_1:Net_221\[746]
Removing Lhs of wire \ADC_SAR_1:soc\[753] = zero[6]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[771] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[798] = \ADC_DelSig_1:Net_250\[834]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[801] = zero[6]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[802] = zero[6]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[836] = zero[6]
Removing Lhs of wire \ADC_DelSig_1:soc\[838] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_3_net_0[842] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_4_net_0[848] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_5_net_0[854] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_6_net_0[860] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_7_net_0[866] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_8_net_0[872] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_2_net_0[878] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_1_net_0[884] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \Status_Reg_1:status_0\[890] = Net_1086[56]
Removing Lhs of wire \Status_Reg_1:status_1\[891] = Net_1087[38]
Removing Lhs of wire \Status_Reg_1:status_2\[892] = Net_1088[44]
Removing Lhs of wire \Status_Reg_1:status_3\[893] = Net_1089[50]
Removing Lhs of wire \Status_Reg_1:status_4\[894] = Net_1090[286]
Removing Lhs of wire \Status_Reg_1:status_5\[895] = Net_1091[117]
Removing Lhs of wire \Status_Reg_1:status_6\[896] = Net_1092[111]
Removing Lhs of wire \Status_Reg_1:status_7\[897] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[914] = \PWM_2:PWMUDB:control_7\[906]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[924] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[925] = \PWM_2:PWMUDB:control_7\[906]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[929] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[931] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[932] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[933] = \PWM_2:PWMUDB:runmode_enable\[930]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[937] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[938] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[939] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[940] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[943] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_1\[947] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\[1235]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_0\[949] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\[1236]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[950] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[951] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[952] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[953] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:reset\[956] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[957] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[959] = zero[6]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[960] = \PWM_2:PWMUDB:fifo_full\[979]
Removing Lhs of wire \PWM_2:PWMUDB:status_2\[961] = \PWM_2:PWMUDB:tc_i\[935]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[962] = \PWM_2:PWMUDB:cmp2_status_reg\[971]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[963] = \PWM_2:PWMUDB:cmp1_status_reg\[970]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[968] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[969] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[973] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[974] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[975] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[976] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[977] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[978] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[980] = \PWM_2:PWMUDB:tc_i\[935]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[981] = \PWM_2:PWMUDB:runmode_enable\[930]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[982] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[1063] = \PWM_2:PWMUDB:cmp1_less\[1034]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[1068] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[1070] = zero[6]
Removing Rhs of wire \PWM_2:Net_96\[1073] = \PWM_2:PWMUDB:pwm_reg_i\[1065]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[1076] = \PWM_2:PWMUDB:cmp1\[966]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\[1117] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\[1118] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\[1119] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\[1120] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\[1121] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\[1122] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\[1123] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\[1124] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\[1125] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\[1126] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\[1127] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\[1128] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\[1129] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\[1130] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\[1131] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\[1132] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\[1133] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\[1134] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\[1135] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\[1136] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\[1137] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\[1138] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_1\[1139] = \PWM_2:PWMUDB:MODIN2_1\[1140]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_1\[1140] = \PWM_2:PWMUDB:dith_count_1\[946]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_0\[1141] = \PWM_2:PWMUDB:MODIN2_0\[1142]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_0\[1142] = \PWM_2:PWMUDB:dith_count_0\[948]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1274] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1275] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_949[1276] = \PWM_2:Net_96\[1073]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[1298] = \PWM_3:PWMUDB:control_7\[1290]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[1308] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[1309] = \PWM_3:PWMUDB:control_7\[1290]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[1313] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[1315] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[1316] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[1317] = \PWM_3:PWMUDB:runmode_enable\[1314]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[1321] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[1322] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[1323] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[1324] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[1327] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_1\[1331] = \PWM_3:PWMUDB:MODULE_3:g2:a0:s_1\[1619]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_0\[1333] = \PWM_3:PWMUDB:MODULE_3:g2:a0:s_0\[1620]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[1334] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[1335] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[1336] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[1337] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:reset\[1340] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[1341] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[1343] = zero[6]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[1344] = \PWM_3:PWMUDB:fifo_full\[1363]
Removing Lhs of wire \PWM_3:PWMUDB:status_2\[1345] = \PWM_3:PWMUDB:tc_i\[1319]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[1346] = \PWM_3:PWMUDB:cmp2_status_reg\[1355]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[1347] = \PWM_3:PWMUDB:cmp1_status_reg\[1354]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[1352] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[1353] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[1357] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[1358] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[1359] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[1360] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[1361] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[1362] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[1364] = \PWM_3:PWMUDB:tc_i\[1319]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[1365] = \PWM_3:PWMUDB:runmode_enable\[1314]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[1366] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[1447] = \PWM_3:PWMUDB:cmp1_less\[1418]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[1452] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[1454] = zero[6]
Removing Rhs of wire \PWM_3:Net_96\[1457] = \PWM_3:PWMUDB:pwm_reg_i\[1449]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[1460] = \PWM_3:PWMUDB:cmp1\[1350]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_23\[1501] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_22\[1502] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_21\[1503] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_20\[1504] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_19\[1505] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_18\[1506] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_17\[1507] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_16\[1508] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_15\[1509] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_14\[1510] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_13\[1511] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_12\[1512] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_11\[1513] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_10\[1514] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_9\[1515] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_8\[1516] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_7\[1517] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_6\[1518] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_5\[1519] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_4\[1520] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_3\[1521] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_2\[1522] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_1\[1523] = \PWM_3:PWMUDB:MODIN3_1\[1524]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN3_1\[1524] = \PWM_3:PWMUDB:dith_count_1\[1330]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_0\[1525] = \PWM_3:PWMUDB:MODIN3_0\[1526]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN3_0\[1526] = \PWM_3:PWMUDB:dith_count_0\[1332]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1658] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1659] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_963[1660] = \PWM_3:Net_96\[1457]
Removing Lhs of wire \PWM_4:PWMUDB:ctrl_enable\[1681] = \PWM_4:PWMUDB:control_7\[1673]
Removing Lhs of wire \PWM_4:PWMUDB:hwCapture\[1691] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:hwEnable\[1692] = \PWM_4:PWMUDB:control_7\[1673]
Removing Lhs of wire \PWM_4:PWMUDB:trig_out\[1696] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\R\[1698] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\S\[1699] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_enable\[1700] = \PWM_4:PWMUDB:runmode_enable\[1697]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\R\[1704] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\S\[1705] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\R\[1706] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\S\[1707] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill\[1710] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_1\[1714] = \PWM_4:PWMUDB:MODULE_4:g2:a0:s_1\[2002]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_0\[1716] = \PWM_4:PWMUDB:MODULE_4:g2:a0:s_0\[2003]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\R\[1717] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\S\[1718] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\R\[1719] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\S\[1720] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:reset\[1723] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:status_6\[1724] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:status_4\[1726] = zero[6]
Removing Rhs of wire \PWM_4:PWMUDB:status_3\[1727] = \PWM_4:PWMUDB:fifo_full\[1746]
Removing Lhs of wire \PWM_4:PWMUDB:status_2\[1728] = \PWM_4:PWMUDB:tc_i\[1702]
Removing Rhs of wire \PWM_4:PWMUDB:status_1\[1729] = \PWM_4:PWMUDB:cmp2_status_reg\[1738]
Removing Rhs of wire \PWM_4:PWMUDB:status_0\[1730] = \PWM_4:PWMUDB:cmp1_status_reg\[1737]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status\[1735] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2\[1736] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\R\[1740] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\S\[1741] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\R\[1742] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\S\[1743] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\R\[1744] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\S\[1745] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_2\[1747] = \PWM_4:PWMUDB:tc_i\[1702]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_1\[1748] = \PWM_4:PWMUDB:runmode_enable\[1697]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_0\[1749] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:compare1\[1830] = \PWM_4:PWMUDB:cmp1_less\[1801]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i\[1835] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i\[1837] = zero[6]
Removing Rhs of wire \PWM_4:Net_96\[1840] = \PWM_4:PWMUDB:pwm_reg_i\[1832]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_temp\[1843] = \PWM_4:PWMUDB:cmp1\[1733]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_23\[1884] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_22\[1885] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_21\[1886] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_20\[1887] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_19\[1888] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_18\[1889] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_17\[1890] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_16\[1891] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_15\[1892] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_14\[1893] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_13\[1894] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_12\[1895] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_11\[1896] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_10\[1897] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_9\[1898] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_8\[1899] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_7\[1900] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_6\[1901] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_5\[1902] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_4\[1903] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_3\[1904] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_2\[1905] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_1\[1906] = \PWM_4:PWMUDB:MODIN4_1\[1907]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN4_1\[1907] = \PWM_4:PWMUDB:dith_count_1\[1713]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_0\[1908] = \PWM_4:PWMUDB:MODIN4_0\[1909]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN4_0\[1909] = \PWM_4:PWMUDB:dith_count_0\[1715]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[2041] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[2042] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_977[2043] = \PWM_4:Net_96\[1840]
Removing Lhs of wire \PWM_5:PWMUDB:ctrl_enable\[2065] = \PWM_5:PWMUDB:control_7\[2057]
Removing Lhs of wire \PWM_5:PWMUDB:hwCapture\[2075] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:hwEnable\[2076] = \PWM_5:PWMUDB:control_7\[2057]
Removing Lhs of wire \PWM_5:PWMUDB:trig_out\[2080] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\R\[2082] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\S\[2083] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_enable\[2084] = \PWM_5:PWMUDB:runmode_enable\[2081]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\R\[2088] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\S\[2089] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\R\[2090] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\S\[2091] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill\[2094] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_1\[2098] = \PWM_5:PWMUDB:MODULE_5:g2:a0:s_1\[2386]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_5_0\[2100] = \PWM_5:PWMUDB:MODULE_5:g2:a0:s_0\[2387]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\R\[2101] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\S\[2102] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\R\[2103] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\S\[2104] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:reset\[2107] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:status_6\[2108] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:status_4\[2110] = zero[6]
Removing Rhs of wire \PWM_5:PWMUDB:status_3\[2111] = \PWM_5:PWMUDB:fifo_full\[2130]
Removing Lhs of wire \PWM_5:PWMUDB:status_2\[2112] = \PWM_5:PWMUDB:tc_i\[2086]
Removing Rhs of wire \PWM_5:PWMUDB:status_1\[2113] = \PWM_5:PWMUDB:cmp2_status_reg\[2122]
Removing Rhs of wire \PWM_5:PWMUDB:status_0\[2114] = \PWM_5:PWMUDB:cmp1_status_reg\[2121]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status\[2119] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2\[2120] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\R\[2124] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\S\[2125] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\R\[2126] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\S\[2127] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\R\[2128] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\S\[2129] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_2\[2131] = \PWM_5:PWMUDB:tc_i\[2086]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_1\[2132] = \PWM_5:PWMUDB:runmode_enable\[2081]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_0\[2133] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:compare1\[2214] = \PWM_5:PWMUDB:cmp1_less\[2185]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_i\[2219] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_i\[2221] = zero[6]
Removing Rhs of wire \PWM_5:Net_96\[2224] = \PWM_5:PWMUDB:pwm_reg_i\[2216]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_temp\[2227] = \PWM_5:PWMUDB:cmp1\[2117]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_23\[2268] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_22\[2269] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_21\[2270] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_20\[2271] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_19\[2272] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_18\[2273] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_17\[2274] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_16\[2275] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_15\[2276] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_14\[2277] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_13\[2278] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_12\[2279] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_11\[2280] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_10\[2281] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_9\[2282] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_8\[2283] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_7\[2284] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_6\[2285] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_5\[2286] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_4\[2287] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_3\[2288] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_2\[2289] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_1\[2290] = \PWM_5:PWMUDB:MODIN5_1\[2291]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN5_1\[2291] = \PWM_5:PWMUDB:dith_count_1\[2097]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:a_0\[2292] = \PWM_5:PWMUDB:MODIN5_0\[2293]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN5_0\[2293] = \PWM_5:PWMUDB:dith_count_0\[2099]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2425] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2426] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_991[2427] = \PWM_5:Net_96\[2224]
Removing Lhs of wire \PWM_6:PWMUDB:ctrl_enable\[2448] = \PWM_6:PWMUDB:control_7\[2440]
Removing Lhs of wire \PWM_6:PWMUDB:hwCapture\[2458] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:hwEnable\[2459] = \PWM_6:PWMUDB:control_7\[2440]
Removing Lhs of wire \PWM_6:PWMUDB:trig_out\[2463] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\R\[2465] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\S\[2466] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_enable\[2467] = \PWM_6:PWMUDB:runmode_enable\[2464]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\R\[2471] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\S\[2472] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\R\[2473] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\S\[2474] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill\[2477] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_1\[2481] = \PWM_6:PWMUDB:MODULE_6:g2:a0:s_1\[2769]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_6_0\[2483] = \PWM_6:PWMUDB:MODULE_6:g2:a0:s_0\[2770]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\R\[2484] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\S\[2485] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\R\[2486] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\S\[2487] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:reset\[2490] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:status_6\[2491] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:status_4\[2493] = zero[6]
Removing Rhs of wire \PWM_6:PWMUDB:status_3\[2494] = \PWM_6:PWMUDB:fifo_full\[2513]
Removing Lhs of wire \PWM_6:PWMUDB:status_2\[2495] = \PWM_6:PWMUDB:tc_i\[2469]
Removing Rhs of wire \PWM_6:PWMUDB:status_1\[2496] = \PWM_6:PWMUDB:cmp2_status_reg\[2505]
Removing Rhs of wire \PWM_6:PWMUDB:status_0\[2497] = \PWM_6:PWMUDB:cmp1_status_reg\[2504]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status\[2502] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2\[2503] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\R\[2507] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\S\[2508] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\R\[2509] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\S\[2510] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\R\[2511] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\S\[2512] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_2\[2514] = \PWM_6:PWMUDB:tc_i\[2469]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_1\[2515] = \PWM_6:PWMUDB:runmode_enable\[2464]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_0\[2516] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:compare1\[2597] = \PWM_6:PWMUDB:cmp1_less\[2568]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_i\[2602] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_i\[2604] = zero[6]
Removing Rhs of wire \PWM_6:Net_96\[2607] = \PWM_6:PWMUDB:pwm_reg_i\[2599]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_temp\[2610] = \PWM_6:PWMUDB:cmp1\[2500]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_23\[2651] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_22\[2652] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_21\[2653] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_20\[2654] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_19\[2655] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_18\[2656] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_17\[2657] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_16\[2658] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_15\[2659] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_14\[2660] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_13\[2661] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_12\[2662] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_11\[2663] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_10\[2664] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_9\[2665] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_8\[2666] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_7\[2667] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_6\[2668] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_5\[2669] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_4\[2670] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_3\[2671] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_2\[2672] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_1\[2673] = \PWM_6:PWMUDB:MODIN6_1\[2674]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN6_1\[2674] = \PWM_6:PWMUDB:dith_count_1\[2480]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:a_0\[2675] = \PWM_6:PWMUDB:MODIN6_0\[2676]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN6_0\[2676] = \PWM_6:PWMUDB:dith_count_0\[2482]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2808] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2809] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_1005[2810] = \PWM_6:Net_96\[2607]
Removing Lhs of wire \PWM_7:PWMUDB:ctrl_enable\[2832] = \PWM_7:PWMUDB:control_7\[2824]
Removing Lhs of wire \PWM_7:PWMUDB:hwCapture\[2842] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:hwEnable\[2843] = \PWM_7:PWMUDB:control_7\[2824]
Removing Lhs of wire \PWM_7:PWMUDB:trig_out\[2847] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\R\[2849] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\S\[2850] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_enable\[2851] = \PWM_7:PWMUDB:runmode_enable\[2848]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\R\[2855] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\S\[2856] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\R\[2857] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\S\[2858] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill\[2861] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_1\[2865] = \PWM_7:PWMUDB:MODULE_7:g2:a0:s_1\[3153]
Removing Lhs of wire \PWM_7:PWMUDB:add_vi_vv_MODGEN_7_0\[2867] = \PWM_7:PWMUDB:MODULE_7:g2:a0:s_0\[3154]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_1\\R\[2868] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_1\\S\[2869] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_0\\R\[2870] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_0\\S\[2871] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:reset\[2874] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:status_6\[2875] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:status_4\[2877] = zero[6]
Removing Rhs of wire \PWM_7:PWMUDB:status_3\[2878] = \PWM_7:PWMUDB:fifo_full\[2897]
Removing Lhs of wire \PWM_7:PWMUDB:status_2\[2879] = \PWM_7:PWMUDB:tc_i\[2853]
Removing Rhs of wire \PWM_7:PWMUDB:status_1\[2880] = \PWM_7:PWMUDB:cmp2_status_reg\[2889]
Removing Rhs of wire \PWM_7:PWMUDB:status_0\[2881] = \PWM_7:PWMUDB:cmp1_status_reg\[2888]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status\[2886] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2\[2887] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\R\[2891] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\S\[2892] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\R\[2893] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\S\[2894] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\R\[2895] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\S\[2896] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_2\[2898] = \PWM_7:PWMUDB:tc_i\[2853]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_1\[2899] = \PWM_7:PWMUDB:runmode_enable\[2848]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_0\[2900] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:compare1\[2981] = \PWM_7:PWMUDB:cmp1_less\[2952]
Removing Lhs of wire \PWM_7:PWMUDB:pwm1_i\[2986] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:pwm2_i\[2988] = zero[6]
Removing Rhs of wire \PWM_7:Net_96\[2991] = \PWM_7:PWMUDB:pwm_reg_i\[2983]
Removing Lhs of wire \PWM_7:PWMUDB:pwm_temp\[2994] = \PWM_7:PWMUDB:cmp1\[2884]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_23\[3035] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_22\[3036] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_21\[3037] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_20\[3038] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_19\[3039] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_18\[3040] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_17\[3041] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_16\[3042] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_15\[3043] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_14\[3044] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_13\[3045] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_12\[3046] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_11\[3047] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_10\[3048] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_9\[3049] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_8\[3050] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_7\[3051] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_6\[3052] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_5\[3053] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_4\[3054] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_3\[3055] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_2\[3056] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_1\[3057] = \PWM_7:PWMUDB:MODIN7_1\[3058]
Removing Lhs of wire \PWM_7:PWMUDB:MODIN7_1\[3058] = \PWM_7:PWMUDB:dith_count_1\[2864]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:a_0\[3059] = \PWM_7:PWMUDB:MODIN7_0\[3060]
Removing Lhs of wire \PWM_7:PWMUDB:MODIN7_0\[3060] = \PWM_7:PWMUDB:dith_count_0\[2866]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[3192] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[3193] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_1019[3194] = \PWM_7:Net_96\[2991]
Removing Lhs of wire \PWM_8:PWMUDB:ctrl_enable\[3215] = \PWM_8:PWMUDB:control_7\[3207]
Removing Lhs of wire \PWM_8:PWMUDB:hwCapture\[3225] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:hwEnable\[3226] = \PWM_8:PWMUDB:control_7\[3207]
Removing Lhs of wire \PWM_8:PWMUDB:trig_out\[3230] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\R\[3232] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\S\[3233] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_enable\[3234] = \PWM_8:PWMUDB:runmode_enable\[3231]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\R\[3238] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\S\[3239] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\R\[3240] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\S\[3241] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill\[3244] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_1\[3248] = \PWM_8:PWMUDB:MODULE_8:g2:a0:s_1\[3536]
Removing Lhs of wire \PWM_8:PWMUDB:add_vi_vv_MODGEN_8_0\[3250] = \PWM_8:PWMUDB:MODULE_8:g2:a0:s_0\[3537]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_1\\R\[3251] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_1\\S\[3252] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_0\\R\[3253] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_0\\S\[3254] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:reset\[3257] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:status_6\[3258] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:status_4\[3260] = zero[6]
Removing Rhs of wire \PWM_8:PWMUDB:status_3\[3261] = \PWM_8:PWMUDB:fifo_full\[3280]
Removing Lhs of wire \PWM_8:PWMUDB:status_2\[3262] = \PWM_8:PWMUDB:tc_i\[3236]
Removing Rhs of wire \PWM_8:PWMUDB:status_1\[3263] = \PWM_8:PWMUDB:cmp2_status_reg\[3272]
Removing Rhs of wire \PWM_8:PWMUDB:status_0\[3264] = \PWM_8:PWMUDB:cmp1_status_reg\[3271]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status\[3269] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2\[3270] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\R\[3274] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\S\[3275] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\R\[3276] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\S\[3277] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\R\[3278] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\S\[3279] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_2\[3281] = \PWM_8:PWMUDB:tc_i\[3236]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_1\[3282] = \PWM_8:PWMUDB:runmode_enable\[3231]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_0\[3283] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:compare1\[3364] = \PWM_8:PWMUDB:cmp1_less\[3335]
Removing Lhs of wire \PWM_8:PWMUDB:pwm1_i\[3369] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:pwm2_i\[3371] = zero[6]
Removing Rhs of wire \PWM_8:Net_96\[3374] = \PWM_8:PWMUDB:pwm_reg_i\[3366]
Removing Lhs of wire \PWM_8:PWMUDB:pwm_temp\[3377] = \PWM_8:PWMUDB:cmp1\[3267]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_23\[3418] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_22\[3419] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_21\[3420] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_20\[3421] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_19\[3422] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_18\[3423] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_17\[3424] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_16\[3425] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_15\[3426] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_14\[3427] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_13\[3428] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_12\[3429] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_11\[3430] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_10\[3431] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_9\[3432] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_8\[3433] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_7\[3434] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_6\[3435] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_5\[3436] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_4\[3437] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_3\[3438] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_2\[3439] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_1\[3440] = \PWM_8:PWMUDB:MODIN8_1\[3441]
Removing Lhs of wire \PWM_8:PWMUDB:MODIN8_1\[3441] = \PWM_8:PWMUDB:dith_count_1\[3247]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:a_0\[3442] = \PWM_8:PWMUDB:MODIN8_0\[3443]
Removing Lhs of wire \PWM_8:PWMUDB:MODIN8_0\[3443] = \PWM_8:PWMUDB:dith_count_0\[3249]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[3575] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[3576] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire Net_1033[3577] = \PWM_8:Net_96\[3374]
Removing Lhs of wire tmpOE__PWM_out_3_net_0[3584] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_2_net_0[3590] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_4_net_0[3596] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_5_net_0[3602] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_6_net_0[3608] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_7_net_0[3614] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_8_net_0[3620] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_0\[3630] = zero[6]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_2\[3631] = zero[6]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_1\[3632] = zero[6]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_3\[3633] = zero[6]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_1\[3634] = zero[6]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_3\[3635] = zero[6]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_0\[3636] = zero[6]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_2\[3637] = zero[6]
Removing Lhs of wire \ADC_SAR_2:Net_188\[3640] = \ADC_SAR_2:Net_221\[3639]
Removing Lhs of wire \ADC_SAR_2:soc\[3646] = zero[6]
Removing Lhs of wire \ADC_SAR_2:tmpOE__Bypass_net_0\[3664] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__DELSIG_in_net_0[3680] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__SAR_in_1_net_0[3686] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__SAR_in_2_net_0[3692] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \IDAC8_1:Net_125\[3698] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_158\[3699] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_123\[3700] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_194\[3705] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_195\[3706] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_83\[3708] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_81\[3709] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_82\[3710] = zero[6]
Removing Lhs of wire tmpOE__In_12_net_0[3715] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__IDAC_out_1_net_0[3720] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__VDAC_out_1_net_0[3726] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__VDAC_out_2_net_0[3732] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \Control_Reg_2:clk\[3737] = zero[6]
Removing Lhs of wire \Control_Reg_2:rst\[3738] = zero[6]
Removing Rhs of wire Net_1308[3739] = \Control_Reg_2:control_out_0\[3740]
Removing Rhs of wire Net_1308[3739] = \Control_Reg_2:control_0\[3763]
Removing Rhs of wire Net_1305[3741] = \Control_Reg_2:control_out_1\[3742]
Removing Rhs of wire Net_1305[3741] = \Control_Reg_2:control_1\[3762]
Removing Rhs of wire Net_1306[3743] = \Control_Reg_2:control_out_2\[3744]
Removing Rhs of wire Net_1306[3743] = \Control_Reg_2:control_2\[3761]
Removing Rhs of wire Net_1307[3745] = \Control_Reg_2:control_out_3\[3746]
Removing Rhs of wire Net_1307[3745] = \Control_Reg_2:control_3\[3760]
Removing Lhs of wire \Status_Reg_2:status_0\[3764] = Net_1315[3765]
Removing Lhs of wire \Status_Reg_2:status_1\[3766] = Net_1316[3767]
Removing Lhs of wire \Status_Reg_2:status_2\[3768] = Net_1317[3769]
Removing Lhs of wire \Status_Reg_2:status_3\[3770] = Net_1318[3771]
Removing Lhs of wire \Status_Reg_2:status_4\[3772] = zero[6]
Removing Lhs of wire \Status_Reg_2:status_5\[3773] = zero[6]
Removing Lhs of wire \Status_Reg_2:status_6\[3774] = zero[6]
Removing Lhs of wire \Status_Reg_2:status_7\[3775] = zero[6]
Removing Lhs of wire tmpOE__Out_9_net_0[3778] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_10_net_0[3784] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_11_net_0[3790] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__Out_12_net_0[3796] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_8_net_0[3802] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_9_net_0[3807] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_10_net_0[3812] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_11_net_0[3817] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_13_net_0[3822] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_14_net_0[3827] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_15_net_0[3832] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_16_net_0[3837] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_17_net_0[3842] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_18_net_0[3847] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__In_19_net_0[3852] = tmpOE__Out_17_net_0[1]
Removing Rhs of wire \I2C_1:sda_x_wire\[3859] = \I2C_1:Net_643_1\[3860]
Removing Rhs of wire \I2C_1:Net_697\[3862] = \I2C_1:Net_643_2\[3868]
Removing Rhs of wire \I2C_1:Net_1109_0\[3865] = \I2C_1:scl_yfb\[3878]
Removing Rhs of wire \I2C_1:Net_1109_1\[3866] = \I2C_1:sda_yfb\[3879]
Removing Lhs of wire \I2C_1:scl_x_wire\[3869] = \I2C_1:Net_643_0\[3867]
Removing Lhs of wire \I2C_1:Net_969\[3870] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \I2C_1:Net_968\[3871] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[3881] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[3884] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[3892] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire tmpOE__SDA_1_net_0[3897] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\[3901] = \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\[138]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\[3902] = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\[141]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\\D\[3903] = Net_635[31]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[3904] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[3905] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[3906] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[3909] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[3912] = \PWM_1:PWMUDB:cmp1\[366]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[3913] = \PWM_1:PWMUDB:cmp1_status\[367]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[3914] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[3915] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_reg_i\\D\[3916] = \PWM_1:PWMUDB:pwm_i\[466]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_reg_i\\D\[3917] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_reg_i\\D\[3918] = zero[6]
Removing Lhs of wire \WaveDAC8_1:cydff_1\\D\[3920] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[3921] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[3922] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[3923] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[3926] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[3929] = \PWM_2:PWMUDB:cmp1\[966]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[3930] = \PWM_2:PWMUDB:cmp1_status\[967]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[3931] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[3932] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_reg_i\\D\[3933] = \PWM_2:PWMUDB:pwm_i\[1066]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_reg_i\\D\[3934] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_reg_i\\D\[3935] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[3937] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[3938] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[3939] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[3942] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[3945] = \PWM_3:PWMUDB:cmp1\[1350]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[3946] = \PWM_3:PWMUDB:cmp1_status\[1351]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[3947] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[3948] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_reg_i\\D\[3949] = \PWM_3:PWMUDB:pwm_i\[1450]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_reg_i\\D\[3950] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_reg_i\\D\[3951] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\D\[3953] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:prevCapture\\D\[3954] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:trig_last\\D\[3955] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\D\[3958] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:prevCompare1\\D\[3961] = \PWM_4:PWMUDB:cmp1\[1733]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\D\[3962] = \PWM_4:PWMUDB:cmp1_status\[1734]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\D\[3963] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\D\[3964] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_reg_i\\D\[3965] = \PWM_4:PWMUDB:pwm_i\[1833]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_reg_i\\D\[3966] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_reg_i\\D\[3967] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\D\[3969] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:prevCapture\\D\[3970] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:trig_last\\D\[3971] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\D\[3974] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:prevCompare1\\D\[3977] = \PWM_5:PWMUDB:cmp1\[2117]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\D\[3978] = \PWM_5:PWMUDB:cmp1_status\[2118]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\D\[3979] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\D\[3980] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_reg_i\\D\[3981] = \PWM_5:PWMUDB:pwm_i\[2217]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_reg_i\\D\[3982] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_reg_i\\D\[3983] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\D\[3985] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:prevCapture\\D\[3986] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:trig_last\\D\[3987] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\D\[3990] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:prevCompare1\\D\[3993] = \PWM_6:PWMUDB:cmp1\[2500]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\D\[3994] = \PWM_6:PWMUDB:cmp1_status\[2501]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\D\[3995] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\D\[3996] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_reg_i\\D\[3997] = \PWM_6:PWMUDB:pwm_i\[2600]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_reg_i\\D\[3998] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_reg_i\\D\[3999] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\D\[4001] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:prevCapture\\D\[4002] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:trig_last\\D\[4003] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\D\[4006] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:prevCompare1\\D\[4009] = \PWM_7:PWMUDB:cmp1\[2884]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\D\[4010] = \PWM_7:PWMUDB:cmp1_status\[2885]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\D\[4011] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\D\[4012] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:pwm_reg_i\\D\[4013] = \PWM_7:PWMUDB:pwm_i\[2984]
Removing Lhs of wire \PWM_7:PWMUDB:pwm1_reg_i\\D\[4014] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:pwm2_reg_i\\D\[4015] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\D\[4017] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:prevCapture\\D\[4018] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:trig_last\\D\[4019] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\D\[4022] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:prevCompare1\\D\[4025] = \PWM_8:PWMUDB:cmp1\[3267]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\D\[4026] = \PWM_8:PWMUDB:cmp1_status\[3268]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\D\[4027] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\D\[4028] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:pwm_reg_i\\D\[4029] = \PWM_8:PWMUDB:pwm_i\[3367]
Removing Lhs of wire \PWM_8:PWMUDB:pwm1_reg_i\\D\[4030] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:pwm2_reg_i\\D\[4031] = zero[6]

------------------------------------------------------
Aliased 0 equations, 858 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Out_17_net_0' (cost = 0):
tmpOE__Out_17_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:es3:SPISlave:tx_load\' (cost = 6):
\SPIS_1:BSPIS:es3:SPISlave:tx_load\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:count_0\));

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:es3:SPISlave:byte_complete\' (cost = 1):
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:cmp1\' (cost = 0):
\PWM_4:PWMUDB:cmp1\ <= (\PWM_4:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:cmp1\' (cost = 0):
\PWM_5:PWMUDB:cmp1\ <= (\PWM_5:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:cmp1\' (cost = 0):
\PWM_6:PWMUDB:cmp1\ <= (\PWM_6:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:cmp1\' (cost = 0):
\PWM_7:PWMUDB:cmp1\ <= (\PWM_7:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:cmp1\' (cost = 0):
\PWM_8:PWMUDB:cmp1\ <= (\PWM_8:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_8:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_8:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_4:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWM_5:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWM_5:PWMUDB:dith_count_0\ and \PWM_5:PWMUDB:dith_count_1\)
	OR (not \PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_6:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:dith_count_1\)
	OR (not \PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_7:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_7:PWMUDB:dith_count_0\ and \PWM_7:PWMUDB:dith_count_1\)
	OR (not \PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_8:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_8:PWMUDB:dith_count_0\ and \PWM_8:PWMUDB:dith_count_1\)
	OR (not \PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 196 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPIS_1:BSPIS:es3:SPISlave:inv_ss\ to tmpOE__Out_17_net_0
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_4:PWMUDB:final_capture\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_5:PWMUDB:final_capture\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_6:PWMUDB:final_capture\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_7:PWMUDB:final_capture\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_8:PWMUDB:final_capture\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Rhs of wire Net_638[11] = \SPIS_1:BSPIS:es3:SPISlave:miso_from_dp\[163]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:inv_ss\[134] = tmpOE__Out_17_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[384] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[645] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[655] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[665] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[984] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1245] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1255] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1265] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[1368] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1629] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1639] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1649] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_capture\[1751] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[2012] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[2022] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[2032] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_capture\[2135] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[2396] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[2406] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[2416] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_capture\[2518] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2779] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2789] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2799] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_capture\[2902] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[3163] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[3173] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[3183] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_capture\[3285] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[3546] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[3556] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[3566] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[3907] = \PWM_1:PWMUDB:control_7\[306]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[3924] = \PWM_2:PWMUDB:control_7\[906]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[3940] = \PWM_3:PWMUDB:control_7\[1290]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\D\[3956] = \PWM_4:PWMUDB:control_7\[1673]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\D\[3972] = \PWM_5:PWMUDB:control_7\[2057]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\D\[3988] = \PWM_6:PWMUDB:control_7\[2440]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\D\[4004] = \PWM_7:PWMUDB:control_7\[2824]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\D\[4020] = \PWM_8:PWMUDB:control_7\[3207]

------------------------------------------------------
Aliased 0 equations, 42 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj" -dcpsoc3 PSoC_2_Pi.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.530ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Wednesday, 27 August 2014 15:30:39
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -d CY8C5868AXI-LP035 PSoC_2_Pi.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:trig_last\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWM_1_2_clk'. Fanout=4, Signal=Net_1114
    Digital Clock 1: Automatic-assigning  clock 'WaveDAC_clk'. Fanout=4, Signal=Net_1100
    Digital Clock 2: Automatic-assigning  clock 'PWM_7_8_clk'. Fanout=4, Signal=Net_1690
    Digital Clock 3: Automatic-assigning  clock 'PWM_5_6_clk'. Fanout=4, Signal=Net_1686
    Digital Clock 4: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 5: Automatic-assigning  clock 'PWM_3_4_clk'. Fanout=4, Signal=Net_1689
    Digital Clock 6: Automatic-assigning  clock 'Clock_3'. Fanout=0, Signal=Net_1856
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_2_theACLK'. Fanout=2, Signal=\ADC_SAR_2:Net_221\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_221\
    Digital Clock 7: Automatic-assigning  clock 'SPIS_1_IntClock'. Fanout=1, Signal=\SPIS_1:Net_81\
    Analog  Clock 2: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_1:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_1_2_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_1_2_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_1_2_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_1_2_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_1_2_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_1_2_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_1_2_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_1_2_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_3_4_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_3_4_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_3_4_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_3_4_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_4:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_3_4_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_3_4_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_4:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_3_4_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_3_4_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_5:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_5_6_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_5_6_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_5:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_5_6_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_5_6_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_6:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_5_6_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_5_6_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_6:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_5_6_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_5_6_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_7:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_7_8_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_7_8_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_7:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_7_8_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_7_8_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_8:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_7_8_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_7_8_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_8:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_7_8_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_7_8_clk, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es3:SPISlave:ClkEn\: with output requested to be synchronous
        ClockIn: SPIS_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIS_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es3:SPISlave:DpClkEn\: with output requested to be asynchronous
        ClockIn: sclk(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: sclk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es3:SPISlave:PrcClkEn\: with output requested to be asynchronous
        ClockIn: sclk(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: sclk(0):iocell.fb, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_1:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PWM_8:PWMUDB:final_kill_reg\, Duplicate of \PWM_7:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_8:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_8:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_6:PWMUDB:final_kill_reg\, Duplicate of \PWM_5:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_6:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_6:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_4:PWMUDB:final_kill_reg\, Duplicate of \PWM_3:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_4:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_4:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_2:PWMUDB:final_kill_reg\, Duplicate of \PWM_1:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_2:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_2:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_8:PWMUDB:status_5\, Duplicate of \PWM_7:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_8:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:final_kill_reg\
        );
        Output = \PWM_8:PWMUDB:status_5\ (fanout=1)

    Removing \PWM_6:PWMUDB:status_5\, Duplicate of \PWM_5:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_6:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:final_kill_reg\
        );
        Output = \PWM_6:PWMUDB:status_5\ (fanout=1)

    Removing \PWM_4:PWMUDB:status_5\, Duplicate of \PWM_3:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_4:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:final_kill_reg\
        );
        Output = \PWM_4:PWMUDB:status_5\ (fanout=1)

    Removing \PWM_2:PWMUDB:status_5\, Duplicate of \PWM_1:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_2:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_2:PWMUDB:status_5\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = DELSIG_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DELSIG_in(0)__PA ,
            analog_term => Net_1145 ,
            pad => DELSIG_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IDAC_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IDAC_out_1(0)__PA ,
            analog_term => Net_1175 ,
            pad => IDAC_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_1(0)__PA ,
            fb => Net_1086 ,
            pad => In_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_10(0)__PA ,
            fb => Net_1317 ,
            pad => In_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_11(0)__PA ,
            fb => Net_1318 ,
            pad => In_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_12(0)__PA ,
            fb => Net_1613 ,
            pad => In_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_13(0)__PA ,
            fb => Net_1614 ,
            pad => In_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_14(0)__PA ,
            fb => Net_1615 ,
            pad => In_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_15(0)__PA ,
            fb => Net_1616 ,
            pad => In_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_16(0)__PA ,
            fb => Net_1618 ,
            pad => In_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_17(0)__PA ,
            fb => Net_1619 ,
            pad => In_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_18(0)__PA ,
            fb => Net_1620 ,
            pad => In_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_19(0)__PA ,
            fb => Net_1621 ,
            pad => In_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_2(0)__PA ,
            fb => Net_1087 ,
            pad => In_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_3(0)__PA ,
            fb => Net_1088 ,
            pad => In_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_4(0)__PA ,
            fb => Net_1089 ,
            pad => In_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_5(0)__PA ,
            fb => Net_1090 ,
            pad => In_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_6(0)__PA ,
            fb => Net_1091 ,
            pad => In_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_7(0)__PA ,
            fb => Net_1092 ,
            pad => In_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_8(0)__PA ,
            fb => Net_1315 ,
            pad => In_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_9(0)__PA ,
            fb => Net_1316 ,
            pad => In_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_1(0)__PA ,
            input => Net_1078 ,
            pad => Out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_10(0)__PA ,
            input => Net_1305 ,
            pad => Out_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_11(0)__PA ,
            input => Net_1306 ,
            pad => Out_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_12(0)__PA ,
            input => Net_1307 ,
            pad => Out_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_13(0)__PA ,
            input => Net_1594 ,
            pad => Out_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_14(0)__PA ,
            input => Net_1591 ,
            pad => Out_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_15(0)__PA ,
            input => Net_1592 ,
            pad => Out_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_16(0)__PA ,
            input => Net_1593 ,
            pad => Out_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_17(0)__PA ,
            input => Net_1595 ,
            pad => Out_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_18(0)__PA ,
            input => Net_1596 ,
            pad => Out_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_19(0)__PA ,
            input => Net_1597 ,
            pad => Out_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_2(0)__PA ,
            input => Net_1075 ,
            pad => Out_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_20(0)__PA ,
            input => Net_1598 ,
            pad => Out_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_3(0)__PA ,
            input => Net_1076 ,
            pad => Out_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_4(0)__PA ,
            input => Net_1077 ,
            pad => Out_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_5(0)__PA ,
            input => Net_1079 ,
            pad => Out_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_6(0)__PA ,
            input => Net_1080 ,
            pad => Out_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_7(0)__PA ,
            input => Net_1081 ,
            pad => Out_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_8(0)__PA ,
            input => Net_1082 ,
            pad => Out_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_9(0)__PA ,
            input => Net_1308 ,
            pad => Out_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_1(0)__PA ,
            input => Net_1063 ,
            pad => PWM_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_2(0)__PA ,
            input => Net_949 ,
            pad => PWM_out_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_3(0)__PA ,
            input => Net_963 ,
            pad => PWM_out_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_4(0)__PA ,
            input => Net_977 ,
            pad => PWM_out_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_5(0)__PA ,
            input => Net_991 ,
            pad => PWM_out_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_6(0)__PA ,
            input => Net_1005 ,
            pad => PWM_out_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_7(0)__PA ,
            input => Net_1019 ,
            pad => PWM_out_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_8(0)__PA ,
            input => Net_1033 ,
            pad => PWM_out_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAR_in_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAR_in_1(0)__PA ,
            analog_term => Net_1378 ,
            pad => SAR_in_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAR_in_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAR_in_2(0)__PA ,
            analog_term => Net_1137 ,
            pad => SAR_in_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VDAC_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VDAC_out_1(0)__PA ,
            analog_term => Net_1190 ,
            pad => VDAC_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VDAC_out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VDAC_out_2(0)__PA ,
            analog_term => Net_1553 ,
            pad => VDAC_out_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WaveDAC_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WaveDAC_out(0)__PA ,
            analog_term => \WaveDAC8_1:BuffAmp:Net_29\ ,
            pad => WaveDAC_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_215\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_2:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_2:Net_215\ ,
            pad => \ADC_SAR_2:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => miso(0)__PA ,
            input => Net_638 ,
            pad => miso(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mosi(0)__PA ,
            fb => Net_635 ,
            pad => mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sclk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sclk(0)__PA ,
            fb => Net_636 ,
            pad => sclk(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1005, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_1005 (fanout=1)

    MacroCell: Name=Net_1019, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = Net_1019 (fanout=1)

    MacroCell: Name=Net_1033, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = Net_1033 (fanout=1)

    MacroCell: Name=Net_1063, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1063 (fanout=1)

    MacroCell: Name=Net_949, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_949 (fanout=1)

    MacroCell: Name=Net_963, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_963 (fanout=1)

    MacroCell: Name=Net_977, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_977 (fanout=1)

    MacroCell: Name=Net_991, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_991 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_3:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:final_kill_reg\
        );
        Output = \PWM_3:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_5:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:final_kill_reg\
        );
        Output = \PWM_5:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_7:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\
        );
        Output = \PWM_7:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_7:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:prevCompare1\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:final_kill_reg\
        );
        Output = \PWM_7:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_8:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_8:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\
        );
        Output = \PWM_8:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_8:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_8:PWMUDB:prevCompare1\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_636)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_635
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_635 * !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
            + \SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS_1:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)

    MacroCell: Name=\WaveDAC8_1:Net_107\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WaveDAC8_1:Net_134\ * Net_1100_local
        );
        Output = \WaveDAC8_1:Net_107\ (fanout=1)

    MacroCell: Name=\WaveDAC8_1:Net_134\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \WaveDAC8_1:Net_134\ (fanout=2)

    MacroCell: Name=\WaveDAC8_1:Net_183\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WaveDAC8_1:Net_134\ * Net_1100_local
        );
        Output = \WaveDAC8_1:Net_183\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1689 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1689 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
            chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1689 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1689 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_4:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
            chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1686 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1686 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_5:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
            chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1686 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1686 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_6:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
            chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1690 ,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_7:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1690 ,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_7:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_7:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_7:PWMUDB:status_3\ ,
            chain_in => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_7:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1690 ,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_8:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1690 ,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_8:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_8:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_8:PWMUDB:status_3\ ,
            chain_in => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_8:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\
        PORT MAP (
            clock => Net_636 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
            route_si => \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ ,
            f1_load => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
            so_comb => Net_638 ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_6 => Net_1092 ,
            status_5 => Net_1091 ,
            status_4 => Net_1090 ,
            status_3 => Net_1089 ,
            status_2 => Net_1088 ,
            status_1 => Net_1087 ,
            status_0 => Net_1086 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Reg_2:sts:sts_reg\
        PORT MAP (
            status_3 => Net_1318 ,
            status_2 => Net_1317 ,
            status_1 => Net_1316 ,
            status_0 => Net_1315 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Reg_3:sts:sts_reg\
        PORT MAP (
            status_7 => Net_1621 ,
            status_6 => Net_1620 ,
            status_5 => Net_1619 ,
            status_4 => Net_1618 ,
            status_3 => Net_1616 ,
            status_2 => Net_1615 ,
            status_1 => Net_1614 ,
            status_0 => Net_1613 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1114 ,
            status_5 => \PWM_1:PWMUDB:status_5\ ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:tc_i\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1114 ,
            status_5 => \PWM_1:PWMUDB:status_5\ ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:tc_i\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1689 ,
            status_5 => \PWM_3:PWMUDB:status_5\ ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:tc_i\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1689 ,
            status_5 => \PWM_3:PWMUDB:status_5\ ,
            status_3 => \PWM_4:PWMUDB:status_3\ ,
            status_2 => \PWM_4:PWMUDB:tc_i\ ,
            status_0 => \PWM_4:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1686 ,
            status_5 => \PWM_5:PWMUDB:status_5\ ,
            status_3 => \PWM_5:PWMUDB:status_3\ ,
            status_2 => \PWM_5:PWMUDB:tc_i\ ,
            status_0 => \PWM_5:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1686 ,
            status_5 => \PWM_5:PWMUDB:status_5\ ,
            status_3 => \PWM_6:PWMUDB:status_3\ ,
            status_2 => \PWM_6:PWMUDB:tc_i\ ,
            status_0 => \PWM_6:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_7:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1690 ,
            status_5 => \PWM_7:PWMUDB:status_5\ ,
            status_3 => \PWM_7:PWMUDB:status_3\ ,
            status_2 => \PWM_7:PWMUDB:tc_i\ ,
            status_0 => \PWM_7:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_8:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1690 ,
            status_5 => \PWM_7:PWMUDB:status_5\ ,
            status_3 => \PWM_8:PWMUDB:status_3\ ,
            status_2 => \PWM_8:PWMUDB:tc_i\ ,
            status_0 => \PWM_8:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            status_6 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
            status_4 => \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ ,
            status_3 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            status_6 => \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ ,
            status_2 => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ ,
            status_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_1\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
            out => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_2\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            out => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_3\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
            out => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_4\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
            out => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1082 ,
            control_6 => Net_1081 ,
            control_5 => Net_1080 ,
            control_4 => Net_1079 ,
            control_3 => Net_1077 ,
            control_2 => Net_1076 ,
            control_1 => Net_1075 ,
            control_0 => Net_1078 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => Net_1307 ,
            control_2 => Net_1306 ,
            control_1 => Net_1305 ,
            control_0 => Net_1308 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1598 ,
            control_6 => Net_1597 ,
            control_5 => Net_1596 ,
            control_4 => Net_1595 ,
            control_3 => Net_1593 ,
            control_2 => Net_1592 ,
            control_1 => Net_1591 ,
            control_0 => Net_1594 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1114 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1114 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1689 ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1689 ,
            control_7 => \PWM_4:PWMUDB:control_7\ ,
            control_6 => \PWM_4:PWMUDB:control_6\ ,
            control_5 => \PWM_4:PWMUDB:control_5\ ,
            control_4 => \PWM_4:PWMUDB:control_4\ ,
            control_3 => \PWM_4:PWMUDB:control_3\ ,
            control_2 => \PWM_4:PWMUDB:control_2\ ,
            control_1 => \PWM_4:PWMUDB:control_1\ ,
            control_0 => \PWM_4:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1686 ,
            control_7 => \PWM_5:PWMUDB:control_7\ ,
            control_6 => \PWM_5:PWMUDB:control_6\ ,
            control_5 => \PWM_5:PWMUDB:control_5\ ,
            control_4 => \PWM_5:PWMUDB:control_4\ ,
            control_3 => \PWM_5:PWMUDB:control_3\ ,
            control_2 => \PWM_5:PWMUDB:control_2\ ,
            control_1 => \PWM_5:PWMUDB:control_1\ ,
            control_0 => \PWM_5:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1686 ,
            control_7 => \PWM_6:PWMUDB:control_7\ ,
            control_6 => \PWM_6:PWMUDB:control_6\ ,
            control_5 => \PWM_6:PWMUDB:control_5\ ,
            control_4 => \PWM_6:PWMUDB:control_4\ ,
            control_3 => \PWM_6:PWMUDB:control_3\ ,
            control_2 => \PWM_6:PWMUDB:control_2\ ,
            control_1 => \PWM_6:PWMUDB:control_1\ ,
            control_0 => \PWM_6:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_7:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1690 ,
            control_7 => \PWM_7:PWMUDB:control_7\ ,
            control_6 => \PWM_7:PWMUDB:control_6\ ,
            control_5 => \PWM_7:PWMUDB:control_5\ ,
            control_4 => \PWM_7:PWMUDB:control_4\ ,
            control_3 => \PWM_7:PWMUDB:control_3\ ,
            control_2 => \PWM_7:PWMUDB:control_2\ ,
            control_1 => \PWM_7:PWMUDB:control_1\ ,
            control_0 => \PWM_7:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_8:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1690 ,
            control_7 => \PWM_8:PWMUDB:control_7\ ,
            control_6 => \PWM_8:PWMUDB:control_6\ ,
            control_5 => \PWM_8:PWMUDB:control_5\ ,
            control_4 => \PWM_8:PWMUDB:control_4\ ,
            control_3 => \PWM_8:PWMUDB:control_3\ ,
            control_2 => \PWM_8:PWMUDB:control_2\ ,
            control_1 => \PWM_8:PWMUDB:control_1\ ,
            control_0 => \PWM_8:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIS_1:BSPIS:es3:SPISlave:BitCounter\
        PORT MAP (
            clock => Net_636 ,
            count_6 => \SPIS_1:BSPIS:es3:SPISlave:count_6\ ,
            count_5 => \SPIS_1:BSPIS:es3:SPISlave:count_5\ ,
            count_4 => \SPIS_1:BSPIS:es3:SPISlave:count_4\ ,
            count_3 => \SPIS_1:BSPIS:es3:SPISlave:count_3\ ,
            count_2 => \SPIS_1:BSPIS:es3:SPISlave:count_2\ ,
            count_1 => \SPIS_1:BSPIS:es3:SPISlave:count_1\ ,
            count_0 => \SPIS_1:BSPIS:es3:SPISlave:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_183\ ,
            termin => zero ,
            termout => Net_1185 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_107\ ,
            termin => zero ,
            termout => Net_1186 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1148 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1381 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_1160 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    8 :    0 :    8 : 100.00%
Analog clock dividers         :    3 :    1 :    4 :  75.00%
Pins                          :   61 :   11 :   72 :  84.72%
UDB Macrocells                :   54 :  138 :  192 :  28.13%
UDB Unique Pterms             :   52 :  332 :  384 :  13.54%
UDB Total Pterms              :   52 :      :      : 
UDB Datapath Cells            :   17 :    7 :   24 :  70.83%
UDB Status Cells              :   14 :   10 :   24 :  58.33%
             Status Registers :    3 
            StatusI Registers :   10 
                   Sync Cells :    4 (in 1 status cell)
UDB Control Cells             :   12 :   12 :   24 :  50.00%
            Control Registers :   11 
                 Count7 Cells :    1 
DMA Channels                  :    2 :   22 :   24 :   8.33%
Interrupts                    :    4 :   28 :   32 :  12.50%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    4 :    0 :    4 : 100.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    1 :    3 :    4 :  25.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    2 :    0 :    2 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.353ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.431ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_690\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : DELSIG_in(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : IDAC_out_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : In_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : In_10(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : In_11(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : In_12(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : In_13(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : In_14(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : In_15(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : In_16(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : In_17(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : In_18(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : In_19(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : In_2(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : In_3(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : In_4(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : In_5(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : In_6(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : In_7(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : In_8(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : In_9(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Out_1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Out_10(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Out_11(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Out_12(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Out_13(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Out_14(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Out_15(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Out_16(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Out_17(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Out_18(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Out_19(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Out_2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Out_20(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Out_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Out_4(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Out_5(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Out_6(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Out_7(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Out_8(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Out_9(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PWM_out_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PWM_out_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : PWM_out_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PWM_out_4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PWM_out_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PWM_out_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : PWM_out_7(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : PWM_out_8(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SAR_in_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SAR_in_2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SCL_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SDA_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VDAC_out_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VDAC_out_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : WaveDAC_out(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_2:Bypass(0)\ (fixed, SAR-ExtVref)
IO_3@[IOP=(1)][IoId=(3)] : miso(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : mosi(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : sclk(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_2:ADC_SAR\ (fixed, SAR-ExtVref)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8_1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_2:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \WaveDAC8_1:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 62% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : DELSIG_in(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : IDAC_out_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : In_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : In_10(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : In_11(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : In_12(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : In_13(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : In_14(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : In_15(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : In_16(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : In_17(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : In_18(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : In_19(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : In_2(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : In_3(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : In_4(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : In_5(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : In_6(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : In_7(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : In_8(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : In_9(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Out_1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Out_10(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Out_11(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Out_12(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Out_13(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Out_14(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Out_15(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Out_16(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Out_17(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Out_18(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Out_19(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Out_2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Out_20(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Out_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Out_4(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Out_5(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Out_6(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Out_7(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Out_8(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Out_9(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PWM_out_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PWM_out_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : PWM_out_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PWM_out_4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PWM_out_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PWM_out_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : PWM_out_7(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : PWM_out_8(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SAR_in_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SAR_in_2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SCL_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SDA_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VDAC_out_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VDAC_out_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : WaveDAC_out(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_2:Bypass(0)\ (fixed, SAR-ExtVref)
IO_3@[IOP=(1)][IoId=(3)] : miso(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : mosi(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : sclk(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_2:ADC_SAR\ (fixed, SAR-ExtVref)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC8_1:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_2:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC8_1:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.306ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_690\ {
  }
  Net: Net_1145 {
    dsm_0_vplus
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p15_5
    p15_5
  }
  Net: Net_1175 {
    vidac_0_iout
    p0_6_x_vidac_0_iout
    p0_6
  }
  Net: Net_1378 {
    sar_1_vplus
    agr0_x_sar_1_vplus
    agr0
    agl0_x_agr0
    agl0
    agl0_x_p15_4
    p15_4
  }
  Net: Net_1137 {
    sar_0_vplus
    agl7_x_sar_0_vplus
    agl7
    agl7_x_p0_3
    p0_3
  }
  Net: Net_1190 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agl5_x_agr5
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: Net_1553 {
    vidac_1_vout
    amuxbusr_x_vidac_1_vout
    amuxbusr
    amuxbusl_x_amuxbusr
    amuxbusl
    amuxbusl_x_p0_5
    p0_5
  }
  Net: \WaveDAC8_1:BuffAmp:Net_29\ {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: \ADC_DelSig_1:Net_573\ {
  }
  Net: \ADC_DelSig_1:Net_41\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_677\ {
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_215\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_SAR_1:Net_248\ {
    sar_0_vref
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: \ADC_SAR_2:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_2:Net_215\ {
    p0_4
    p0_4_exvref
  }
  Net: \IDAC8_1:Net_124\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: \VDAC8_2:Net_77\ {
  }
  Net: \WaveDAC8_1:Net_189\ {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_opamp_2_vplus
    opamp_2_vplus
  }
  Net: \WaveDAC8_1:VDAC8:Net_77\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_1145
  agl1_x_dsm_0_vplus                               -> Net_1145
  agl1                                             -> Net_1145
  agl1_x_p15_5                                     -> Net_1145
  p15_5                                            -> Net_1145
  vidac_0_iout                                     -> Net_1175
  p0_6_x_vidac_0_iout                              -> Net_1175
  p0_6                                             -> Net_1175
  sar_1_vplus                                      -> Net_1378
  agr0_x_sar_1_vplus                               -> Net_1378
  agr0                                             -> Net_1378
  agl0_x_agr0                                      -> Net_1378
  agl0                                             -> Net_1378
  agl0_x_p15_4                                     -> Net_1378
  p15_4                                            -> Net_1378
  sar_0_vplus                                      -> Net_1137
  agl7_x_sar_0_vplus                               -> Net_1137
  agl7                                             -> Net_1137
  agl7_x_p0_3                                      -> Net_1137
  p0_3                                             -> Net_1137
  vidac_3_vout                                     -> Net_1190
  agr5_x_vidac_3_vout                              -> Net_1190
  agr5                                             -> Net_1190
  agl5_x_agr5                                      -> Net_1190
  agl5                                             -> Net_1190
  agl5_x_p0_1                                      -> Net_1190
  p0_1                                             -> Net_1190
  vidac_1_vout                                     -> Net_1553
  amuxbusr_x_vidac_1_vout                          -> Net_1553
  amuxbusr                                         -> Net_1553
  amuxbusl_x_amuxbusr                              -> Net_1553
  amuxbusl                                         -> Net_1553
  amuxbusl_x_p0_5                                  -> Net_1553
  p0_5                                             -> Net_1553
  p0_0                                             -> \WaveDAC8_1:BuffAmp:Net_29\
  opamp_2_vminus_x_p0_0                            -> \WaveDAC8_1:BuffAmp:Net_29\
  opamp_2_vminus                                   -> \WaveDAC8_1:BuffAmp:Net_29\
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_2                                             -> \ADC_SAR_1:Net_215\
  p0_2_exvref                                      -> \ADC_SAR_1:Net_215\
  sar_0_vref                                       -> \ADC_SAR_1:Net_248\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_248\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_248\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_248\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_248\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_248\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_248\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_248\
  sar_1_vref                                       -> \ADC_SAR_1:Net_248\
  sar_0_vrefhi                                     -> \ADC_SAR_2:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_2:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_2:Net_126\
  p0_4                                             -> \ADC_SAR_2:Net_215\
  p0_4_exvref                                      -> \ADC_SAR_2:Net_215\
  vidac_2_vout                                     -> \WaveDAC8_1:Net_189\
  agl4_x_vidac_2_vout                              -> \WaveDAC8_1:Net_189\
  agl4                                             -> \WaveDAC8_1:Net_189\
  agl4_x_opamp_2_vplus                             -> \WaveDAC8_1:Net_189\
  opamp_2_vplus                                    -> \WaveDAC8_1:Net_189\
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_520\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_520\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_690\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.314ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   35 :   13 :   48 :  72.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.29
                   Pterms :            1.49
               Macrocells :            1.54
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 726, final cost is 726 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :       3.05 :       2.70
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1033, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = Net_1033 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1689 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

statuscell: Name =\Status_Reg_2:sts:sts_reg\
    PORT MAP (
        status_3 => Net_1318 ,
        status_2 => Net_1317 ,
        status_1 => Net_1316 ,
        status_0 => Net_1315 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\PWM_8:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1690 ,
        control_7 => \PWM_8:PWMUDB:control_7\ ,
        control_6 => \PWM_8:PWMUDB:control_6\ ,
        control_5 => \PWM_8:PWMUDB:control_5\ ,
        control_4 => \PWM_8:PWMUDB:control_4\ ,
        control_3 => \PWM_8:PWMUDB:control_3\ ,
        control_2 => \PWM_8:PWMUDB:control_2\ ,
        control_1 => \PWM_8:PWMUDB:control_1\ ,
        control_0 => \PWM_8:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_8:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\
        );
        Output = \PWM_8:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_635 * !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
            + \SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS_1:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_636)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_635
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        status_6 => \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ ,
        status_2 => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ ,
        status_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => Net_1307 ,
        control_2 => Net_1306 ,
        control_1 => Net_1305 ,
        control_0 => Net_1308 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:tx_load\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\
    PORT MAP (
        clock => Net_636 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
        route_si => \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ ,
        f1_load => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
        so_comb => Net_638 ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

count7cell: Name =\SPIS_1:BSPIS:es3:SPISlave:BitCounter\
    PORT MAP (
        clock => Net_636 ,
        count_6 => \SPIS_1:BSPIS:es3:SPISlave:count_6\ ,
        count_5 => \SPIS_1:BSPIS:es3:SPISlave:count_5\ ,
        count_4 => \SPIS_1:BSPIS:es3:SPISlave:count_4\ ,
        count_3 => \SPIS_1:BSPIS:es3:SPISlave:count_3\ ,
        count_2 => \SPIS_1:BSPIS:es3:SPISlave:count_2\ ,
        count_1 => \SPIS_1:BSPIS:es3:SPISlave:count_1\ ,
        count_0 => \SPIS_1:BSPIS:es3:SPISlave:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1689 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_4\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
        out => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_2\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        out => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_3\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
        out => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_8:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_8:PWMUDB:prevCompare1\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_8:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1690 ,
        cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_8:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_8:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_8:PWMUDB:status_3\ ,
        chain_in => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_8:PWMUDB:sP16:pwmdp:u0\

statuscell: Name =\Status_Reg_3:sts:sts_reg\
    PORT MAP (
        status_7 => Net_1621 ,
        status_6 => Net_1620 ,
        status_5 => Net_1619 ,
        status_4 => Net_1618 ,
        status_3 => Net_1616 ,
        status_2 => Net_1615 ,
        status_1 => Net_1614 ,
        status_0 => Net_1613 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Reg_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1598 ,
        control_6 => Net_1597 ,
        control_5 => Net_1596 ,
        control_4 => Net_1595 ,
        control_3 => Net_1593 ,
        control_2 => Net_1592 ,
        control_1 => Net_1591 ,
        control_0 => Net_1594 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_963, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_963 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1689 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
        chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1689 ,
        status_5 => \PWM_3:PWMUDB:status_5\ ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:tc_i\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1689 ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_1\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
        out => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_977, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_977 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        status_6 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
        status_4 => \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ ,
        status_3 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:final_kill_reg\
        );
        Output = \PWM_3:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_3:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_3:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1689 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_4:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
        chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1689 ,
        status_5 => \PWM_3:PWMUDB:status_5\ ,
        status_3 => \PWM_4:PWMUDB:status_3\ ,
        status_2 => \PWM_4:PWMUDB:tc_i\ ,
        status_0 => \PWM_4:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1689 ,
        control_7 => \PWM_4:PWMUDB:control_7\ ,
        control_6 => \PWM_4:PWMUDB:control_6\ ,
        control_5 => \PWM_4:PWMUDB:control_5\ ,
        control_4 => \PWM_4:PWMUDB:control_4\ ,
        control_3 => \PWM_4:PWMUDB:control_3\ ,
        control_2 => \PWM_4:PWMUDB:control_2\ ,
        control_1 => \PWM_4:PWMUDB:control_1\ ,
        control_0 => \PWM_4:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1690 ,
        cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_8:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_8:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1690 ,
        status_5 => \PWM_7:PWMUDB:status_5\ ,
        status_3 => \PWM_8:PWMUDB:status_3\ ,
        status_2 => \PWM_8:PWMUDB:tc_i\ ,
        status_0 => \PWM_8:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_949, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_949 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1114 ,
        status_5 => \PWM_1:PWMUDB:status_5\ ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:tc_i\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1114 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1114 ,
        status_5 => \PWM_1:PWMUDB:status_5\ ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:tc_i\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1082 ,
        control_6 => Net_1081 ,
        control_5 => Net_1080 ,
        control_4 => Net_1079 ,
        control_3 => Net_1077 ,
        control_2 => Net_1076 ,
        control_1 => Net_1075 ,
        control_0 => Net_1078 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1686 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_5:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
        chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1686 ,
        status_5 => \PWM_5:PWMUDB:status_5\ ,
        status_3 => \PWM_5:PWMUDB:status_3\ ,
        status_2 => \PWM_5:PWMUDB:tc_i\ ,
        status_0 => \PWM_5:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1686 ,
        control_7 => \PWM_5:PWMUDB:control_7\ ,
        control_6 => \PWM_5:PWMUDB:control_6\ ,
        control_5 => \PWM_5:PWMUDB:control_5\ ,
        control_4 => \PWM_5:PWMUDB:control_4\ ,
        control_3 => \PWM_5:PWMUDB:control_3\ ,
        control_2 => \PWM_5:PWMUDB:control_2\ ,
        control_1 => \PWM_5:PWMUDB:control_1\ ,
        control_0 => \PWM_5:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_5:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_5:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_5:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:final_kill_reg\
        );
        Output = \PWM_5:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1690 ,
        cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_7:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1686 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_6:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
        chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1686 ,
        status_5 => \PWM_5:PWMUDB:status_5\ ,
        status_3 => \PWM_6:PWMUDB:status_3\ ,
        status_2 => \PWM_6:PWMUDB:tc_i\ ,
        status_0 => \PWM_6:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1063, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1063 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1114 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\WaveDAC8_1:Net_107\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WaveDAC8_1:Net_134\ * Net_1100_local
        );
        Output = \WaveDAC8_1:Net_107\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WaveDAC8_1:Net_134\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1100) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \WaveDAC8_1:Net_134\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WaveDAC8_1:Net_183\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WaveDAC8_1:Net_134\ * Net_1100_local
        );
        Output = \WaveDAC8_1:Net_183\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_991, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_991 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1019, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = Net_1019 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1686 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_7:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:prevCompare1\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_7:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\
        );
        Output = \PWM_7:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_7:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1690 ,
        cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_7:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_7:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_7:PWMUDB:status_3\ ,
        chain_in => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_7:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_7:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1690 ,
        status_5 => \PWM_7:PWMUDB:status_5\ ,
        status_3 => \PWM_7:PWMUDB:status_3\ ,
        status_2 => \PWM_7:PWMUDB:tc_i\ ,
        status_0 => \PWM_7:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_7:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1690 ,
        control_7 => \PWM_7:PWMUDB:control_7\ ,
        control_6 => \PWM_7:PWMUDB:control_6\ ,
        control_5 => \PWM_7:PWMUDB:control_5\ ,
        control_4 => \PWM_7:PWMUDB:control_4\ ,
        control_3 => \PWM_7:PWMUDB:control_3\ ,
        control_2 => \PWM_7:PWMUDB:control_2\ ,
        control_1 => \PWM_7:PWMUDB:control_1\ ,
        control_0 => \PWM_7:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1005, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_1005 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_7:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_7:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_7:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:final_kill_reg\
        );
        Output = \PWM_7:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1686 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_6 => Net_1092 ,
        status_5 => Net_1091 ,
        status_4 => Net_1090 ,
        status_3 => Net_1089 ,
        status_2 => Net_1088 ,
        status_1 => Net_1087 ,
        status_0 => Net_1086 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1686 ,
        control_7 => \PWM_6:PWMUDB:control_7\ ,
        control_6 => \PWM_6:PWMUDB:control_6\ ,
        control_5 => \PWM_6:PWMUDB:control_5\ ,
        control_4 => \PWM_6:PWMUDB:control_4\ ,
        control_3 => \PWM_6:PWMUDB:control_3\ ,
        control_2 => \PWM_6:PWMUDB:control_2\ ,
        control_1 => \PWM_6:PWMUDB:control_1\ ,
        control_0 => \PWM_6:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1381 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_1160 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1148 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_183\ ,
            termin => zero ,
            termout => Net_1185 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_107\ ,
            termin => zero ,
            termout => Net_1186 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = WaveDAC_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WaveDAC_out(0)__PA ,
        analog_term => \WaveDAC8_1:BuffAmp:Net_29\ ,
        pad => WaveDAC_out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VDAC_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VDAC_out_1(0)__PA ,
        analog_term => Net_1190 ,
        pad => VDAC_out_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_215\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SAR_in_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAR_in_2(0)__PA ,
        analog_term => Net_1137 ,
        pad => SAR_in_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_2:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_2:Net_215\ ,
        pad => \ADC_SAR_2:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VDAC_out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VDAC_out_2(0)__PA ,
        analog_term => Net_1553 ,
        pad => VDAC_out_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IDAC_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IDAC_out_1(0)__PA ,
        analog_term => Net_1175 ,
        pad => IDAC_out_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=1]: 
Pin : Name = sclk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sclk(0)__PA ,
        fb => Net_636 ,
        pad => sclk(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => miso(0)__PA ,
        input => Net_638 ,
        pad => miso(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mosi(0)__PA ,
        fb => Net_635 ,
        pad => mosi(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Out_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_13(0)__PA ,
        input => Net_1594 ,
        pad => Out_13(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Out_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_14(0)__PA ,
        input => Net_1591 ,
        pad => Out_14(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Out_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_15(0)__PA ,
        input => Net_1592 ,
        pad => Out_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Out_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_16(0)__PA ,
        input => Net_1593 ,
        pad => Out_16(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Out_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_17(0)__PA ,
        input => Net_1595 ,
        pad => Out_17(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Out_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_18(0)__PA ,
        input => Net_1596 ,
        pad => Out_18(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Out_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_19(0)__PA ,
        input => Net_1597 ,
        pad => Out_19(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Out_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_20(0)__PA ,
        input => Net_1598 ,
        pad => Out_20(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_1(0)__PA ,
        input => Net_1063 ,
        pad => PWM_out_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWM_out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_2(0)__PA ,
        input => Net_949 ,
        pad => PWM_out_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWM_out_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_3(0)__PA ,
        input => Net_963 ,
        pad => PWM_out_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM_out_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_4(0)__PA ,
        input => Net_977 ,
        pad => PWM_out_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM_out_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_5(0)__PA ,
        input => Net_991 ,
        pad => PWM_out_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_out_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_6(0)__PA ,
        input => Net_1005 ,
        pad => PWM_out_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWM_out_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_7(0)__PA ,
        input => Net_1019 ,
        pad => PWM_out_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_out_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_8(0)__PA ,
        input => Net_1033 ,
        pad => PWM_out_8(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = In_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_1(0)__PA ,
        fb => Net_1086 ,
        pad => In_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = In_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_2(0)__PA ,
        fb => Net_1087 ,
        pad => In_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = In_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_3(0)__PA ,
        fb => Net_1088 ,
        pad => In_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = In_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_4(0)__PA ,
        fb => Net_1089 ,
        pad => In_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = In_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_5(0)__PA ,
        fb => Net_1090 ,
        pad => In_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = In_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_6(0)__PA ,
        fb => Net_1091 ,
        pad => In_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = In_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_7(0)__PA ,
        fb => Net_1092 ,
        pad => In_7(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Out_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_9(0)__PA ,
        input => Net_1308 ,
        pad => Out_9(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Out_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_10(0)__PA ,
        input => Net_1305 ,
        pad => Out_10(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Out_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_11(0)__PA ,
        input => Net_1306 ,
        pad => Out_11(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Out_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_12(0)__PA ,
        input => Net_1307 ,
        pad => Out_12(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = In_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_8(0)__PA ,
        fb => Net_1315 ,
        pad => In_8(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = In_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_9(0)__PA ,
        fb => Net_1316 ,
        pad => In_9(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = In_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_10(0)__PA ,
        fb => Net_1317 ,
        pad => In_10(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = In_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_11(0)__PA ,
        fb => Net_1318 ,
        pad => In_11(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = In_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_12(0)__PA ,
        fb => Net_1613 ,
        pad => In_12(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = In_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_13(0)__PA ,
        fb => Net_1614 ,
        pad => In_13(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = In_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_14(0)__PA ,
        fb => Net_1615 ,
        pad => In_14(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = In_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_15(0)__PA ,
        fb => Net_1616 ,
        pad => In_15(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = In_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_16(0)__PA ,
        fb => Net_1618 ,
        pad => In_16(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = In_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_17(0)__PA ,
        fb => Net_1619 ,
        pad => In_17(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = In_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_18(0)__PA ,
        fb => Net_1620 ,
        pad => In_18(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = In_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_19(0)__PA ,
        fb => Net_1621 ,
        pad => In_19(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_1(0)__PA ,
        input => Net_1078 ,
        pad => Out_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_2(0)__PA ,
        input => Net_1075 ,
        pad => Out_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Out_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_3(0)__PA ,
        input => Net_1076 ,
        pad => Out_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Out_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_4(0)__PA ,
        input => Net_1077 ,
        pad => Out_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Out_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_5(0)__PA ,
        input => Net_1079 ,
        pad => Out_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Out_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_6(0)__PA ,
        input => Net_1080 ,
        pad => Out_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Out_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_7(0)__PA ,
        input => Net_1081 ,
        pad => Out_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Out_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_8(0)__PA ,
        input => Net_1082 ,
        pad => Out_8(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = SAR_in_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAR_in_1(0)__PA ,
        analog_term => Net_1378 ,
        pad => SAR_in_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DELSIG_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DELSIG_in(0)__PA ,
        analog_term => Net_1145 ,
        pad => DELSIG_in(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_1114 ,
            dclk_0 => Net_1114_local ,
            dclk_glb_1 => Net_1100 ,
            dclk_1 => Net_1100_local ,
            dclk_glb_2 => Net_1690 ,
            dclk_2 => Net_1690_local ,
            dclk_glb_3 => Net_1686 ,
            dclk_3 => Net_1686_local ,
            dclk_glb_4 => \ADC_DelSig_1:Net_93\ ,
            dclk_4 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_5 => Net_1689 ,
            dclk_5 => Net_1689_local ,
            dclk_glb_6 => Net_1856 ,
            dclk_6 => Net_1856_local ,
            aclk_glb_0 => \ADC_SAR_2:Net_221\ ,
            aclk_0 => \ADC_SAR_2:Net_221_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_2:Net_221_adig\ ,
            clk_a_dig_0 => \ADC_SAR_2:Net_221_adig_local\ ,
            aclk_glb_1 => \ADC_SAR_1:Net_221\ ,
            aclk_1 => \ADC_SAR_1:Net_221_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_1:Net_221_adig\ ,
            clk_a_dig_1 => \ADC_SAR_1:Net_221_adig_local\ ,
            dclk_glb_7 => \SPIS_1:Net_81\ ,
            dclk_7 => \SPIS_1:Net_81_local\ ,
            aclk_glb_2 => \ADC_DelSig_1:Net_488\ ,
            aclk_2 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_2 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_2 => \ADC_DelSig_1:Net_488_adig_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_1145 ,
            vminus => \ADC_DelSig_1:Net_520\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_573\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_41\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_677\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_1148 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\IDAC8_1:viDAC8\
        PORT MAP (
            vout => \IDAC8_1:Net_124\ ,
            iout => Net_1175 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\VDAC8_2:viDAC8\
        PORT MAP (
            vout => Net_1553 ,
            iout => \VDAC8_2:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\WaveDAC8_1:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_1100_local ,
            vout => \WaveDAC8_1:Net_189\ ,
            iout => \WaveDAC8_1:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_1190 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(OpAmp,0)]: 
    Opamp Block @ [FFB(OpAmp,2)]: 
    abufcell: Name =\WaveDAC8_1:BuffAmp:ABuf\
        PORT MAP (
            vplus => \WaveDAC8_1:Net_189\ ,
            vminus => \WaveDAC8_1:BuffAmp:Net_29\ ,
            vout => \WaveDAC8_1:BuffAmp:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ [FFB(Vref,13)]: 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_2:ADC_SAR\
        PORT MAP (
            vplus => Net_1137 ,
            vminus => \ADC_SAR_2:Net_126\ ,
            ext_pin => \ADC_SAR_2:Net_215\ ,
            vrefhi_out => \ADC_SAR_2:Net_126\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clock => \ADC_SAR_2:Net_221\ ,
            pump_clock => \ADC_SAR_2:Net_221\ ,
            irq => \ADC_SAR_2:Net_252\ ,
            next => Net_1163 ,
            data_out_udb_11 => \ADC_SAR_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_2:Net_207_0\ ,
            eof_udb => Net_1160 );
        Properties:
        {
            cy_registers = ""
        }
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_1378 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_215\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clock => \ADC_SAR_1:Net_221\ ,
            pump_clock => \ADC_SAR_1:Net_221\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_1384 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_1381 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_690\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |        WaveDAC_out(0) | Analog(\WaveDAC8_1:BuffAmp:Net_29\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |         VDAC_out_1(0) | Analog(Net_1190)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_215\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           SAR_in_2(0) | Analog(Net_1137)
     |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_2:Bypass(0)\ | Analog(\ADC_SAR_2:Net_215\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         VDAC_out_2(0) | Analog(Net_1553)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         IDAC_out_1(0) | Analog(Net_1175)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   1 |   1 |     * |      NONE |     HI_Z_DIGITAL |               sclk(0) | FB(Net_636)
     |   3 |     * |      NONE |         CMOS_OUT |               miso(0) | In(Net_638)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |               mosi(0) | FB(Net_635)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |              SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |              SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |             Out_13(0) | In(Net_1594)
     |   1 |     * |      NONE |         CMOS_OUT |             Out_14(0) | In(Net_1591)
     |   2 |     * |      NONE |         CMOS_OUT |             Out_15(0) | In(Net_1592)
     |   3 |     * |      NONE |         CMOS_OUT |             Out_16(0) | In(Net_1593)
     |   4 |     * |      NONE |         CMOS_OUT |             Out_17(0) | In(Net_1595)
     |   5 |     * |      NONE |         CMOS_OUT |             Out_18(0) | In(Net_1596)
     |   6 |     * |      NONE |         CMOS_OUT |             Out_19(0) | In(Net_1597)
     |   7 |     * |      NONE |         CMOS_OUT |             Out_20(0) | In(Net_1598)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |          PWM_out_1(0) | In(Net_1063)
     |   1 |     * |      NONE |         CMOS_OUT |          PWM_out_2(0) | In(Net_949)
     |   2 |     * |      NONE |         CMOS_OUT |          PWM_out_3(0) | In(Net_963)
     |   3 |     * |      NONE |         CMOS_OUT |          PWM_out_4(0) | In(Net_977)
     |   4 |     * |      NONE |         CMOS_OUT |          PWM_out_5(0) | In(Net_991)
     |   5 |     * |      NONE |         CMOS_OUT |          PWM_out_6(0) | In(Net_1005)
     |   6 |     * |      NONE |         CMOS_OUT |          PWM_out_7(0) | In(Net_1019)
     |   7 |     * |      NONE |         CMOS_OUT |          PWM_out_8(0) | In(Net_1033)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |               In_1(0) | FB(Net_1086)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |               In_2(0) | FB(Net_1087)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |               In_3(0) | FB(Net_1088)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |               In_4(0) | FB(Net_1089)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |               In_5(0) | FB(Net_1090)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |               In_6(0) | FB(Net_1091)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |               In_7(0) | FB(Net_1092)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |              Out_9(0) | In(Net_1308)
     |   1 |     * |      NONE |         CMOS_OUT |             Out_10(0) | In(Net_1305)
     |   2 |     * |      NONE |         CMOS_OUT |             Out_11(0) | In(Net_1306)
     |   3 |     * |      NONE |         CMOS_OUT |             Out_12(0) | In(Net_1307)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |               In_8(0) | FB(Net_1315)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |               In_9(0) | FB(Net_1316)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |              In_10(0) | FB(Net_1317)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |              In_11(0) | FB(Net_1318)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |              In_12(0) | FB(Net_1613)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |              In_13(0) | FB(Net_1614)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |              In_14(0) | FB(Net_1615)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |              In_15(0) | FB(Net_1616)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |              In_16(0) | FB(Net_1618)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |              In_17(0) | FB(Net_1619)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |              In_18(0) | FB(Net_1620)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |              In_19(0) | FB(Net_1621)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |              Out_1(0) | In(Net_1078)
     |   1 |     * |      NONE |         CMOS_OUT |              Out_2(0) | In(Net_1075)
     |   2 |     * |      NONE |         CMOS_OUT |              Out_3(0) | In(Net_1076)
     |   3 |     * |      NONE |         CMOS_OUT |              Out_4(0) | In(Net_1077)
     |   4 |     * |      NONE |         CMOS_OUT |              Out_5(0) | In(Net_1079)
     |   5 |     * |      NONE |         CMOS_OUT |              Out_6(0) | In(Net_1080)
     |   6 |     * |      NONE |         CMOS_OUT |              Out_7(0) | In(Net_1081)
     |   7 |     * |      NONE |         CMOS_OUT |              Out_8(0) | In(Net_1082)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
  15 |   4 |     * |      NONE |      HI_Z_ANALOG |           SAR_in_1(0) | Analog(Net_1378)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          DELSIG_in(0) | Analog(Net_1145)
--------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0038: The pin named VDAC_out_1(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0040: The pin named \ADC_SAR_1:Bypass(0)\ at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named SAR_in_2(0) at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named \ADC_SAR_2:Bypass(0)\ at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named VDAC_out_2(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0039: The pin named PWM_out_1(0) at location P3[0] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named PWM_out_2(0) at location P3[1] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0040: The pin named PWM_out_3(0) at location P3[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named PWM_out_4(0) at location P3[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named PWM_out_5(0) at location P3[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named PWM_out_6(0) at location P3[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0038: The pin named PWM_out_7(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named PWM_out_8(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named Out_1(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Info: plm.M0038: The pin named Out_2(0) at location P12[1] prevents usage of special purposes: I2C:SDA. (App=cydsfit)
Info: plm.M0038: The pin named Out_5(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Info: plm.M0038: The pin named Out_6(0) at location P12[5] prevents usage of special purposes: I2C:SDA. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.013ms
Digital Placement phase: Elapsed time ==> 2s.672ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 3s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.108ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: PSoC_2_Pi_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( sclk(0)/fb ). (File=C:\Users\Robert\workspace\embedit_git\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi_timing.html)
Timing report is in PSoC_2_Pi_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.842ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.439ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.508ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.541ms
API generation phase: Elapsed time ==> 2s.940ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.001ms
