`timescale 1ns/ 100ps
module tb_fulladd();
reg x,y,z;
reg n1,n2,n3;
wire cout,sum;
fulladd test(x,y,z,sum,cout);
initial
begin
	x=0; y=0; z=0;
#100	x=1; y=0; z=0;
#100	x=0; y=1; z=0;
#100	x=1; y=1; z=0;
#100	x=0; y=0; z=1;
#100	x=1; y=0; z=1;
#100	x=0; y=1; z=1;
#100	x=1; y=1; z=1;
end
endmodule