****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-nets
	-nworst 10
	-slack_lesser_than 100.0000
	-max_paths 1000
	-transition_time
	-capacitance
	-sort_by slack
	-include_hierarchical_pins
Design : RAM128
Version: T-2022.03-SP3
Date   : Thu Oct 13 13:04:57 2022
****************************************


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0007 &  26.3328 f
  data arrival time                                                                                                                          26.3328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3802


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0009 &  26.3330 f
  data arrival time                                                                                                                          26.3330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3804


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0010 &  26.3331 f
  data arrival time                                                                                                                          26.3331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3805


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0012 &  26.3332 f
  data arrival time                                                                                                                          26.3332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3806


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0013 &  26.3333 f
  data arrival time                                                                                                                          26.3333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3808


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0014 &  26.3335 f
  data arrival time                                                                                                                          26.3335

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3335
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3809


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0015 &  26.3336 f
  data arrival time                                                                                                                          26.3336

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3336
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3810


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0016 &  26.3337 f
  data arrival time                                                                                                                          26.3337

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3337
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3811


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0017 &  26.3338 f
  data arrival time                                                                                                                          26.3338

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3338
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3812


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0018 &  26.3339 f
  data arrival time                                                                                                                          26.3339

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3339
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3813


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0019 &  26.3340 f
  data arrival time                                                                                                                          26.3340

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3340
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3814


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0645     0.0020 &  26.3341 f
  data arrival time                                                                                                                          26.3341

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3341
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3816


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0022 &  26.3342 f
  data arrival time                                                                                                                          26.3342

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3342
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3817


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0022 &  26.3343 f
  data arrival time                                                                                                                          26.3343

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3343
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3817


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0023 &  26.3344 f
  data arrival time                                                                                                                          26.3344

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3344
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3819


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0645     0.0023 &  26.3344 f
  data arrival time                                                                                                                          26.3344

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3344
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3819


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0024 &  26.3345 f
  data arrival time                                                                                                                          26.3345

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3345
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3819


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0025 &  26.3345 f
  data arrival time                                                                                                                          26.3345

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3345
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3820


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0025 &  26.3346 f
  data arrival time                                                                                                                          26.3346

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3346
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3820


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0026 &  26.3347 f
  data arrival time                                                                                                                          26.3347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3821


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0026 &  26.3347 f
  data arrival time                                                                                                                          26.3347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3821


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0027 &  26.3348 f
  data arrival time                                                                                                                          26.3348

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3348
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3822


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0027 &  26.3348 f
  data arrival time                                                                                                                          26.3348

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3348
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3822


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3348 f
  data arrival time                                                                                                                          26.3348

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3348
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3823


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3349 f
  data arrival time                                                                                                                          26.3349

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3349
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3823


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3349 f
  data arrival time                                                                                                                          26.3349

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3349
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3823


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3349 f
  data arrival time                                                                                                                          26.3349

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3349
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3823


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0029 &  26.3349 f
  data arrival time                                                                                                                          26.3349

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3349
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3824


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0029 &  26.3350 f
  data arrival time                                                                                                                          26.3350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3824


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0029 &  26.3350 f
  data arrival time                                                                                                                          26.3350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3824


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0029 &  26.3350 f
  data arrival time                                                                                                                          26.3350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3824


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1833 &  26.3321 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0649 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0029 &  26.3350 f
  data arrival time                                                                                                                          26.3350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3824


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0006 &  26.3367 f
  data arrival time                                                                                                                          26.3367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3840


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0007 &  26.3369 f
  data arrival time                                                                                                                          26.3369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3842


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0006 &  26.3369 f
  data arrival time                                                                                                                          26.3369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3843


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0009 &  26.3370 f
  data arrival time                                                                                                                          26.3370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3843


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0010 &  26.3371 f
  data arrival time                                                                                                                          26.3371

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3371
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3844


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0008 &  26.3370 f
  data arrival time                                                                                                                          26.3370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3845


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0012 &  26.3373 f
  data arrival time                                                                                                                          26.3373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3846


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0009 &  26.3372 f
  data arrival time                                                                                                                          26.3372

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3372
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3846


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0013 &  26.3374 f
  data arrival time                                                                                                                          26.3374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3847


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0011 &  26.3373 f
  data arrival time                                                                                                                          26.3373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3847


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0014 &  26.3375 f
  data arrival time                                                                                                                          26.3375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3848


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0012 &  26.3374 f
  data arrival time                                                                                                                          26.3374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3849


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0015 &  26.3376 f
  data arrival time                                                                                                                          26.3376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3849


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0013 &  26.3376 f
  data arrival time                                                                                                                          26.3376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3850


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0016 &  26.3377 f
  data arrival time                                                                                                                          26.3377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3850


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0014 &  26.3377 f
  data arrival time                                                                                                                          26.3377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3851


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0017 &  26.3378 f
  data arrival time                                                                                                                          26.3378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3851


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0015 &  26.3378 f
  data arrival time                                                                                                                          26.3378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3852


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0018 &  26.3379 f
  data arrival time                                                                                                                          26.3379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3852


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0016 &  26.3379 f
  data arrival time                                                                                                                          26.3379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3853


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0642     0.0019 &  26.3380 f
  data arrival time                                                                                                                          26.3380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3854


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0017 &  26.3380 f
  data arrival time                                                                                                                          26.3380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3854


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0021 &  26.3382 f
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3855


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0020 &  26.3382 f
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3855


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0018 &  26.3381 f
  data arrival time                                                                                                                          26.3381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3855


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0021 &  26.3383 f
  data arrival time                                                                                                                          26.3383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3856


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0645     0.0019 &  26.3382 f
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3857


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0642     0.0022 &  26.3383 f
  data arrival time                                                                                                                          26.3383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3857


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0023 &  26.3384 f
  data arrival time                                                                                                                          26.3384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3857


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0023 &  26.3385 f
  data arrival time                                                                                                                          26.3385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3858


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0645     0.0021 &  26.3383 f
  data arrival time                                                                                                                          26.3383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3858


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0021 &  26.3384 f
  data arrival time                                                                                                                          26.3384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3858


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0024 &  26.3385 f
  data arrival time                                                                                                                          26.3385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3858


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0025 &  26.3386 f
  data arrival time                                                                                                                          26.3386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3859


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0645     0.0022 &  26.3384 f
  data arrival time                                                                                                                          26.3384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3859


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0025 &  26.3386 f
  data arrival time                                                                                                                          26.3386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3859


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0025 &  26.3387 f
  data arrival time                                                                                                                          26.3387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3860


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0646     0.0023 &  26.3385 f
  data arrival time                                                                                                                          26.3385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3860


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0023 &  26.3386 f
  data arrival time                                                                                                                          26.3386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3860


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0026 &  26.3387 f
  data arrival time                                                                                                                          26.3387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3860


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0026 &  26.3387 f
  data arrival time                                                                                                                          26.3387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3861


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0024 &  26.3386 f
  data arrival time                                                                                                                          26.3386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3861


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0027 &  26.3388 f
  data arrival time                                                                                                                          26.3388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3861


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0027 &  26.3388 f
  data arrival time                                                                                                                          26.3388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3861


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0024 &  26.3387 f
  data arrival time                                                                                                                          26.3387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3861


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0027 &  26.3388 f
  data arrival time                                                                                                                          26.3388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3861


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0027 &  26.3389 f
  data arrival time                                                                                                                          26.3389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3862


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0028 &  26.3389 f
  data arrival time                                                                                                                          26.3389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3862


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0025 &  26.3387 f
  data arrival time                                                                                                                          26.3387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3862


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0028 &  26.3389 f
  data arrival time                                                                                                                          26.3389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3862


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0028 &  26.3389 f
  data arrival time                                                                                                                          26.3389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3862


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0638     0.1873 &  26.3361 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0646 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0028 &  26.3389 f
  data arrival time                                                                                                                          26.3389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3862


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0025 &  26.3388 f
  data arrival time                                                                                                                          26.3388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3862


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0026 &  26.3388 f
  data arrival time                                                                                                                          26.3388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3863


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0026 &  26.3389 f
  data arrival time                                                                                                                          26.3389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3863


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0027 &  26.3389 f
  data arrival time                                                                                                                          26.3389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3864


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0027 &  26.3390 f
  data arrival time                                                                                                                          26.3390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3864


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0027 &  26.3390 f
  data arrival time                                                                                                                          26.3390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3864


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0028 &  26.3390 f
  data arrival time                                                                                                                          26.3390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3864


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0028 &  26.3390 f
  data arrival time                                                                                                                          26.3390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3865


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0028 &  26.3390 f
  data arrival time                                                                                                                          26.3390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3865


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0028 &  26.3391 f
  data arrival time                                                                                                                          26.3391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3865


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0028 &  26.3391 f
  data arrival time                                                                                                                          26.3391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3865


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0642     0.1852 &  26.3362 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0652 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0028 &  26.3391 f
  data arrival time                                                                                                                          26.3391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3865


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0642     0.0007 &  26.3394 f
  data arrival time                                                                                                                          26.3394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3868


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0642     0.0008 &  26.3396 f
  data arrival time                                                                                                                          26.3396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3870


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0009 &  26.3397 f
  data arrival time                                                                                                                          26.3397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3871


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0011 &  26.3399 f
  data arrival time                                                                                                                          26.3399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3873


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0012 &  26.3400 f
  data arrival time                                                                                                                          26.3400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3874


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0013 &  26.3401 f
  data arrival time                                                                                                                          26.3401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3875


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0014 &  26.3402 f
  data arrival time                                                                                                                          26.3402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3876


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0006 &  26.3403 f
  data arrival time                                                                                                                          26.3403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3877


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0016 &  26.3403 f
  data arrival time                                                                                                                          26.3403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3878


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0008 &  26.3405 f
  data arrival time                                                                                                                          26.3405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3878


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0017 &  26.3404 f
  data arrival time                                                                                                                          26.3404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3879


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0009 &  26.3406 f
  data arrival time                                                                                                                          26.3406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3879


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0018 &  26.3406 f
  data arrival time                                                                                                                          26.3406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3880


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0019 &  26.3406 f
  data arrival time                                                                                                                          26.3406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3881


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0010 &  26.3407 f
  data arrival time                                                                                                                          26.3407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3881


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0645     0.0020 &  26.3407 f
  data arrival time                                                                                                                          26.3407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3882


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0012 &  26.3409 f
  data arrival time                                                                                                                          26.3409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3882


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0013 &  26.3410 f
  data arrival time                                                                                                                          26.3410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0473    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3883


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0021 &  26.3409 f
  data arrival time                                                                                                                          26.3409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3883


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0021 &  26.3409 f
  data arrival time                                                                                                                          26.3409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3883


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0014 &  26.3411 f
  data arrival time                                                                                                                          26.3411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9527
  data required time                                                                                                                         24.9527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9527
  data arrival time                                                                                                                         -26.3411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3885


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0644     0.0023 &  26.3411 f
  data arrival time                                                                                                                          26.3411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3885


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0645     0.0023 &  26.3411 f
  data arrival time                                                                                                                          26.3411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0475    24.9525
  data required time                                                                                                                         24.9525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9525
  data arrival time                                                                                                                         -26.3411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3885


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0023 &  26.3411 f
  data arrival time                                                                                                                          26.3411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3885


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0015 &  26.3412 f
  data arrival time                                                                                                                          26.3412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3886


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0024 &  26.3412 f
  data arrival time                                                                                                                          26.3412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3886


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0025 &  26.3412 f
  data arrival time                                                                                                                          26.3412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3887


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0016 &  26.3413 f
  data arrival time                                                                                                                          26.3413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3887


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0025 &  26.3413 f
  data arrival time                                                                                                                          26.3413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3887


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0026 &  26.3413 f
  data arrival time                                                                                                                          26.3413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3888


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0017 &  26.3414 f
  data arrival time                                                                                                                          26.3414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3888


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0026 &  26.3414 f
  data arrival time                                                                                                                          26.3414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3888


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0027 &  26.3414 f
  data arrival time                                                                                                                          26.3414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3889


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0018 &  26.3415 f
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3889


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0027 &  26.3415 f
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3889


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0027 &  26.3415 f
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3889


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3415 f
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3890


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3416 f
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3890


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3416 f
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3890


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0019 &  26.3416 f
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3890


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3416 f
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3890


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3416 f
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3890


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3416 f
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3890


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0641     0.1900 &  26.3388 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0650 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0028 &  26.3416 f
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3890


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0021 &  26.3418 f
  data arrival time                                                                                                                          26.3418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3891


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0642     0.0021 &  26.3418 f
  data arrival time                                                                                                                          26.3418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3892


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0642     0.0021 &  26.3419 f
  data arrival time                                                                                                                          26.3419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3892


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0022 &  26.3419 f
  data arrival time                                                                                                                          26.3419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3893


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0023 &  26.3420 f
  data arrival time                                                                                                                          26.3420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3894


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0023 &  26.3421 f
  data arrival time                                                                                                                          26.3421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3894


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0024 &  26.3421 f
  data arrival time                                                                                                                          26.3421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3895


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0025 &  26.3422 f
  data arrival time                                                                                                                          26.3422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3895


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0025 &  26.3422 f
  data arrival time                                                                                                                          26.3422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3896


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0026 &  26.3423 f
  data arrival time                                                                                                                          26.3423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3896


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0026 &  26.3423 f
  data arrival time                                                                                                                          26.3423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3897


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0026 &  26.3424 f
  data arrival time                                                                                                                          26.3424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3897


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0027 &  26.3424 f
  data arrival time                                                                                                                          26.3424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3898


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0027 &  26.3424 f
  data arrival time                                                                                                                          26.3424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3898


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0027 &  26.3424 f
  data arrival time                                                                                                                          26.3424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3898


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0028 &  26.3425 f
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3898


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0028 &  26.3425 f
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3898


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0028 &  26.3425 f
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3899


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0028 &  26.3425 f
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3899


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0073 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0647     0.1488 &  26.1488 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0619 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0640     0.1909 &  26.3397 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0648 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0028 &  26.3425 f
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0474    24.9526
  data required time                                                                                                                         24.9526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9526
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3899


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0006 &  26.3427 f
  data arrival time                                                                                                                          26.3427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3905


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0008 &  26.3428 f
  data arrival time                                                                                                                          26.3428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3906


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0009 &  26.3430 f
  data arrival time                                                                                                                          26.3430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3908


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0010 &  26.3431 f
  data arrival time                                                                                                                          26.3431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3909


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0012 &  26.3432 f
  data arrival time                                                                                                                          26.3432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3910


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0013 &  26.3433 f
  data arrival time                                                                                                                          26.3433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3912


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0014 &  26.3435 f
  data arrival time                                                                                                                          26.3435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3913


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0015 &  26.3436 f
  data arrival time                                                                                                                          26.3436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3914


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0017 &  26.3437 f
  data arrival time                                                                                                                          26.3437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3915


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0017 &  26.3438 f
  data arrival time                                                                                                                          26.3438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3916


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0019 &  26.3439 f
  data arrival time                                                                                                                          26.3439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3917


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0657     0.0019 &  26.3440 f
  data arrival time                                                                                                                          26.3440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0479    24.9521
  data required time                                                                                                                         24.9521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9521
  data arrival time                                                                                                                         -26.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3919


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0021 &  26.3442 f
  data arrival time                                                                                                                          26.3442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3920


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0021 &  26.3442 f
  data arrival time                                                                                                                          26.3442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3920


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0022 &  26.3442 f
  data arrival time                                                                                                                          26.3442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0479    24.9521
  data required time                                                                                                                         24.9521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9521
  data arrival time                                                                                                                         -26.3442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3921


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0657     0.0023 &  26.3443 f
  data arrival time                                                                                                                          26.3443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0479    24.9521
  data required time                                                                                                                         24.9521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9521
  data arrival time                                                                                                                         -26.3443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3922


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0023 &  26.3444 f
  data arrival time                                                                                                                          26.3444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3922


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0024 &  26.3445 f
  data arrival time                                                                                                                          26.3445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3923


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0025 &  26.3445 f
  data arrival time                                                                                                                          26.3445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3923


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0006 &  26.3448 f
  data arrival time                                                                                                                          26.3448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3923


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0025 &  26.3446 f
  data arrival time                                                                                                                          26.3446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3924


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0026 &  26.3446 f
  data arrival time                                                                                                                          26.3446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3925


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0026 &  26.3447 f
  data arrival time                                                                                                                          26.3447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3925


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0008 &  26.3449 f
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3925


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0027 &  26.3447 f
  data arrival time                                                                                                                          26.3447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3926


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0027 &  26.3448 f
  data arrival time                                                                                                                          26.3448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3926


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0656     0.0028 &  26.3448 f
  data arrival time                                                                                                                          26.3448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3926


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0009 &  26.3450 f
  data arrival time                                                                                                                          26.3450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3926


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0028 &  26.3448 f
  data arrival time                                                                                                                          26.3448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3927


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0028 &  26.3449 f
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3927


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0028 &  26.3449 f
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3927


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0029 &  26.3449 f
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3927


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0029 &  26.3449 f
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3927


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0029 &  26.3449 f
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3927


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0654     0.1910 &  26.3420 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0672 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0029 &  26.3449 f
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0478    24.9522
  data required time                                                                                                                         24.9522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9522
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3927


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0011 &  26.3452 f
  data arrival time                                                                                                                          26.3452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3928


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0012 &  26.3453 f
  data arrival time                                                                                                                          26.3453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3929


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0013 &  26.3454 f
  data arrival time                                                                                                                          26.3454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3931


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0014 &  26.3455 f
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3932


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0016 &  26.3457 f
  data arrival time                                                                                                                          26.3457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3933


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0017 &  26.3458 f
  data arrival time                                                                                                                          26.3458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3934


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0018 &  26.3459 f
  data arrival time                                                                                                                          26.3459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3935


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0019 &  26.3460 f
  data arrival time                                                                                                                          26.3460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3936


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0006 &  26.3461 f
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3937


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0651     0.0020 &  26.3461 f
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0477    24.9523
  data required time                                                                                                                         24.9523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9523
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3938


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0007 &  26.3462 f
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3938


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0021 &  26.3462 f
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0477    24.9523
  data required time                                                                                                                         24.9523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9523
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3939


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0022 &  26.3463 f
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3939


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0009 &  26.3463 f
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3940


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0023 &  26.3464 f
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0477    24.9523
  data required time                                                                                                                         24.9523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9523
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3941


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0651     0.0023 &  26.3464 f
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0477    24.9523
  data required time                                                                                                                         24.9523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9523
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3941


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0010 &  26.3465 f
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3941


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0024 &  26.3465 f
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3941


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0024 &  26.3465 f
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3942


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0025 &  26.3466 f
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3942


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0012 &  26.3466 f
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3942


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0025 &  26.3467 f
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3943


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0026 &  26.3467 f
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3943


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0013 &  26.3467 f
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3943


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0026 &  26.3468 f
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3944


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0027 &  26.3468 f
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3944


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0027 &  26.3468 f
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3945


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0014 &  26.3468 f
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3945


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0027 &  26.3469 f
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3945


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0028 &  26.3469 f
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3945


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0028 &  26.3469 f
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3945


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0028 &  26.3469 f
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3946


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0028 &  26.3470 f
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3946


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0015 &  26.3469 f
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3946


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0029 &  26.3470 f
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3946


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0029 &  26.3470 f
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3946


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1930 &  26.3441 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0661 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0649     0.0029 &  26.3470 f
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3946


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0016 &  26.3471 f
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3947


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0017 &  26.3472 f
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3948


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0018 &  26.3473 f
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3949


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0652     0.0019 &  26.3474 f
  data arrival time                                                                                                                          26.3474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0477    24.9523
  data required time                                                                                                                         24.9523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9523
  data arrival time                                                                                                                         -26.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3950


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0021 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3952


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0651     0.0021 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0477    24.9523
  data required time                                                                                                                         24.9523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9523
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3952


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0651     0.0022 &  26.3476 f
  data arrival time                                                                                                                          26.3476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0477    24.9523
  data required time                                                                                                                         24.9523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9523
  data arrival time                                                                                                                         -26.3476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3953


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0651     0.0022 &  26.3477 f
  data arrival time                                                                                                                          26.3477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0477    24.9523
  data required time                                                                                                                         24.9523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9523
  data arrival time                                                                                                                         -26.3477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3954


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0023 &  26.3478 f
  data arrival time                                                                                                                          26.3478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3954


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0024 &  26.3478 f
  data arrival time                                                                                                                          26.3478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3955


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0024 &  26.3479 f
  data arrival time                                                                                                                          26.3479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3955


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0025 &  26.3479 f
  data arrival time                                                                                                                          26.3479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3956


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0025 &  26.3480 f
  data arrival time                                                                                                                          26.3480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3956


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0026 &  26.3480 f
  data arrival time                                                                                                                          26.3480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3957


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0027 &  26.3481 f
  data arrival time                                                                                                                          26.3481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3957


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0027 &  26.3481 f
  data arrival time                                                                                                                          26.3481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3958


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0027 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3958


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0027 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3958


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0028 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3959


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0028 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3959


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0028 &  26.3483 f
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3959


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0028 &  26.3483 f
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3959


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0028 &  26.3483 f
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3959


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0075 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0682     0.1511 &  26.1511 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0672 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0648     0.1944 &  26.3454 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0662 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0650     0.0028 &  26.3483 f
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0476    24.9524
  data required time                                                                                                                         24.9524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9524
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3959


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0056 &  26.3444 f
  data arrival time                                                                                                                          26.3444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3963


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0058 &  26.3446 f
  data arrival time                                                                                                                          26.3446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3965


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0059 &  26.3447 f
  data arrival time                                                                                                                          26.3447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3966


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0061 &  26.3452 f
  data arrival time                                                                                                                          26.3452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3968


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0060 &  26.3449 f
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3968


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0062 &  26.3450 f
  data arrival time                                                                                                                          26.3450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3969


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0063 &  26.3451 f
  data arrival time                                                                                                                          26.3451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3970


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0064 &  26.3455 f
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3971


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0783     0.0064 &  26.3452 f
  data arrival time                                                                                                                          26.3452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0520    24.9480
  data required time                                                                                                                         24.9480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9480
  data arrival time                                                                                                                         -26.3452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3972


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0066 &  26.3456 f
  data arrival time                                                                                                                          26.3456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3972


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0066 &  26.3454 f
  data arrival time                                                                                                                          26.3454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3974


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0067 &  26.3458 f
  data arrival time                                                                                                                          26.3458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3974


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0066 &  26.3455 f
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3974


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0068 &  26.3459 f
  data arrival time                                                                                                                          26.3459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3975


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0782     0.0067 &  26.3456 f
  data arrival time                                                                                                                          26.3456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0520    24.9480
  data required time                                                                                                                         24.9480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9480
  data arrival time                                                                                                                         -26.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3975


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0783     0.0068 &  26.3456 f
  data arrival time                                                                                                                          26.3456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0520    24.9480
  data required time                                                                                                                         24.9480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9480
  data arrival time                                                                                                                         -26.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3976


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0069 &  26.3458 f
  data arrival time                                                                                                                          26.3458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3977


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0773     0.0070 &  26.3460 f
  data arrival time                                                                                                                          26.3460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3977


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0070 &  26.3458 f
  data arrival time                                                                                                                          26.3458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3978


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0071 &  26.3459 f
  data arrival time                                                                                                                          26.3459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3979


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0772     0.0071 &  26.3462 f
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3979


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0772     0.0072 &  26.3463 f
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3979


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0072 &  26.3460 f
  data arrival time                                                                                                                          26.3460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3979


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0773     0.0073 &  26.3463 f
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3980


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0073 &  26.3461 f
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3980


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0073 &  26.3461 f
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3981


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0074 &  26.3462 f
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3981


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0774     0.0074 &  26.3465 f
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3982


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0075 &  26.3465 f
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3982


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0074 &  26.3463 f
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3982


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0075 &  26.3463 f
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3983


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0076 &  26.3466 f
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3983


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0076 &  26.3464 f
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3983


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0077 &  26.3467 f
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3983


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0781     0.0076 &  26.3464 f
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3984


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0076 &  26.3465 f
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3984


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0077 &  26.3468 f
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3984


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0077 &  26.3465 f
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3984


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0077 &  26.3465 f
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3985


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0078 &  26.3466 f
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3985


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0078 &  26.3469 f
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3985


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0078 &  26.3466 f
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3985


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0078 &  26.3466 f
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3985


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0078 &  26.3466 f
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3986


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0078 &  26.3467 f
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3986


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0078 &  26.3467 f
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3986


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0079 &  26.3470 f
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3986


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0772     0.1887 &  26.3388 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0823 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0780     0.0078 &  26.3467 f
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0519    24.9481
  data required time                                                                                                                         24.9481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9481
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3986


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0080 &  26.3470 f
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3986


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0080 &  26.3471 f
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3987


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0081 &  26.3472 f
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3988


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0081 &  26.3472 f
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3988


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0082 &  26.3473 f
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3989


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0077 &  26.3464 f
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3989


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0082 &  26.3473 f
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3989


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0083 &  26.3473 f
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3990


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0083 &  26.3474 f
  data arrival time                                                                                                                          26.3474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3990


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0084 &  26.3474 f
  data arrival time                                                                                                                          26.3474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3990


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0079 &  26.3466 f
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3991


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0084 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3991


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0084 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3991


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0084 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3991


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0084 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3991


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0085 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3991


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0085 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3991


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0258 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1510 &  26.1510 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0761     0.1880 &  26.3391 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0798 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0771     0.0085 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0516    24.9484
  data required time                                                                                                                         24.9484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9484
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3991


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0080 &  26.3467 f
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3992


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0082 &  26.3469 f
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3993


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0083 &  26.3470 f
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3994


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0084 &  26.3471 f
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3996


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0085 &  26.3472 f
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3997


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0087 &  26.3473 f
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3998


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0088 &  26.3474 f
  data arrival time                                                                                                                          26.3474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3999


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0089 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4000


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0089 &  26.3476 f
  data arrival time                                                                                                                          26.3476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4001


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0082 &  26.3470 f
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4001


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0090 &  26.3477 f
  data arrival time                                                                                                                          26.3477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4002


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0091 &  26.3478 f
  data arrival time                                                                                                                          26.3478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4003


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0083 &  26.3472 f
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4003


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0092 &  26.3479 f
  data arrival time                                                                                                                          26.3479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4004


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0084 &  26.3473 f
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4004


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0093 &  26.3480 f
  data arrival time                                                                                                                          26.3480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4005


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0094 &  26.3480 f
  data arrival time                                                                                                                          26.3480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4005


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0094 &  26.3481 f
  data arrival time                                                                                                                          26.3481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4006


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0819     0.0086 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4006


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0095 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4007


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0785     0.0069 &  26.3486 f
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4007


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0095 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4007


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0096 &  26.3483 f
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4008


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0054 &  26.3483 f
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4008


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0097 &  26.3483 f
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4008


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0818     0.0088 &  26.3477 f
  data arrival time                                                                                                                          26.3477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4008


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0089 &  26.3477 f
  data arrival time                                                                                                                          26.3477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4009


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0097 &  26.3484 f
  data arrival time                                                                                                                          26.3484

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4009


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0097 &  26.3484 f
  data arrival time                                                                                                                          26.3484

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4009


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0098 &  26.3485 f
  data arrival time                                                                                                                          26.3485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4009


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0098 &  26.3485 f
  data arrival time                                                                                                                          26.3485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4010


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0818     0.0089 &  26.3478 f
  data arrival time                                                                                                                          26.3478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4010


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0055 &  26.3485 f
  data arrival time                                                                                                                          26.3485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4010


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0098 &  26.3485 f
  data arrival time                                                                                                                          26.3485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4010


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0098 &  26.3485 f
  data arrival time                                                                                                                          26.3485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4010


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0099 &  26.3486 f
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4010


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0099 &  26.3486 f
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4010


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0099 &  26.3486 f
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4010


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0099 &  26.3486 f
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4011


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0225 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0653     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0630 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0785     0.1875 &  26.3387 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0825 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0797     0.0099 &  26.3486 f
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4011


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0056 &  26.3486 f
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4011


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0785     0.0073 &  26.3490 f
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4011


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0819     0.0091 &  26.3479 f
  data arrival time                                                                                                                          26.3479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4011


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0091 &  26.3480 f
  data arrival time                                                                                                                          26.3480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4011


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0016 &  26.3501 f
  data arrival time                                                                                                                          26.3501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4012


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0058 &  26.3487 f
  data arrival time                                                                                                                          26.3487

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3487
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4012


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0093 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4012


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0352 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0667     0.1518 &  26.1518 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0801     0.1888 &  26.3406 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0846 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0815     0.0077 &  26.3483 f
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0530    24.9470
  data required time                                                                                                                         24.9470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9470
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4013


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0093 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4013


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0059 &  26.3488 f
  data arrival time                                                                                                                          26.3488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4014


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0076 &  26.3493 f
  data arrival time                                                                                                                          26.3493

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3493
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4014


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0017 &  26.3503 f
  data arrival time                                                                                                                          26.3503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4014


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0094 &  26.3483 f
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4014


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0095 &  26.3484 f
  data arrival time                                                                                                                          26.3484

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4015


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0019 &  26.3504 f
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4015


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0077 &  26.3494 f
  data arrival time                                                                                                                          26.3494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4015


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0801     0.0060 &  26.3490 f
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0526    24.9474
  data required time                                                                                                                         24.9474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9474
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4016


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0096 &  26.3485 f
  data arrival time                                                                                                                          26.3485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4016


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0073 &  26.3485 f
  data arrival time                                                                                                                          26.3485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4016


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0800     0.0061 &  26.3491 f
  data arrival time                                                                                                                          26.3491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0526    24.9474
  data required time                                                                                                                         24.9474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9474
  data arrival time                                                                                                                         -26.3491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4016


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0078 &  26.3496 f
  data arrival time                                                                                                                          26.3496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4016


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0073 &  26.3495 f
  data arrival time                                                                                                                          26.3495

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3495
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4016


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0097 &  26.3486 f
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4017


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0020 &  26.3506 f
  data arrival time                                                                                                                          26.3506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4017


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0352 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0667     0.1518 &  26.1518 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0801     0.1888 &  26.3406 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0846 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0815     0.0080 &  26.3486 f
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0530    24.9470
  data required time                                                                                                                         24.9470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9470
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4017


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0063 &  26.3492 f
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4017


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0098 &  26.3487 f
  data arrival time                                                                                                                          26.3487

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3487
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4018


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0075 &  26.3487 f
  data arrival time                                                                                                                          26.3487

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3487
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4018


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0021 &  26.3507 f
  data arrival time                                                                                                                          26.3507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4018


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0352 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0667     0.1518 &  26.1518 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0801     0.1888 &  26.3406 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0846 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0815     0.0082 &  26.3488 f
  data arrival time                                                                                                                          26.3488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4018


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0098 &  26.3487 f
  data arrival time                                                                                                                          26.3487

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3487
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4018


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0788     0.0080 &  26.3497 f
  data arrival time                                                                                                                          26.3497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0522    24.9478
  data required time                                                                                                                         24.9478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9478
  data arrival time                                                                                                                         -26.3497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4019


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0099 &  26.3488 f
  data arrival time                                                                                                                          26.3488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4019


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0076 &  26.3488 f
  data arrival time                                                                                                                          26.3488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4019


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0064 &  26.3494 f
  data arrival time                                                                                                                          26.3494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4019


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0023 &  26.3508 f
  data arrival time                                                                                                                          26.3508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4019


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0787     0.0081 &  26.3498 f
  data arrival time                                                                                                                          26.3498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4019


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0100 &  26.3488 f
  data arrival time                                                                                                                          26.3488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4019


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0787     0.0076 &  26.3498 f
  data arrival time                                                                                                                          26.3498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4020


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0352 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0667     0.1518 &  26.1518 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0801     0.1888 &  26.3406 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0846 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0815     0.0083 &  26.3489 f
  data arrival time                                                                                                                          26.3489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4020


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0801     0.0065 &  26.3494 f
  data arrival time                                                                                                                          26.3494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0526    24.9474
  data required time                                                                                                                         24.9474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9474
  data arrival time                                                                                                                         -26.3494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4020


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0100 &  26.3489 f
  data arrival time                                                                                                                          26.3489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4020


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0066 &  26.3495 f
  data arrival time                                                                                                                          26.3495

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3495
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4020


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0024 &  26.3509 f
  data arrival time                                                                                                                          26.3509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4020


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0082 &  26.3499 f
  data arrival time                                                                                                                          26.3499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4020


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0101 &  26.3489 f
  data arrival time                                                                                                                          26.3489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4020


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0787     0.0078 &  26.3500 f
  data arrival time                                                                                                                          26.3500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0352 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0667     0.1518 &  26.1518 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0801     0.1888 &  26.3406 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0846 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0815     0.0084 &  26.3490 f
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0101 &  26.3490 f
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[20] (net)                                                                                          1   0.0365 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0666     0.1544 &  26.1544 f
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0651 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0778     0.1898 &  26.3442 f
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0833 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0058 &  26.3500 f
  data arrival time                                                                                                                          26.3500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0819     0.0077 &  26.3489 f
  data arrival time                                                                                                                          26.3489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0067 &  26.3496 f
  data arrival time                                                                                                                          26.3496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0101 &  26.3490 f
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0102 &  26.3491 f
  data arrival time                                                                                                                          26.3491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0818     0.0079 &  26.3491 f
  data arrival time                                                                                                                          26.3491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0067 &  26.3497 f
  data arrival time                                                                                                                          26.3497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0102 &  26.3491 f
  data arrival time                                                                                                                          26.3491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0787     0.0084 &  26.3501 f
  data arrival time                                                                                                                          26.3501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0352 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0667     0.1518 &  26.1518 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0801     0.1888 &  26.3406 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0846 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0815     0.0086 &  26.3492 f
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0025 &  26.3510 f
  data arrival time                                                                                                                          26.3510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0512    24.9488
  data required time                                                                                                                         24.9488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9488
  data arrival time                                                                                                                         -26.3510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0103 &  26.3491 f
  data arrival time                                                                                                                          26.3491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0787     0.0079 &  26.3501 f
  data arrival time                                                                                                                          26.3501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0103 &  26.3492 f
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[20] (net)                                                                                          1   0.0365 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0666     0.1544 &  26.1544 f
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0651 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0778     0.1898 &  26.3442 f
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0833 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0059 &  26.3502 f
  data arrival time                                                                                                                          26.3502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0103 &  26.3492 f
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0788     0.0084 &  26.3501 f
  data arrival time                                                                                                                          26.3501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0522    24.9478
  data required time                                                                                                                         24.9478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9478
  data arrival time                                                                                                                         -26.3501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0068 &  26.3498 f
  data arrival time                                                                                                                          26.3498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0103 &  26.3492 f
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0026 &  26.3511 f
  data arrival time                                                                                                                          26.3511

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0512    24.9488
  data required time                                                                                                                         24.9488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9488
  data arrival time                                                                                                                         -26.3511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0103 &  26.3492 f
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0085 &  26.3502 f
  data arrival time                                                                                                                          26.3502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0103 &  26.3492 f
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0265 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0653     0.1504 &  26.1504 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0633 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0803     0.1885 &  26.3389 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0103 &  26.3492 f
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0080 &  26.3492 f
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0352 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0667     0.1518 &  26.1518 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0801     0.1888 &  26.3406 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0846 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0815     0.0087 &  26.3493 f
  data arrival time                                                                                                                          26.3493

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3493
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0787     0.0080 &  26.3502 f
  data arrival time                                                                                                                          26.3502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0069 &  26.3498 f
  data arrival time                                                                                                                          26.3498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0766     0.1949 &  26.3450 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0810 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0774     0.0056 &  26.3507 f
  data arrival time                                                                                                                          26.3507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0027 &  26.3512 f
  data arrival time                                                                                                                          26.3512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[20] (net)                                                                                          1   0.0365 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0666     0.1544 &  26.1544 f
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0651 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0778     0.1898 &  26.3442 f
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0833 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0060 &  26.3503 f
  data arrival time                                                                                                                          26.3503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0086 &  26.3503 f
  data arrival time                                                                                                                          26.3503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0818     0.0081 &  26.3493 f
  data arrival time                                                                                                                          26.3493

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3493
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0070 &  26.3499 f
  data arrival time                                                                                                                          26.3499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0087 &  26.3504 f
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4025


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0070 &  26.3500 f
  data arrival time                                                                                                                          26.3500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4025


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0352 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0667     0.1518 &  26.1518 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0801     0.1888 &  26.3406 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0846 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0088 &  26.3494 f
  data arrival time                                                                                                                          26.3494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4025


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0766     0.1949 &  26.3450 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0810 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0774     0.0058 &  26.3508 f
  data arrival time                                                                                                                          26.3508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4025


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[20] (net)                                                                                          1   0.0365 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0666     0.1544 &  26.1544 f
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0651 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0778     0.1898 &  26.3442 f
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0833 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0062 &  26.3504 f
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4025


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0029 &  26.3514 f
  data arrival time                                                                                                                          26.3514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0512    24.9488
  data required time                                                                                                                         24.9488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9488
  data arrival time                                                                                                                         -26.3514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0071 &  26.3501 f
  data arrival time                                                                                                                          26.3501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0789     0.0082 &  26.3504 f
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0522    24.9478
  data required time                                                                                                                         24.9478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9478
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0088 &  26.3505 f
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0819     0.0082 &  26.3494 f
  data arrival time                                                                                                                          26.3494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0769     0.1975 &  26.3476 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0839 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0774     0.0032 &  26.3509 f
  data arrival time                                                                                                                          26.3509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0083 &  26.3495 f
  data arrival time                                                                                                                          26.3495

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3495
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0029 &  26.3514 f
  data arrival time                                                                                                                          26.3514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0512    24.9488
  data required time                                                                                                                         24.9488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9488
  data arrival time                                                                                                                         -26.3514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0072 &  26.3501 f
  data arrival time                                                                                                                          26.3501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0030 &  26.3515 f
  data arrival time                                                                                                                          26.3515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0788     0.0083 &  26.3505 f
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0522    24.9478
  data required time                                                                                                                         24.9478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9478
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0088 &  26.3506 f
  data arrival time                                                                                                                          26.3506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[20] (net)                                                                                          1   0.0365 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0666     0.1544 &  26.1544 f
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0651 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0778     0.1898 &  26.3442 f
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0833 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0063 &  26.3505 f
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0766     0.1949 &  26.3450 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0810 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0774     0.0059 &  26.3510 f
  data arrival time                                                                                                                          26.3510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0072 &  26.3502 f
  data arrival time                                                                                                                          26.3502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[23] (net)                                                                                          1   0.0394 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0790     0.1890 &  26.3424 f
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0833 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0803     0.0076 &  26.3500 f
  data arrival time                                                                                                                          26.3500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0527    24.9473
  data required time                                                                                                                         24.9473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9473
  data arrival time                                                                                                                         -26.3500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0084 &  26.3496 f
  data arrival time                                                                                                                          26.3496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0031 &  26.3516 f
  data arrival time                                                                                                                          26.3516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0769     0.1975 &  26.3476 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0839 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0774     0.0034 &  26.3510 f
  data arrival time                                                                                                                          26.3510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0073 &  26.3502 f
  data arrival time                                                                                                                          26.3502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0089 &  26.3506 f
  data arrival time                                                                                                                          26.3506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0787     0.0084 &  26.3506 f
  data arrival time                                                                                                                          26.3506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0073 &  26.3503 f
  data arrival time                                                                                                                          26.3503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0352 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0667     0.1518 &  26.1518 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0801     0.1888 &  26.3406 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0846 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0091 &  26.3497 f
  data arrival time                                                                                                                          26.3497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0090 &  26.3507 f
  data arrival time                                                                                                                          26.3507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0031 &  26.3517 f
  data arrival time                                                                                                                          26.3517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0817     0.0085 &  26.3497 f
  data arrival time                                                                                                                          26.3497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0766     0.1949 &  26.3450 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0810 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0774     0.0061 &  26.3511 f
  data arrival time                                                                                                                          26.3511

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0074 &  26.3503 f
  data arrival time                                                                                                                          26.3503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[23] (net)                                                                                          1   0.0394 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0677     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0790     0.1890 &  26.3424 f
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0833 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0803     0.0078 &  26.3502 f
  data arrival time                                                                                                                          26.3502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0527    24.9473
  data required time                                                                                                                         24.9473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9473
  data arrival time                                                                                                                         -26.3502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[20] (net)                                                                                          1   0.0365 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0666     0.1544 &  26.1544 f
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0651 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0778     0.1898 &  26.3442 f
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0833 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0788     0.0064 &  26.3507 f
  data arrival time                                                                                                                          26.3507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0522    24.9478
  data required time                                                                                                                         24.9478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9478
  data arrival time                                                                                                                         -26.3507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0799     0.0074 &  26.3504 f
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0090 &  26.3508 f
  data arrival time                                                                                                                          26.3508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0074 &  26.3504 f
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0769     0.1975 &  26.3476 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0839 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0775     0.0035 &  26.3512 f
  data arrival time                                                                                                                          26.3512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0032 &  26.3518 f
  data arrival time                                                                                                                          26.3518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0788     0.0086 &  26.3508 f
  data arrival time                                                                                                                          26.3508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0086 &  26.3498 f
  data arrival time                                                                                                                          26.3498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0248 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0651     0.1501 &  26.1501 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0624 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0766     0.1949 &  26.3450 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0810 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0774     0.0062 &  26.3512 f
  data arrival time                                                                                                                          26.3512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0517    24.9483
  data required time                                                                                                                         24.9483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9483
  data arrival time                                                                                                                         -26.3512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0091 &  26.3508 f
  data arrival time                                                                                                                          26.3508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0075 &  26.3504 f
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0075 &  26.3504 f
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0387 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0676     0.1534 &  26.1534 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0754     0.1951 &  26.3485 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0840 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0033 &  26.3518 f
  data arrival time                                                                                                                          26.3518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0511    24.9489
  data required time                                                                                                                         24.9489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9489
  data arrival time                                                                                                                         -26.3518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0075 &  26.3505 f
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0075 &  26.3505 f
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0441 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0648     0.1514 &  26.1514 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0622 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0805     0.1898 &  26.3412 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0816     0.0087 &  26.3499 f
  data arrival time                                                                                                                          26.3499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0531    24.9469
  data required time                                                                                                                         24.9469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9469
  data arrival time                                                                                                                         -26.3499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0255 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0688     0.1535 &  26.1535 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0773     0.1882 &  26.3417 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0786     0.0092 &  26.3509 f
  data arrival time                                                                                                                          26.3509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0521    24.9479
  data required time                                                                                                                         24.9479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9479
  data arrival time                                                                                                                         -26.3509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0331 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0701     0.1537 &  26.1537 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0699 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0774     0.1885 &  26.3422 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0803 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0789     0.0086 &  26.3508 f
  data arrival time                                                                                                                          26.3508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0522    24.9478
  data required time                                                                                                                         24.9478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9478
  data arrival time                                                                                                                         -26.3508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0076 &  26.3505 f
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0304 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0665     0.1512 &  26.1512 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0650 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0791     0.1918 &  26.3429 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0798     0.0076 &  26.3505 f
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0525    24.9475
  data required time                                                                                                                         24.9475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9475
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0926     0.0008 &  26.3239 r
  data arrival time                                                                                                                          26.3239

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3239
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5240


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0926     0.0009 &  26.3241 r
  data arrival time                                                                                                                          26.3241

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3241
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5242


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0926     0.0011 &  26.3242 r
  data arrival time                                                                                                                          26.3242

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3242
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5243


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0012 &  26.3244 r
  data arrival time                                                                                                                          26.3244

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3244
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5244


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0013 &  26.3245 r
  data arrival time                                                                                                                          26.3245

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3245
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5246


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0015 &  26.3246 r
  data arrival time                                                                                                                          26.3246

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3246
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5247


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0016 &  26.3247 r
  data arrival time                                                                                                                          26.3247

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3247
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5248


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0017 &  26.3249 r
  data arrival time                                                                                                                          26.3249

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3249
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5250


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0018 &  26.3250 r
  data arrival time                                                                                                                          26.3250

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3250
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5251


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0019 &  26.3251 r
  data arrival time                                                                                                                          26.3251

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3251
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5252


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0020 &  26.3252 r
  data arrival time                                                                                                                          26.3252

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3252
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5253


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0021 &  26.3253 r
  data arrival time                                                                                                                          26.3253

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3253
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5254


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0023 &  26.3255 r
  data arrival time                                                                                                                          26.3255

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3255
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5256


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0023 &  26.3255 r
  data arrival time                                                                                                                          26.3255

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3255
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5256


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0025 &  26.3256 r
  data arrival time                                                                                                                          26.3256

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3256
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5257


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0025 &  26.3256 r
  data arrival time                                                                                                                          26.3256

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3256
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5258


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0026 &  26.3257 r
  data arrival time                                                                                                                          26.3257

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3257
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5258


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0026 &  26.3258 r
  data arrival time                                                                                                                          26.3258

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3258
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5259


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0027 &  26.3258 r
  data arrival time                                                                                                                          26.3258

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3258
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5259


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0028 &  26.3259 r
  data arrival time                                                                                                                          26.3259

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3259
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5260


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0028 &  26.3260 r
  data arrival time                                                                                                                          26.3260

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3260
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5260


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0029 &  26.3260 r
  data arrival time                                                                                                                          26.3260

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3260
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5261


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0029 &  26.3260 r
  data arrival time                                                                                                                          26.3260

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3260
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5261


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0029 &  26.3261 r
  data arrival time                                                                                                                          26.3261

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3261
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5262


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0030 &  26.3261 r
  data arrival time                                                                                                                          26.3261

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3261
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5262


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0030 &  26.3262 r
  data arrival time                                                                                                                          26.3262

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3262
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5262


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0030 &  26.3262 r
  data arrival time                                                                                                                          26.3262

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3262
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5263


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0031 &  26.3262 r
  data arrival time                                                                                                                          26.3262

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3262
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5263


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0031 &  26.3262 r
  data arrival time                                                                                                                          26.3262

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3262
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5263


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0031 &  26.3262 r
  data arrival time                                                                                                                          26.3262

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3262
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5263


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0031 &  26.3262 r
  data arrival time                                                                                                                          26.3262

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3262
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5263


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1814 &  26.3232 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0698 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0031 &  26.3263 r
  data arrival time                                                                                                                          26.3263

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3263
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5263


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0921     0.0007 &  26.3279 r
  data arrival time                                                                                                                          26.3279

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3279
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5279


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0008 &  26.3280 r
  data arrival time                                                                                                                          26.3280

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3280
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5280


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0009 &  26.3282 r
  data arrival time                                                                                                                          26.3282

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3282
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5282


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0011 &  26.3283 r
  data arrival time                                                                                                                          26.3283

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3283
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5283


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0012 &  26.3284 r
  data arrival time                                                                                                                          26.3284

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3284
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5284


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0013 &  26.3286 r
  data arrival time                                                                                                                          26.3286

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3286
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5285


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0015 &  26.3287 r
  data arrival time                                                                                                                          26.3287

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3287
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5287


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0016 &  26.3288 r
  data arrival time                                                                                                                          26.3288

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3288
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5288


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0017 &  26.3289 r
  data arrival time                                                                                                                          26.3289

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3289
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5289


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0018 &  26.3290 r
  data arrival time                                                                                                                          26.3290

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3290
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5290


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0019 &  26.3291 r
  data arrival time                                                                                                                          26.3291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5292


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0020 &  26.3292 r
  data arrival time                                                                                                                          26.3292

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3292
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5292


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0022 &  26.3294 r
  data arrival time                                                                                                                          26.3294

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3294
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5294


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0022 &  26.3294 r
  data arrival time                                                                                                                          26.3294

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3294
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5294


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0023 &  26.3296 r
  data arrival time                                                                                                                          26.3296

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3296
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5296


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0024 &  26.3296 r
  data arrival time                                                                                                                          26.3296

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3296
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5296


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0024 &  26.3296 r
  data arrival time                                                                                                                          26.3296

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3296
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5297


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0007 &  26.3296 r
  data arrival time                                                                                                                          26.3296

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3296
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5297


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0025 &  26.3297 r
  data arrival time                                                                                                                          26.3297

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3297
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5297


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0026 &  26.3298 r
  data arrival time                                                                                                                          26.3298

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3298
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5298


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0026 &  26.3298 r
  data arrival time                                                                                                                          26.3298

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3298
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5298


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0008 &  26.3298 r
  data arrival time                                                                                                                          26.3298

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3298
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5299


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0027 &  26.3299 r
  data arrival time                                                                                                                          26.3299

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3299
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5299


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0027 &  26.3299 r
  data arrival time                                                                                                                          26.3299

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3299
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5299


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0028 &  26.3300 r
  data arrival time                                                                                                                          26.3300

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3300
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5300


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0010 &  26.3299 r
  data arrival time                                                                                                                          26.3299

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3299
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5300


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0028 &  26.3300 r
  data arrival time                                                                                                                          26.3300

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3300
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5300


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0028 &  26.3301 r
  data arrival time                                                                                                                          26.3301

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3301
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5301


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0029 &  26.3301 r
  data arrival time                                                                                                                          26.3301

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3301
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5301


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0029 &  26.3301 r
  data arrival time                                                                                                                          26.3301

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3301
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5301


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0029 &  26.3301 r
  data arrival time                                                                                                                          26.3301

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3301
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5301


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0029 &  26.3302 r
  data arrival time                                                                                                                          26.3302

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3302
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5302


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0011 &  26.3301 r
  data arrival time                                                                                                                          26.3301

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3301
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5302


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0029 &  26.3302 r
  data arrival time                                                                                                                          26.3302

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3302
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5302


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0030 &  26.3302 r
  data arrival time                                                                                                                          26.3302

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3302
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5302


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0921     0.1854 &  26.3272 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0694 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0922     0.0030 &  26.3302 r
  data arrival time                                                                                                                          26.3302

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3302
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5302


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0012 &  26.3302 r
  data arrival time                                                                                                                          26.3302

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3302
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5303


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0014 &  26.3303 r
  data arrival time                                                                                                                          26.3303

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3303
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5304


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0015 &  26.3304 r
  data arrival time                                                                                                                          26.3304

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3304
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5305


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0016 &  26.3306 r
  data arrival time                                                                                                                          26.3306

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3306
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5307


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0017 &  26.3307 r
  data arrival time                                                                                                                          26.3307

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3307
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5308


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0926     0.0007 &  26.3308 r
  data arrival time                                                                                                                          26.3308

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3308
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5309


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0019 &  26.3308 r
  data arrival time                                                                                                                          26.3308

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3308
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5309


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0931     0.0019 &  26.3309 r
  data arrival time                                                                                                                          26.3309

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3309
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5310


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0926     0.0009 &  26.3310 r
  data arrival time                                                                                                                          26.3310

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3310
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5311


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0021 &  26.3310 r
  data arrival time                                                                                                                          26.3310

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3310
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5311


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0926     0.0010 &  26.3311 r
  data arrival time                                                                                                                          26.3311

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3311
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5312


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0022 &  26.3312 r
  data arrival time                                                                                                                          26.3312

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3312
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5313


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0023 &  26.3312 r
  data arrival time                                                                                                                          26.3312

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3312
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5313


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0926     0.0011 &  26.3313 r
  data arrival time                                                                                                                          26.3313

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3313
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5314


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0024 &  26.3313 r
  data arrival time                                                                                                                          26.3313

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3313
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5315


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0024 &  26.3313 r
  data arrival time                                                                                                                          26.3313

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3313
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5315


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0013 &  26.3314 r
  data arrival time                                                                                                                          26.3314

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3314
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5315


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0931     0.0025 &  26.3314 r
  data arrival time                                                                                                                          26.3314

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3314
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5315


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0025 &  26.3315 r
  data arrival time                                                                                                                          26.3315

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3315
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5316


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0014 &  26.3315 r
  data arrival time                                                                                                                          26.3315

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3315
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5316


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0026 &  26.3315 r
  data arrival time                                                                                                                          26.3315

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3315
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5316


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0027 &  26.3316 r
  data arrival time                                                                                                                          26.3316

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3316
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5317


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0015 &  26.3317 r
  data arrival time                                                                                                                          26.3317

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3317
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5317


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0027 &  26.3316 r
  data arrival time                                                                                                                          26.3316

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3316
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5318


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0007 &  26.3318 r
  data arrival time                                                                                                                          26.3318

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3318
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5318


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0028 &  26.3317 r
  data arrival time                                                                                                                          26.3317

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3317
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5318


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0028 &  26.3317 r
  data arrival time                                                                                                                          26.3317

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3317
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5318


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0017 &  26.3318 r
  data arrival time                                                                                                                          26.3318

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3318
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5319


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0028 &  26.3318 r
  data arrival time                                                                                                                          26.3318

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3318
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5319


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0008 &  26.3319 r
  data arrival time                                                                                                                          26.3319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5319


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0029 &  26.3318 r
  data arrival time                                                                                                                          26.3318

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3318
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5319


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0029 &  26.3319 r
  data arrival time                                                                                                                          26.3319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5320


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0018 &  26.3319 r
  data arrival time                                                                                                                          26.3319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5320


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0029 &  26.3319 r
  data arrival time                                                                                                                          26.3319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5320


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0030 &  26.3319 r
  data arrival time                                                                                                                          26.3319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5320


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0030 &  26.3319 r
  data arrival time                                                                                                                          26.3319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5320


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0030 &  26.3319 r
  data arrival time                                                                                                                          26.3319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5320


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0030 &  26.3319 r
  data arrival time                                                                                                                          26.3319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5321


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0927     0.1837 &  26.3289 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0701 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0030 &  26.3320 r
  data arrival time                                                                                                                          26.3320

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3320
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5321


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0010 &  26.3320 r
  data arrival time                                                                                                                          26.3320

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3320
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5321


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0019 &  26.3320 r
  data arrival time                                                                                                                          26.3320

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3320
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5321


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0011 &  26.3322 r
  data arrival time                                                                                                                          26.3322

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3322
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5322


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0020 &  26.3321 r
  data arrival time                                                                                                                          26.3321

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3321
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5322


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0021 &  26.3322 r
  data arrival time                                                                                                                          26.3322

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3322
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5323


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0012 &  26.3323 r
  data arrival time                                                                                                                          26.3323

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3323
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5323


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0013 &  26.3324 r
  data arrival time                                                                                                                          26.3324

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3324
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5325


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0022 &  26.3324 r
  data arrival time                                                                                                                          26.3324

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3324
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5325


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0023 &  26.3324 r
  data arrival time                                                                                                                          26.3324

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3324
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5325


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0015 &  26.3326 r
  data arrival time                                                                                                                          26.3326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5326


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0024 &  26.3326 r
  data arrival time                                                                                                                          26.3326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5326


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0024 &  26.3326 r
  data arrival time                                                                                                                          26.3326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5327


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0016 &  26.3327 r
  data arrival time                                                                                                                          26.3327

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3327
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5327


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0025 &  26.3326 r
  data arrival time                                                                                                                          26.3326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5327


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0026 &  26.3327 r
  data arrival time                                                                                                                          26.3327

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3327
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5328


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0026 &  26.3328 r
  data arrival time                                                                                                                          26.3328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5328


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0017 &  26.3328 r
  data arrival time                                                                                                                          26.3328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5328


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0027 &  26.3328 r
  data arrival time                                                                                                                          26.3328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5329


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0018 &  26.3329 r
  data arrival time                                                                                                                          26.3329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5329


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0027 &  26.3329 r
  data arrival time                                                                                                                          26.3329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5329


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0028 &  26.3329 r
  data arrival time                                                                                                                          26.3329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5330


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0028 &  26.3330 r
  data arrival time                                                                                                                          26.3330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5330


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0029 &  26.3330 r
  data arrival time                                                                                                                          26.3330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5331


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0019 &  26.3330 r
  data arrival time                                                                                                                          26.3330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5331


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0029 &  26.3330 r
  data arrival time                                                                                                                          26.3330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5331


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0029 &  26.3331 r
  data arrival time                                                                                                                          26.3331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5332


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0926     0.0020 &  26.3331 r
  data arrival time                                                                                                                          26.3331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5332


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0030 &  26.3331 r
  data arrival time                                                                                                                          26.3331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5332


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0030 &  26.3331 r
  data arrival time                                                                                                                          26.3331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5332


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0030 &  26.3331 r
  data arrival time                                                                                                                          26.3331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5332


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0030 &  26.3332 r
  data arrival time                                                                                                                          26.3332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5332


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0030 &  26.3332 r
  data arrival time                                                                                                                          26.3332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5332


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0926     0.1883 &  26.3301 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0699 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0030 &  26.3332 r
  data arrival time                                                                                                                          26.3332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5332


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0022 &  26.3333 r
  data arrival time                                                                                                                          26.3333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5333


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0022 &  26.3333 r
  data arrival time                                                                                                                          26.3333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5333


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0926     0.0023 &  26.3334 r
  data arrival time                                                                                                                          26.3334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5335


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0024 &  26.3335 r
  data arrival time                                                                                                                          26.3335

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3335
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5335


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0927     0.0024 &  26.3335 r
  data arrival time                                                                                                                          26.3335

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2001    24.7999
  data required time                                                                                                                         24.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7999
  data arrival time                                                                                                                         -26.3335
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5336


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0025 &  26.3336 r
  data arrival time                                                                                                                          26.3336

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3336
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5336


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0026 &  26.3337 r
  data arrival time                                                                                                                          26.3337

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3337
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5337


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0026 &  26.3337 r
  data arrival time                                                                                                                          26.3337

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3337
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5337


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0027 &  26.3338 r
  data arrival time                                                                                                                          26.3338

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3338
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5338


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0027 &  26.3338 r
  data arrival time                                                                                                                          26.3338

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3338
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5339


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0028 &  26.3339 r
  data arrival time                                                                                                                          26.3339

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3339
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5339


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0028 &  26.3339 r
  data arrival time                                                                                                                          26.3339

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3339
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5339


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0029 &  26.3340 r
  data arrival time                                                                                                                          26.3340

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3340
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5340


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0029 &  26.3340 r
  data arrival time                                                                                                                          26.3340

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3340
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5340


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0029 &  26.3340 r
  data arrival time                                                                                                                          26.3340

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3340
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5340


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0029 &  26.3340 r
  data arrival time                                                                                                                          26.3340

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3340
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5341


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0030 &  26.3341 r
  data arrival time                                                                                                                          26.3341

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3341
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5341


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0030 &  26.3341 r
  data arrival time                                                                                                                          26.3341

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3341
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5341


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0030 &  26.3341 r
  data arrival time                                                                                                                          26.3341

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3341
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5341


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0083 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0909     0.1418 &  26.1418 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0659 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0923     0.1893 &  26.3311 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0696 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0924     0.0030 &  26.3341 r
  data arrival time                                                                                                                          26.3341

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2000    24.8000
  data required time                                                                                                                         24.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8000
  data arrival time                                                                                                                         -26.3341
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5341


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0007 &  26.3358 r
  data arrival time                                                                                                                          26.3358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5363


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0008 &  26.3360 r
  data arrival time                                                                                                                          26.3360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5364


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0010 &  26.3361 r
  data arrival time                                                                                                                          26.3361

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3361
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5366


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0011 &  26.3363 r
  data arrival time                                                                                                                          26.3363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5367


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0012 &  26.3364 r
  data arrival time                                                                                                                          26.3364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5369


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0014 &  26.3366 r
  data arrival time                                                                                                                          26.3366

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3366
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5370


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0015 &  26.3367 r
  data arrival time                                                                                                                          26.3367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5371


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0016 &  26.3368 r
  data arrival time                                                                                                                          26.3368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5372


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0017 &  26.3369 r
  data arrival time                                                                                                                          26.3369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5374


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0018 &  26.3370 r
  data arrival time                                                                                                                          26.3370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5375


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0950     0.0020 &  26.3372 r
  data arrival time                                                                                                                          26.3372

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2005    24.7995
  data required time                                                                                                                         24.7995
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7995
  data arrival time                                                                                                                         -26.3372
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5376


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0949     0.0021 &  26.3372 r
  data arrival time                                                                                                                          26.3372

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2005    24.7995
  data required time                                                                                                                         24.7995
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7995
  data arrival time                                                                                                                         -26.3372
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5377


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0022 &  26.3374 r
  data arrival time                                                                                                                          26.3374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5379


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0948     0.0022 &  26.3374 r
  data arrival time                                                                                                                          26.3374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2005    24.7995
  data required time                                                                                                                         24.7995
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7995
  data arrival time                                                                                                                         -26.3374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5379


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0949     0.0024 &  26.3376 r
  data arrival time                                                                                                                          26.3376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2005    24.7995
  data required time                                                                                                                         24.7995
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7995
  data arrival time                                                                                                                         -26.3376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5381


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0948     0.0024 &  26.3376 r
  data arrival time                                                                                                                          26.3376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2005    24.7995
  data required time                                                                                                                         24.7995
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7995
  data arrival time                                                                                                                         -26.3376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5381


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0936     0.0007 &  26.3379 r
  data arrival time                                                                                                                          26.3379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2002    24.7998
  data required time                                                                                                                         24.7998
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7998
  data arrival time                                                                                                                         -26.3379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5381


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0950     0.0025 &  26.3377 r
  data arrival time                                                                                                                          26.3377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2005    24.7995
  data required time                                                                                                                         24.7995
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7995
  data arrival time                                                                                                                         -26.3377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5382


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0026 &  26.3377 r
  data arrival time                                                                                                                          26.3377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5382


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0026 &  26.3378 r
  data arrival time                                                                                                                          26.3378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5383


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0008 &  26.3381 r
  data arrival time                                                                                                                          26.3381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2002    24.7998
  data required time                                                                                                                         24.7998
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7998
  data arrival time                                                                                                                         -26.3381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5383


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0027 &  26.3379 r
  data arrival time                                                                                                                          26.3379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5383


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0028 &  26.3379 r
  data arrival time                                                                                                                          26.3379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5384


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0028 &  26.3380 r
  data arrival time                                                                                                                          26.3380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5384


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0010 &  26.3382 r
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2002    24.7998
  data required time                                                                                                                         24.7998
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7998
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5384


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0029 &  26.3380 r
  data arrival time                                                                                                                          26.3380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5385


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0029 &  26.3381 r
  data arrival time                                                                                                                          26.3381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5385


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0029 &  26.3381 r
  data arrival time                                                                                                                          26.3381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5386


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0030 &  26.3381 r
  data arrival time                                                                                                                          26.3381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5386


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0011 &  26.3383 r
  data arrival time                                                                                                                          26.3383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5386


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0030 &  26.3382 r
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5386


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0030 &  26.3382 r
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5386


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0030 &  26.3382 r
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5387


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0030 &  26.3382 r
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5387


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0031 &  26.3382 r
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5387


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0946     0.1899 &  26.3352 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0721 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0031 &  26.3382 r
  data arrival time                                                                                                                          26.3382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2004    24.7996
  data required time                                                                                                                         24.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7996
  data arrival time                                                                                                                         -26.3382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5387


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0013 &  26.3385 r
  data arrival time                                                                                                                          26.3385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5387


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0014 &  26.3386 r
  data arrival time                                                                                                                          26.3386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5389


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0015 &  26.3387 r
  data arrival time                                                                                                                          26.3387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5390


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0017 &  26.3389 r
  data arrival time                                                                                                                          26.3389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5391


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0018 &  26.3390 r
  data arrival time                                                                                                                          26.3390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5392


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0019 &  26.3391 r
  data arrival time                                                                                                                          26.3391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5393


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0020 &  26.3392 r
  data arrival time                                                                                                                          26.3392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5395


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0006 &  26.3393 r
  data arrival time                                                                                                                          26.3393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5396


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0939     0.0021 &  26.3393 r
  data arrival time                                                                                                                          26.3393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5396


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0008 &  26.3394 r
  data arrival time                                                                                                                          26.3394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5397


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0022 &  26.3394 r
  data arrival time                                                                                                                          26.3394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5397


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0023 &  26.3395 r
  data arrival time                                                                                                                          26.3395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5397


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0009 &  26.3396 r
  data arrival time                                                                                                                          26.3396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5399


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0024 &  26.3396 r
  data arrival time                                                                                                                          26.3396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5399


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0939     0.0024 &  26.3396 r
  data arrival time                                                                                                                          26.3396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5399


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0011 &  26.3397 r
  data arrival time                                                                                                                          26.3397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5400


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0025 &  26.3397 r
  data arrival time                                                                                                                          26.3397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5400


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0026 &  26.3398 r
  data arrival time                                                                                                                          26.3398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5400


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0026 &  26.3398 r
  data arrival time                                                                                                                          26.3398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5401


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0012 &  26.3399 r
  data arrival time                                                                                                                          26.3399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5401


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0027 &  26.3399 r
  data arrival time                                                                                                                          26.3399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5402


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0027 &  26.3399 r
  data arrival time                                                                                                                          26.3399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5402


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0013 &  26.3400 r
  data arrival time                                                                                                                          26.3400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5403


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0028 &  26.3400 r
  data arrival time                                                                                                                          26.3400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5403


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0028 &  26.3400 r
  data arrival time                                                                                                                          26.3400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5403


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0029 &  26.3401 r
  data arrival time                                                                                                                          26.3401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5404


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0029 &  26.3401 r
  data arrival time                                                                                                                          26.3401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5404


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0015 &  26.3401 r
  data arrival time                                                                                                                          26.3401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5404


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0030 &  26.3402 r
  data arrival time                                                                                                                          26.3402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5404


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0030 &  26.3402 r
  data arrival time                                                                                                                          26.3402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5404


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0030 &  26.3402 r
  data arrival time                                                                                                                          26.3402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5405


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0030 &  26.3402 r
  data arrival time                                                                                                                          26.3402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5405


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0030 &  26.3402 r
  data arrival time                                                                                                                          26.3402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5405


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0030 &  26.3403 r
  data arrival time                                                                                                                          26.3403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5405


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0016 &  26.3402 r
  data arrival time                                                                                                                          26.3402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5405


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0936     0.1919 &  26.3372 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0031 &  26.3403 r
  data arrival time                                                                                                                          26.3403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5405


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0017 &  26.3404 r
  data arrival time                                                                                                                          26.3404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5406


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0018 &  26.3405 r
  data arrival time                                                                                                                          26.3405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5407


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0941     0.0019 &  26.3406 r
  data arrival time                                                                                                                          26.3406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5409


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0020 &  26.3407 r
  data arrival time                                                                                                                          26.3407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5410


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0022 &  26.3409 r
  data arrival time                                                                                                                          26.3409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5411


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0939     0.0022 &  26.3409 r
  data arrival time                                                                                                                          26.3409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5411


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0024 &  26.3410 r
  data arrival time                                                                                                                          26.3410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5413


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0939     0.0024 &  26.3410 r
  data arrival time                                                                                                                          26.3410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5413


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0941     0.0025 &  26.3411 r
  data arrival time                                                                                                                          26.3411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5414


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0025 &  26.3412 r
  data arrival time                                                                                                                          26.3412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5414


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0026 &  26.3412 r
  data arrival time                                                                                                                          26.3412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5415


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0026 &  26.3413 r
  data arrival time                                                                                                                          26.3413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5416


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0027 &  26.3414 r
  data arrival time                                                                                                                          26.3414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5416


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0028 &  26.3414 r
  data arrival time                                                                                                                          26.3414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5417


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0028 &  26.3415 r
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5417


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0029 &  26.3415 r
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5418


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0029 &  26.3415 r
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5418


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0029 &  26.3416 r
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5418


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0030 &  26.3416 r
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5419


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0030 &  26.3416 r
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5419


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0030 &  26.3416 r
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5419


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0030 &  26.3417 r
  data arrival time                                                                                                                          26.3417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5419


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0030 &  26.3417 r
  data arrival time                                                                                                                          26.3417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5419


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0085 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0968     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0712 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0937     0.1934 &  26.3386 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0711 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0030 &  26.3417 r
  data arrival time                                                                                                                          26.3417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2003    24.7997
  data required time                                                                                                                         24.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7997
  data arrival time                                                                                                                         -26.3417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5419


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1129     0.0058 &  26.3396 r
  data arrival time                                                                                                                          26.3396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5433


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0060 &  26.3398 r
  data arrival time                                                                                                                          26.3398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5434


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0061 &  26.3399 r
  data arrival time                                                                                                                          26.3399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5436


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0063 &  26.3401 r
  data arrival time                                                                                                                          26.3401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5437


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0064 &  26.3402 r
  data arrival time                                                                                                                          26.3402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5438


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1133     0.0066 &  26.3403 r
  data arrival time                                                                                                                          26.3403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5440


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1132     0.0067 &  26.3405 r
  data arrival time                                                                                                                          26.3405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5441


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0064 &  26.3410 r
  data arrival time                                                                                                                          26.3410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5443


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0069 &  26.3407 r
  data arrival time                                                                                                                          26.3407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5443


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1131     0.0069 &  26.3407 r
  data arrival time                                                                                                                          26.3407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5443


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1132     0.0071 &  26.3409 r
  data arrival time                                                                                                                          26.3409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5446


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1131     0.0072 &  26.3409 r
  data arrival time                                                                                                                          26.3409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5446


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0067 &  26.3414 r
  data arrival time                                                                                                                          26.3414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5447


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1133     0.0073 &  26.3410 r
  data arrival time                                                                                                                          26.3410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5447


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0073 &  26.3411 r
  data arrival time                                                                                                                          26.3411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5447


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0069 &  26.3415 r
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5448


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0074 &  26.3412 r
  data arrival time                                                                                                                          26.3412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5448


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0075 &  26.3413 r
  data arrival time                                                                                                                          26.3413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5449


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0070 &  26.3417 r
  data arrival time                                                                                                                          26.3417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5450


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0076 &  26.3414 r
  data arrival time                                                                                                                          26.3414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5450


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0077 &  26.3414 r
  data arrival time                                                                                                                          26.3414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5451


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1115     0.0071 &  26.3418 r
  data arrival time                                                                                                                          26.3418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5452


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0077 &  26.3415 r
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5452


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0078 &  26.3416 r
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5452


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1114     0.0073 &  26.3419 r
  data arrival time                                                                                                                          26.3419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5453


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0079 &  26.3416 r
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5453


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0079 &  26.3417 r
  data arrival time                                                                                                                          26.3417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5453


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0080 &  26.3417 r
  data arrival time                                                                                                                          26.3417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5454


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0080 &  26.3418 r
  data arrival time                                                                                                                          26.3418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5454


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0081 &  26.3418 r
  data arrival time                                                                                                                          26.3418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5455


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1113     0.0075 &  26.3421 r
  data arrival time                                                                                                                          26.3421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5455


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0075 &  26.3422 r
  data arrival time                                                                                                                          26.3422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5455


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0081 &  26.3419 r
  data arrival time                                                                                                                          26.3419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5455


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0081 &  26.3419 r
  data arrival time                                                                                                                          26.3419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5455


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0082 &  26.3419 r
  data arrival time                                                                                                                          26.3419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5456


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0082 &  26.3420 r
  data arrival time                                                                                                                          26.3420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5456


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0082 &  26.3420 r
  data arrival time                                                                                                                          26.3420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5456


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0082 &  26.3420 r
  data arrival time                                                                                                                          26.3420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5456


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0082 &  26.3420 r
  data arrival time                                                                                                                          26.3420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5456


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1120     0.1905 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0872 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0082 &  26.3420 r
  data arrival time                                                                                                                          26.3420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5456


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1113     0.0077 &  26.3424 r
  data arrival time                                                                                                                          26.3424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5457


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1114     0.0077 &  26.3424 r
  data arrival time                                                                                                                          26.3424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5457


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1147     0.0081 &  26.3419 r
  data arrival time                                                                                                                          26.3419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2039    24.7961
  data required time                                                                                                                         24.7961
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7961
  data arrival time                                                                                                                         -26.3419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5458


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1115     0.0078 &  26.3425 r
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5458


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0079 &  26.3426 r
  data arrival time                                                                                                                          26.3426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5459


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1147     0.0082 &  26.3420 r
  data arrival time                                                                                                                          26.3420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2039    24.7961
  data required time                                                                                                                         24.7961
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7961
  data arrival time                                                                                                                         -26.3420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5460


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0080 &  26.3427 r
  data arrival time                                                                                                                          26.3427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5460


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0081 &  26.3428 r
  data arrival time                                                                                                                          26.3428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5461


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1147     0.0084 &  26.3422 r
  data arrival time                                                                                                                          26.3422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5461


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0082 &  26.3428 r
  data arrival time                                                                                                                          26.3428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5462


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0083 &  26.3429 r
  data arrival time                                                                                                                          26.3429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5462


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1147     0.0085 &  26.3423 r
  data arrival time                                                                                                                          26.3423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5463


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0083 &  26.3430 r
  data arrival time                                                                                                                          26.3430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5463


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0084 &  26.3431 r
  data arrival time                                                                                                                          26.3431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5464


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0086 &  26.3424 r
  data arrival time                                                                                                                          26.3424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5464


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0085 &  26.3431 r
  data arrival time                                                                                                                          26.3431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5464


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0085 &  26.3432 r
  data arrival time                                                                                                                          26.3432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5465


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0088 &  26.3426 r
  data arrival time                                                                                                                          26.3426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5465


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0086 &  26.3432 r
  data arrival time                                                                                                                          26.3432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5466


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0087 &  26.3433 r
  data arrival time                                                                                                                          26.3433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5466


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0089 &  26.3427 r
  data arrival time                                                                                                                          26.3427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5466


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0087 &  26.3433 r
  data arrival time                                                                                                                          26.3433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5467


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0087 &  26.3434 r
  data arrival time                                                                                                                          26.3434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5467


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0088 &  26.3434 r
  data arrival time                                                                                                                          26.3434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5467


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0088 &  26.3435 r
  data arrival time                                                                                                                          26.3435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5468


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0090 &  26.3428 r
  data arrival time                                                                                                                          26.3428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5468


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0088 &  26.3435 r
  data arrival time                                                                                                                          26.3435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5468


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0089 &  26.3435 r
  data arrival time                                                                                                                          26.3435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5468


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0089 &  26.3435 r
  data arrival time                                                                                                                          26.3435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5468


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0089 &  26.3435 r
  data arrival time                                                                                                                          26.3435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5468


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0089 &  26.3435 r
  data arrival time                                                                                                                          26.3435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5469


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0268 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1449 &  26.1449 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1104     0.1897 &  26.3346 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1111     0.0089 &  26.3435 r
  data arrival time                                                                                                                          26.3435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5469


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0091 &  26.3429 r
  data arrival time                                                                                                                          26.3429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5469


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0093 &  26.3430 r
  data arrival time                                                                                                                          26.3430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5470


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0093 &  26.3431 r
  data arrival time                                                                                                                          26.3431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5471


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0095 &  26.3432 r
  data arrival time                                                                                                                          26.3432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5472


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0095 &  26.3433 r
  data arrival time                                                                                                                          26.3433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5473


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0096 &  26.3434 r
  data arrival time                                                                                                                          26.3434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5474


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0097 &  26.3435 r
  data arrival time                                                                                                                          26.3435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5475


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0098 &  26.3436 r
  data arrival time                                                                                                                          26.3436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5475


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0085 &  26.3431 r
  data arrival time                                                                                                                          26.3431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5476


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0099 &  26.3437 r
  data arrival time                                                                                                                          26.3437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5476


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0099 &  26.3437 r
  data arrival time                                                                                                                          26.3437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5477


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0100 &  26.3438 r
  data arrival time                                                                                                                          26.3438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5477


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0086 &  26.3433 r
  data arrival time                                                                                                                          26.3433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5478


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0101 &  26.3438 r
  data arrival time                                                                                                                          26.3438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5478


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0101 &  26.3439 r
  data arrival time                                                                                                                          26.3439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5479


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0088 &  26.3434 r
  data arrival time                                                                                                                          26.3434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5479


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0102 &  26.3440 r
  data arrival time                                                                                                                          26.3440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5479


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0102 &  26.3440 r
  data arrival time                                                                                                                          26.3440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5479


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0102 &  26.3440 r
  data arrival time                                                                                                                          26.3440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5480


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0103 &  26.3441 r
  data arrival time                                                                                                                          26.3441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5480


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0103 &  26.3441 r
  data arrival time                                                                                                                          26.3441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5481


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0103 &  26.3441 r
  data arrival time                                                                                                                          26.3441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5481


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1179     0.0089 &  26.3436 r
  data arrival time                                                                                                                          26.3436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5481


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0104 &  26.3441 r
  data arrival time                                                                                                                          26.3441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5481


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0104 &  26.3442 r
  data arrival time                                                                                                                          26.3442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5481


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1148     0.0104 &  26.3442 r
  data arrival time                                                                                                                          26.3442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5481


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1147     0.0104 &  26.3442 r
  data arrival time                                                                                                                          26.3442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5481


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0919     0.1443 &  26.1443 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0669 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1137     0.1895 &  26.3338 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0873 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1147     0.0104 &  26.3442 r
  data arrival time                                                                                                                          26.3442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2040    24.7960
  data required time                                                                                                                         24.7960
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7960
  data arrival time                                                                                                                         -26.3442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5481


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0092 &  26.3439 r
  data arrival time                                                                                                                          26.3439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5483


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1177     0.0092 &  26.3439 r
  data arrival time                                                                                                                          26.3439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5483


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0072 &  26.3448 r
  data arrival time                                                                                                                          26.3448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5484


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1177     0.0094 &  26.3441 r
  data arrival time                                                                                                                          26.3441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5485


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1178     0.0094 &  26.3441 r
  data arrival time                                                                                                                          26.3441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5486


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1179     0.0095 &  26.3442 r
  data arrival time                                                                                                                          26.3442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5487


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0096 &  26.3443 r
  data arrival time                                                                                                                          26.3443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5488


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0097 &  26.3444 r
  data arrival time                                                                                                                          26.3444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5489


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0076 &  26.3453 r
  data arrival time                                                                                                                          26.3453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5489


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0098 &  26.3445 r
  data arrival time                                                                                                                          26.3445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5490


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0076 &  26.3445 r
  data arrival time                                                                                                                          26.3445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5490


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0099 &  26.3446 r
  data arrival time                                                                                                                          26.3446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5490


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0362 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1162     0.1914 &  26.3367 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0895 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1172     0.0080 &  26.3447 r
  data arrival time                                                                                                                          26.3447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5491


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0056 &  26.3449 r
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5491


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0079 &  26.3455 r
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5491


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0100 &  26.3447 r
  data arrival time                                                                                                                          26.3447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5491


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0078 &  26.3446 r
  data arrival time                                                                                                                          26.3446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5492


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0101 &  26.3448 r
  data arrival time                                                                                                                          26.3448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5492


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0079 &  26.3447 r
  data arrival time                                                                                                                          26.3447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5493


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0058 &  26.3451 r
  data arrival time                                                                                                                          26.3451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5493


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0080 &  26.3457 r
  data arrival time                                                                                                                          26.3457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5493


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0102 &  26.3449 r
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5493


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1109     0.1968 &  26.3400 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0859 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1118     0.0059 &  26.3459 r
  data arrival time                                                                                                                          26.3459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5493


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0102 &  26.3449 r
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5494


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0059 &  26.3452 r
  data arrival time                                                                                                                          26.3452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5494


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0081 &  26.3458 r
  data arrival time                                                                                                                          26.3458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5494


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0362 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1162     0.1914 &  26.3367 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0895 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1173     0.0083 &  26.3450 r
  data arrival time                                                                                                                          26.3450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5494


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0103 &  26.3450 r
  data arrival time                                                                                                                          26.3450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5495


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0016 &  26.3461 r
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5495


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1109     0.1968 &  26.3400 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0859 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1118     0.0061 &  26.3461 r
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5495


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1184     0.0081 &  26.3449 r
  data arrival time                                                                                                                          26.3449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2046    24.7954
  data required time                                                                                                                         24.7954
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7954
  data arrival time                                                                                                                         -26.3449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5495


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0104 &  26.3451 r
  data arrival time                                                                                                                          26.3451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5495


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0362 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1162     0.1914 &  26.3367 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0895 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1173     0.0085 &  26.3452 r
  data arrival time                                                                                                                          26.3452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5496


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0104 &  26.3451 r
  data arrival time                                                                                                                          26.3451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5496


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0060 &  26.3454 r
  data arrival time                                                                                                                          26.3454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5496


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1127     0.1992 &  26.3424 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0888 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1131     0.0035 &  26.3459 r
  data arrival time                                                                                                                          26.3459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5496


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1131     0.0083 &  26.3460 r
  data arrival time                                                                                                                          26.3460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5496


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1109     0.1968 &  26.3400 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0859 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1118     0.0062 &  26.3462 r
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5496


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0105 &  26.3452 r
  data arrival time                                                                                                                          26.3452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5496


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0018 &  26.3463 r
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5496


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0105 &  26.3452 r
  data arrival time                                                                                                                          26.3452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0062 &  26.3455 r
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0084 &  26.3461 r
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0106 &  26.3453 r
  data arrival time                                                                                                                          26.3453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0083 &  26.3452 r
  data arrival time                                                                                                                          26.3452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1127     0.1992 &  26.3424 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0888 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1131     0.0037 &  26.3461 r
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0362 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1162     0.1914 &  26.3367 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0895 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1173     0.0086 &  26.3453 r
  data arrival time                                                                                                                          26.3453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1183     0.0083 &  26.3452 r
  data arrival time                                                                                                                          26.3452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2046    24.7954
  data required time                                                                                                                         24.7954
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7954
  data arrival time                                                                                                                         -26.3452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0019 &  26.3464 r
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5498


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0106 &  26.3453 r
  data arrival time                                                                                                                          26.3453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5498


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1109     0.1968 &  26.3400 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0859 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1118     0.0063 &  26.3463 r
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5498


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0107 &  26.3453 r
  data arrival time                                                                                                                          26.3453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5498


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[20] (net)                                                                                          1   0.0375 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1479 &  26.1479 r
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0691 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1130     0.1921 &  26.3400 r
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1139     0.0060 &  26.3460 r
  data arrival time                                                                                                                          26.3460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2038    24.7962
  data required time                                                                                                                         24.7962
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7962
  data arrival time                                                                                                                         -26.3460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5498


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0107 &  26.3454 r
  data arrival time                                                                                                                          26.3454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5498


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0107 &  26.3454 r
  data arrival time                                                                                                                          26.3454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1129     0.0086 &  26.3462 r
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0362 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1162     0.1914 &  26.3367 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0895 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1173     0.0087 &  26.3455 r
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0107 &  26.3454 r
  data arrival time                                                                                                                          26.3454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1165     0.0063 &  26.3456 r
  data arrival time                                                                                                                          26.3456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2043    24.7957
  data required time                                                                                                                         24.7957
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7957
  data arrival time                                                                                                                         -26.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0108 &  26.3454 r
  data arrival time                                                                                                                          26.3454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1109     0.1968 &  26.3400 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0859 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1118     0.0065 &  26.3465 r
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0258 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0914     0.1432 &  26.1432 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0663 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1127     0.1992 &  26.3424 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0888 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1131     0.0038 &  26.3462 r
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0108 &  26.3455 r
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0108 &  26.3455 r
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0021 &  26.3466 r
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0920     0.1437 &  26.1437 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0672 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1165     0.1910 &  26.3347 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0899 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0108 &  26.3455 r
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1182     0.0085 &  26.3454 r
  data arrival time                                                                                                                          26.3454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2046    24.7954
  data required time                                                                                                                         24.7954
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7954
  data arrival time                                                                                                                         -26.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1164     0.0064 &  26.3457 r
  data arrival time                                                                                                                          26.3457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5500


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[20] (net)                                                                                          1   0.0375 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1479 &  26.1479 r
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0691 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1130     0.1921 &  26.3400 r
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1139     0.0062 &  26.3462 r
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2038    24.7962
  data required time                                                                                                                         24.7962
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7962
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5500


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1129     0.0087 &  26.3464 r
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5500


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1184     0.0086 &  26.3454 r
  data arrival time                                                                                                                          26.3454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2046    24.7954
  data required time                                                                                                                         24.7954
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7954
  data arrival time                                                                                                                         -26.3454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5500


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0362 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1162     0.1914 &  26.3367 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0895 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1173     0.0089 &  26.3456 r
  data arrival time                                                                                                                          26.3456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5500


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0022 &  26.3467 r
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5500


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0076 &  26.3464 r
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5500


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0088 &  26.3464 r
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5501


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1185     0.0087 &  26.3455 r
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2046    24.7954
  data required time                                                                                                                         24.7954
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7954
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5501


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[20] (net)                                                                                          1   0.0375 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1479 &  26.1479 r
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0691 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1130     0.1921 &  26.3400 r
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1139     0.0063 &  26.3463 r
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2038    24.7962
  data required time                                                                                                                         24.7962
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7962
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5501


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0066 &  26.3459 r
  data arrival time                                                                                                                          26.3459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5501


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0088 &  26.3456 r
  data arrival time                                                                                                                          26.3456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5502


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1131     0.0088 &  26.3465 r
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5502


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0362 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1162     0.1914 &  26.3367 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0895 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1176     0.0090 &  26.3457 r
  data arrival time                                                                                                                          26.3457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5502


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0024 &  26.3469 r
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5502


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0090 &  26.3466 r
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5502


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1163     0.0067 &  26.3460 r
  data arrival time                                                                                                                          26.3460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5503


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0089 &  26.3457 r
  data arrival time                                                                                                                          26.3457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5503


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[20] (net)                                                                                          1   0.0375 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1479 &  26.1479 r
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0691 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1130     0.1921 &  26.3400 r
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1139     0.0065 &  26.3465 r
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2038    24.7962
  data required time                                                                                                                         24.7962
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7962
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5503


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0362 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1162     0.1914 &  26.3367 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0895 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1175     0.0091 &  26.3459 r
  data arrival time                                                                                                                          26.3459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5503


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0025 &  26.3470 r
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5503


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0090 &  26.3467 r
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5503


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1164     0.0068 &  26.3461 r
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5503


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0079 &  26.3468 r
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5504


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0090 &  26.3458 r
  data arrival time                                                                                                                          26.3458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5504


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0091 &  26.3468 r
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5504


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1165     0.0069 &  26.3462 r
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2043    24.7957
  data required time                                                                                                                         24.7957
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7957
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5504


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0451 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0911     0.1444 &  26.1444 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0662 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1172     0.1925 &  26.3369 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0091 &  26.3459 r
  data arrival time                                                                                                                          26.3459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5505


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[20] (net)                                                                                          1   0.0375 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1479 &  26.1479 r
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0691 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1130     0.1921 &  26.3400 r
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1143     0.0066 &  26.3466 r
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2039    24.7961
  data required time                                                                                                                         24.7961
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7961
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5505


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1114     0.0026 &  26.3471 r
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5505


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0081 &  26.3469 r
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5505


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0092 &  26.3469 r
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5505


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1113     0.0027 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5506


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0362 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1453 &  26.1453 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1162     0.1914 &  26.3367 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0895 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1174     0.0094 &  26.3461 r
  data arrival time                                                                                                                          26.3461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2044    24.7956
  data required time                                                                                                                         24.7956
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7956
  data arrival time                                                                                                                         -26.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5506


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1166     0.0070 &  26.3463 r
  data arrival time                                                                                                                          26.3463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2043    24.7957
  data required time                                                                                                                         24.7957
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7957
  data arrival time                                                                                                                         -26.3463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5506


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[20] (net)                                                                                          1   0.0375 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0940     0.1479 &  26.1479 r
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0691 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1130     0.1921 &  26.3400 r
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1142     0.0067 &  26.3467 r
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2039    24.7961
  data required time                                                                                                                         24.7961
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7961
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5506


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0093 &  26.3470 r
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5506


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0070 &  26.3464 r
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5506


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0094 &  26.3470 r
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5507


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0082 &  26.3470 r
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5507


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0029 &  26.3473 r
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5507


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0071 &  26.3465 r
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5507


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0094 &  26.3471 r
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5507


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0072 &  26.3466 r
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5508


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0084 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5508


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0095 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5508


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1113     0.0030 &  26.3475 r
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5508


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0073 &  26.3466 r
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5509


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0974     0.1476 &  26.1476 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0716 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1119     0.1901 &  26.3377 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1128     0.0096 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5509


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1114     0.0030 &  26.3475 r
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5509


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0074 &  26.3467 r
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5509


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[23] (net)                                                                                          1   0.0404 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0959     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0712 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1146     0.1915 &  26.3389 r
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1156     0.0079 &  26.3468 r
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2041    24.7959
  data required time                                                                                                                         24.7959
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7959
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5509


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1131     0.0085 &  26.3473 r
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2037    24.7963
  data required time                                                                                                                         24.7963
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7963
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5510


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1115     0.0031 &  26.3476 r
  data arrival time                                                                                                                          26.3476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5510


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0075 &  26.3468 r
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5510


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0075 &  26.3468 r
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5510


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0086 &  26.3474 r
  data arrival time                                                                                                                          26.3474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5511


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[23] (net)                                                                                          1   0.0404 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0959     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0712 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1146     0.1915 &  26.3389 r
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1156     0.0081 &  26.3470 r
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2041    24.7959
  data required time                                                                                                                         24.7959
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7959
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5511


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1116     0.0032 &  26.3477 r
  data arrival time                                                                                                                          26.3477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2034    24.7966
  data required time                                                                                                                         24.7966
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7966
  data arrival time                                                                                                                         -26.3477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5511


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0033 &  26.3478 r
  data arrival time                                                                                                                          26.3478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5511


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0076 &  26.3469 r
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5511


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0076 &  26.3470 r
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5512


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0077 &  26.3470 r
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5512


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0034 &  26.3479 r
  data arrival time                                                                                                                          26.3479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5512


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1129     0.0088 &  26.3476 r
  data arrival time                                                                                                                          26.3476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5512


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0077 &  26.3471 r
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5513


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0958     0.1474 &  26.1474 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1110     0.1971 &  26.3445 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1112     0.0035 &  26.3480 r
  data arrival time                                                                                                                          26.3480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2033    24.7967
  data required time                                                                                                                         24.7967
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7967
  data arrival time                                                                                                                         -26.3480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5513


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0078 &  26.3471 r
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5513


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1129     0.0089 &  26.3477 r
  data arrival time                                                                                                                          26.3477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5513


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0078 &  26.3471 r
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5513


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0078 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5514


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0079 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5514


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0079 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5514


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0341 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0996     0.1483 &  26.1483 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0738 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1118     0.1905 &  26.3388 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1130     0.0090 &  26.3478 r
  data arrival time                                                                                                                          26.3478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2036    24.7964
  data required time                                                                                                                         24.7964
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7964
  data arrival time                                                                                                                         -26.3478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5514


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0079 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5514


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0079 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5515


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0314 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0939     0.1447 &  26.1447 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0689 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1153     0.1946 &  26.3393 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0909 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1162     0.0079 &  26.3473 r
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2042    24.7958
  data required time                                                                                                                         24.7958
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7958
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5515

Warning: report_timing has satisfied the max_paths criteria. There are 4268 further endpoints which have paths of interest with slack less than 100.0000 that were not considered when generating this report. (UITE-502)

1
