Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 16 11:26:02 2023
| Host         : YusuxYT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           20 |
| No           | No                    | Yes                    |             184 |           72 |
| No           | Yes                   | No                     |              74 |           15 |
| Yes          | No                    | No                     |            1254 |          847 |
| Yes          | No                    | Yes                    |            1096 |          714 |
| Yes          | Yes                   | No                     |             111 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------+--------------------------------+------------------+----------------+--------------+
|     Clock Signal     |              Enable Signal             |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------+--------------------------------+------------------+----------------+--------------+
|  CLK_GEN/clk_disp    | BTN_SCAN/p_0_in                        |                                |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                        |                                |                1 |              2 |         2.00 |
|  debug_clk           |                                        |                                |                3 |              4 |         1.33 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/cust_counter                | rst_all                        |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/reg_counter                 | rst_all                        |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/beat_counter                | rst_all                        |                4 |              5 |         1.25 |
|  CLK_GEN/clk_cpu     | DEBUG_CTRL/uart_valid_debug            | rst_all                        |                4 |              8 |         2.00 |
|  CLK_GEN/clk_cpu     | uart_tx_ctrl/update_head               | rst_all                        |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | UART_BUFF/send_reg_0[0]                |                                |                1 |              8 |         8.00 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg           | core/reg_EXE_MEM/rst_all_reg_1 |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                        | uart_tx_ctrl/bitTmr            |                4 |             14 |         3.50 |
|  debug_clk           | core/reg_IF_ID/rst_all_reg             | core/reg_IF_ID/rst_all_reg_0   |                8 |             16 |         2.00 |
|  CLK_GEN/clk_disp    |                                        |                                |                5 |             18 |         3.60 |
|  CLK_GEN/clk_cpu     |                                        |                                |               11 |             24 |         2.18 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg           | core/reg_EXE_MEM/rst_all_reg_0 |               12 |             24 |         2.00 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_12[0]  | rst_all                        |               25 |             32 |         1.28 |
|  CLK100MHZ_IBUF_BUFG | uart_tx_ctrl/bitIndex                  | uart_tx_ctrl/uart_ready        |                9 |             32 |         3.56 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_2[0]   | rst_all                        |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_13[0]  | rst_all                        |               21 |             32 |         1.52 |
|  debug_clk           | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0 | rst_all                        |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_18[0]  | rst_all                        |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/E[0]                   | rst_all                        |               16 |             32 |         2.00 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_24[0]  | rst_all                        |               22 |             32 |         1.45 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_29[0]  | rst_all                        |               26 |             32 |         1.23 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_11[0]  | rst_all                        |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_21[0]  | rst_all                        |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_22[0]  | rst_all                        |               22 |             32 |         1.45 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_27[0]  | rst_all                        |               23 |             32 |         1.39 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_4[0]   | rst_all                        |               25 |             32 |         1.28 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_6[0]   | rst_all                        |               25 |             32 |         1.28 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_1[0]   | rst_all                        |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_10[0]  | rst_all                        |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_19[0]  | rst_all                        |               25 |             32 |         1.28 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_23[0]  | rst_all                        |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_9[0]   | rst_all                        |               17 |             32 |         1.88 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_0[0]   | rst_all                        |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_17[0]  | rst_all                        |               18 |             32 |         1.78 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_14[0]  | rst_all                        |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_16[0]  | rst_all                        |               23 |             32 |         1.39 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_5[0]   | rst_all                        |               25 |             32 |         1.28 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_7[0]   | rst_all                        |               20 |             32 |         1.60 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_20[0]  | rst_all                        |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_25[0]  | rst_all                        |               21 |             32 |         1.52 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_28[0]  | rst_all                        |               25 |             32 |         1.28 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_3[0]   | rst_all                        |               23 |             32 |         1.39 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_26[0]  | rst_all                        |               20 |             32 |         1.60 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_15[0]  | rst_all                        |               19 |             32 |         1.68 |
| ~debug_clk           | core/reg_MEM_WB/RegWrite_WB_reg_8[0]   | rst_all                        |               21 |             32 |         1.52 |
|  CLK_GEN/clk_disp    |                                        | DISPLAY/seg_an_shift_0         |               11 |             60 |         5.45 |
|  debug_clk           | core/reg_IF_ID/PC_EN_IF                | rst_all                        |               35 |             72 |         2.06 |
|  debug_clk           | core/reg_IF_ID/rst_all_reg             |                                |               50 |             84 |         1.68 |
|  debug_clk           | core/reg_EXE_MEM/rst_all_reg           |                                |               65 |            136 |         2.09 |
|  debug_clk           |                                        | rst_all                        |               72 |            184 |         2.56 |
| ~debug_clk           | core/reg_EXE_MEM/E[0]                  |                                |              729 |           1024 |         1.40 |
+----------------------+----------------------------------------+--------------------------------+------------------+----------------+--------------+


