==27588== Cachegrind, a cache and branch-prediction profiler
==27588== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27588== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27588== Command: ./mser .
==27588== 
--27588-- warning: L3 cache found, using its data for the LL simulation.
--27588-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27588-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27588== 
==27588== Process terminating with default action of signal 15 (SIGTERM)
==27588==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27588==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27588== 
==27588== I   refs:      2,198,554,929
==27588== I1  misses:            1,206
==27588== LLi misses:            1,202
==27588== I1  miss rate:          0.00%
==27588== LLi miss rate:          0.00%
==27588== 
==27588== D   refs:        887,113,126  (600,055,692 rd   + 287,057,434 wr)
==27588== D1  misses:        2,971,504  (  1,671,326 rd   +   1,300,178 wr)
==27588== LLd misses:        1,306,903  (    211,366 rd   +   1,095,537 wr)
==27588== D1  miss rate:           0.3% (        0.3%     +         0.5%  )
==27588== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27588== 
==27588== LL refs:           2,972,710  (  1,672,532 rd   +   1,300,178 wr)
==27588== LL misses:         1,308,105  (    212,568 rd   +   1,095,537 wr)
==27588== LL miss rate:            0.0% (        0.0%     +         0.4%  )
