# Compile of ProgramCounter.v was successful with warnings.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# 7 compiles, 1 failed with no errors.
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# 7 compiles, 1 failed with no errors.
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of LEG.v was successful.
# 8 compiles, 1 failed with no errors.
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of LEG.v was successful.
# Compile of Legtb.v failed with 2 errors.
# 9 compiles, 2 failed with 2 errors.
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of LEG.v was successful.
# Compile of Legtb.v failed with 1 errors.
# 9 compiles, 2 failed with 1 error.
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of LEG.v was successful.
# Compile of Legtb.v failed with 3 errors.
# 9 compiles, 2 failed with 3 errors.
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of LEG.v was successful.
# Compile of Legtb.v was successful.
# 9 compiles, 1 failed with no errors.
vsim -gui work.Legtb
# vsim -gui work.Legtb 
# Start time: 14:09:33 on Oct 28,2024
# Loading work.Legtb
# Loading work.LEG
# Loading work.IF
# Loading work.Mux2to1
# Loading work.register
# Loading work.ProgramCounter
# Loading work.InstructionMemory
# Loading work.IF_Reg
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'programCounter'.  Expected 5, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg/instructionFetch/programCounter File: D:/CA-lab/ARM-Computer-Architecture-Lab/IF.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clk'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/ProgramCounter.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg/instructionFetch/programCounter File: D:/CA-lab/ARM-Computer-Architecture-Lab/IF.v Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'branchTaken'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/ProgramCounter.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg/instructionFetch/programCounter File: D:/CA-lab/ARM-Computer-Architecture-Lab/IF.v Line: 9
# ** Warning: (vsim-3722) D:/CA-lab/ARM-Computer-Architecture-Lab/IF.v(9): [TFMPC] - Missing connection for port 'freeze'.
# ** Warning: (vsim-3722) D:/CA-lab/ARM-Computer-Architecture-Lab/IF.v(9): [TFMPC] - Missing connection for port 'branchAddress'.
# ** Warning: (vsim-3722) D:/CA-lab/ARM-Computer-Architecture-Lab/IF.v(9): [TFMPC] - Missing connection for port 'instructionAddress'.
# A time value could not be extracted from the current line
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of LEG.v was successful.
# Compile of Legtb.v was successful.
# 9 compiles, 1 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Legtb
# Loading work.LEG
# Loading work.IF
# Loading work.Mux2to1
# Loading work.register
# Loading work.ProgramCounter
# Loading work.InstructionMemory
# Loading work.IF_Reg
add wave -position insertpoint  \
sim:/Legtb/clk \
sim:/Legtb/rst \
sim:/Legtb/branchAddress \
sim:/Legtb/IFPC \
sim:/Legtb/instruction \
sim:/Legtb/IDPC \
sim:/Legtb/IDInstruction \
sim:/Legtb/EPC \
sim:/Legtb/EI \
sim:/Legtb/MEMPC \
sim:/Legtb/MEMI \
sim:/Legtb/WBPC \
sim:/Legtb/WBI
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v(14)
#    Time: 10010 ps  Iteration: 0  Instance: /Legtb
# Break in Module Legtb at D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v line 14
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of LEG.v was successful.
# Compile of Legtb.v was successful.
# 9 compiles, 1 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Legtb
# Loading work.LEG
# Loading work.IF
# Loading work.Mux2to1
# Loading work.register
# Loading work.ProgramCounter
# Loading work.InstructionMemory
# Loading work.IF_Reg
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'branchAddress'.
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (31) for port 'branchAddress'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'IFPC'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'instruction'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'IDPC'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'IDInstruction'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'EPC'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'EI'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MEMPC'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MEMI'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'WBPC'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'WBI'. The port definition is at: D:/CA-lab/ARM-Computer-Architecture-Lab/LEG.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Legtb/leg File: D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v Line: 6
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of LEG.v was successful.
# Compile of Legtb.v was successful.
# 9 compiles, 1 failed with no errors.
restart -f
# No Design Loaded!
run -all
# No Design Loaded!
vsim -gui work.Legtb
# vsim -gui work.Legtb 
# Start time: 14:09:33 on Oct 28,2024
# Loading work.Legtb
# Loading work.LEG
# Loading work.IF
# Loading work.Mux2to1
# Loading work.register
# Loading work.ProgramCounter
# Loading work.InstructionMemory
# Loading work.IF_Reg
add wave -position insertpoint  \
sim:/Legtb/clk \
sim:/Legtb/rst \
sim:/Legtb/branchAddress \
sim:/Legtb/IFPC \
sim:/Legtb/instruction \
sim:/Legtb/IDPC \
sim:/Legtb/IDInstruction \
sim:/Legtb/EPC \
sim:/Legtb/EI \
sim:/Legtb/MEMPC \
sim:/Legtb/MEMI \
sim:/Legtb/WBPC \
sim:/Legtb/WBI
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v(14)
#    Time: 10010 ps  Iteration: 0  Instance: /Legtb
# Break in Module Legtb at D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v line 14
add wave -position insertpoint sim:/Legtb/leg/IFPC
add wave -position insertpoint sim:/Legtb/leg/instruction
add wave -position insertpoint sim:/Legtb/leg/instructionFetch/instructionMem/mem
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v(14)
#    Time: 10010 ps  Iteration: 0  Instance: /Legtb
# Break in Module Legtb at D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v line 14
add wave -position insertpoint sim:/Legtb/leg/ifReg/pc
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v(14)
#    Time: 10010 ps  Iteration: 0  Instance: /Legtb
# Break in Module Legtb at D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v line 14
add wave -position insertpoint sim:/Legtb/leg/ifReg/PCReg/loaden
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v(14)
#    Time: 10010 ps  Iteration: 0  Instance: /Legtb
# Break in Module Legtb at D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v line 14
add wave -position insertpoint sim:/Legtb/leg/ifReg/PCReg/pin
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v(14)
#    Time: 10010 ps  Iteration: 0  Instance: /Legtb
# Break in Module Legtb at D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v line 14
add wave -position insertpoint sim:/Legtb/leg/ifReg/flush
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v(14)
#    Time: 10010 ps  Iteration: 0  Instance: /Legtb
# Break in Module Legtb at D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v line 14
add wave -position insertpoint sim:/Legtb/leg/ifReg/instructionIn
add wave -position insertpoint sim:/Legtb/leg/ifReg/pcIn
# Compile of ProgramCounter.v was successful.
# Compile of Register.v was successful.
# Compile of IF_TB.v was successful.
# Compile of IF.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of LEG.v was successful.
# Compile of Legtb.v was successful.
# 9 compiles, 1 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Legtb
# Loading work.LEG
# Loading work.IF
# Loading work.Mux2to1
# Loading work.register
# Loading work.ProgramCounter
# Loading work.InstructionMemory
# Loading work.IF_Reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v(14)
#    Time: 10010 ps  Iteration: 0  Instance: /Legtb
# Break in Module Legtb at D:/CA-lab/ARM-Computer-Architecture-Lab/Legtb.v line 14
quit -sim
# End time: 14:34:13 on Oct 28,2024, Elapsed time: 0:24:40
# Errors: 0, Warnings: 1
