   R0 = 0x200043c3 <- spi: 0x20004000+0x3c3
   R1 = 0x00000001
   R2 = 0x00000000
   R3 = 0x00000001
   R4 = 0x20000ee4 <- kernel: 0x20000000+0xee4
   R5 = 0x0000000a
   R6 = 0x00000000
   R7 = 0x20000ea8 <- kernel: 0x20000000+0xea8
   R8 = 0x20003bac <- spi_driver: 0x20003800+0x3ac
   R9 = 0x200043c3 <- spi: 0x20004000+0x3c3
  R10 = 0x00000001
  R11 = 0x00000001
  R12 = 0x00000001
   SP = 0x20000e80 <- kernel: 0x20000000+0xe80
        |
        +--->  0x20000e80 0x0800153c kern::umem::USlice<T>::last_byte_addr
               0x20000eb0 0x080033bc kern::umem::USlice<T>::aliases
               0x20000eb0 0x080033bc kern::umem::safe_copy
               0x20000f58 0x08002244 kern::syscalls::borrow_read
               0x20000f58 0x08002244 kern::syscalls::safe_syscall_entry
               0x20000f58 0x08002244 kern::syscalls::syscall_entry::{{closure}}
               0x20000f58 0x08002244 kern::arch::arm_m::with_task_table
               0x20000f58 0x08002244 syscall_entry
               0x20000f58 0x0800375a SVCall

   LR = 0x080033bd <- kernel: safe_copy+0x55
   PC = 0x0800153c <- kernel: last_byte_addr<u8>+0x0
  PSR = 0x6100000b <- 0110_0001_0000_0000_0000_0000_0000_1011
                      |||| | ||         |       |           |
                      |||| | ||         |       |           + Exception = 0xb
                      |||| | ||         |       +------------ IC/IT = 0x0
                      |||| | ||         +-------------------- GE = 0x0
                      |||| | |+------------------------------ T = 1
                      |||| | +------------------------------- IC/IT = 0x0
                      |||| +--------------------------------- Q = 0
                      |||+----------------------------------- V = 0
                      ||+------------------------------------ C = 1
                      |+------------------------------------- Z = 1
                      +-------------------------------------- N = 0

  MSP = 0x20000e80 <- kernel: 0x20000000+0xe80
  PSP = 0x20003b18 <- spi_driver: 0x20003800+0x318
  SPR = 0x05000000 <- 0000_0101_0000_0000_0000_0000_0000_0000
                            |||         |         |         |
                            |||         |         |         + PRIMASK = 0
                            |||         |         +---------- BASEPRI = 0x0
                            |||         +-------------------- FAULTMASK = 0
                            ||+------------------------------ CONTROL.nPRIV = 1
                            |+------------------------------- CONTROL.SPSEL = 0
                            +-------------------------------- CONTROL.FPCA = 1

