#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* UART_RXInternalInterrupt */
#define UART_RXInternalInterrupt__ES2_PATCH 0
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UART_RXInternalInterrupt__INTC_MASK 0x80u
#define UART_RXInternalInterrupt__INTC_NUMBER 7
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR7
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UART_RXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Eu)

/* UART_TXInternalInterrupt */
#define UART_TXInternalInterrupt__ES2_PATCH 0
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define UART_TXInternalInterrupt__INTC_MASK 0x80u
#define UART_TXInternalInterrupt__INTC_NUMBER 23
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR23
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define UART_TXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Eu)

/* SPIM_IntClock */
#define SPIM_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IntClock__PM_ACT_MSK 0x02u
#define SPIM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IntClock__PM_STBY_MSK 0x02u

/* TRIGIN_PSoC */
#define TRIGIN_PSoC__0__MASK 0x08u
#define TRIGIN_PSoC__0__PC CYREG_PRT4_PC3
#define TRIGIN_PSoC__0__PORT 4
#define TRIGIN_PSoC__0__SHIFT 3
#define TRIGIN_PSoC__AG CYREG_PRT4_AG
#define TRIGIN_PSoC__AMUX CYREG_PRT4_AMUX
#define TRIGIN_PSoC__BIE CYREG_PRT4_BIE
#define TRIGIN_PSoC__BIT_MASK CYREG_PRT4_BIT_MASK
#define TRIGIN_PSoC__BYP CYREG_PRT4_BYP
#define TRIGIN_PSoC__CTL CYREG_PRT4_CTL
#define TRIGIN_PSoC__DM0 CYREG_PRT4_DM0
#define TRIGIN_PSoC__DM1 CYREG_PRT4_DM1
#define TRIGIN_PSoC__DM2 CYREG_PRT4_DM2
#define TRIGIN_PSoC__DR CYREG_PRT4_DR
#define TRIGIN_PSoC__INP_DIS CYREG_PRT4_INP_DIS
#define TRIGIN_PSoC__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define TRIGIN_PSoC__LCD_EN CYREG_PRT4_LCD_EN
#define TRIGIN_PSoC__MASK 0x08u
#define TRIGIN_PSoC__P4_3__MASK 0x08u
#define TRIGIN_PSoC__P4_3__PC CYREG_PRT4_PC3
#define TRIGIN_PSoC__P4_3__PORT 4
#define TRIGIN_PSoC__P4_3__SHIFT 3
#define TRIGIN_PSoC__PORT 4
#define TRIGIN_PSoC__PRT CYREG_PRT4_PRT
#define TRIGIN_PSoC__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define TRIGIN_PSoC__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define TRIGIN_PSoC__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define TRIGIN_PSoC__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define TRIGIN_PSoC__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define TRIGIN_PSoC__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define TRIGIN_PSoC__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define TRIGIN_PSoC__PS CYREG_PRT4_PS
#define TRIGIN_PSoC__SHIFT 3
#define TRIGIN_PSoC__SLW CYREG_PRT4_SLW

/* I100mA_SEL */
#define I100mA_SEL__0__MASK 0x02u
#define I100mA_SEL__0__PC CYREG_PRT4_PC1
#define I100mA_SEL__0__PORT 4
#define I100mA_SEL__0__SHIFT 1
#define I100mA_SEL__AG CYREG_PRT4_AG
#define I100mA_SEL__AMUX CYREG_PRT4_AMUX
#define I100mA_SEL__BIE CYREG_PRT4_BIE
#define I100mA_SEL__BIT_MASK CYREG_PRT4_BIT_MASK
#define I100mA_SEL__BYP CYREG_PRT4_BYP
#define I100mA_SEL__CTL CYREG_PRT4_CTL
#define I100mA_SEL__DM0 CYREG_PRT4_DM0
#define I100mA_SEL__DM1 CYREG_PRT4_DM1
#define I100mA_SEL__DM2 CYREG_PRT4_DM2
#define I100mA_SEL__DR CYREG_PRT4_DR
#define I100mA_SEL__INP_DIS CYREG_PRT4_INP_DIS
#define I100mA_SEL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define I100mA_SEL__LCD_EN CYREG_PRT4_LCD_EN
#define I100mA_SEL__MASK 0x02u
#define I100mA_SEL__P4_1__MASK 0x02u
#define I100mA_SEL__P4_1__PC CYREG_PRT4_PC1
#define I100mA_SEL__P4_1__PORT 4
#define I100mA_SEL__P4_1__SHIFT 1
#define I100mA_SEL__PORT 4
#define I100mA_SEL__PRT CYREG_PRT4_PRT
#define I100mA_SEL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define I100mA_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define I100mA_SEL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define I100mA_SEL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define I100mA_SEL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define I100mA_SEL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define I100mA_SEL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define I100mA_SEL__PS CYREG_PRT4_PS
#define I100mA_SEL__SHIFT 1
#define I100mA_SEL__SLW CYREG_PRT4_SLW

/* PWM_PWMUDB */
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB13_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB13_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB13_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB13_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB13_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB13_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* SCOPE1_SEL */
#define SCOPE1_SEL__0__MASK 0x08u
#define SCOPE1_SEL__0__PC CYREG_PRT2_PC3
#define SCOPE1_SEL__0__PORT 2
#define SCOPE1_SEL__0__SHIFT 3
#define SCOPE1_SEL__AG CYREG_PRT2_AG
#define SCOPE1_SEL__AMUX CYREG_PRT2_AMUX
#define SCOPE1_SEL__BIE CYREG_PRT2_BIE
#define SCOPE1_SEL__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCOPE1_SEL__BYP CYREG_PRT2_BYP
#define SCOPE1_SEL__CTL CYREG_PRT2_CTL
#define SCOPE1_SEL__DM0 CYREG_PRT2_DM0
#define SCOPE1_SEL__DM1 CYREG_PRT2_DM1
#define SCOPE1_SEL__DM2 CYREG_PRT2_DM2
#define SCOPE1_SEL__DR CYREG_PRT2_DR
#define SCOPE1_SEL__INP_DIS CYREG_PRT2_INP_DIS
#define SCOPE1_SEL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCOPE1_SEL__LCD_EN CYREG_PRT2_LCD_EN
#define SCOPE1_SEL__MASK 0x08u
#define SCOPE1_SEL__P2_3__MASK 0x08u
#define SCOPE1_SEL__P2_3__PC CYREG_PRT2_PC3
#define SCOPE1_SEL__P2_3__PORT 2
#define SCOPE1_SEL__P2_3__SHIFT 3
#define SCOPE1_SEL__PORT 2
#define SCOPE1_SEL__PRT CYREG_PRT2_PRT
#define SCOPE1_SEL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCOPE1_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCOPE1_SEL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCOPE1_SEL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCOPE1_SEL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCOPE1_SEL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCOPE1_SEL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCOPE1_SEL__PS CYREG_PRT2_PS
#define SCOPE1_SEL__SHIFT 3
#define SCOPE1_SEL__SLW CYREG_PRT2_SLW

/* SCOPE2_SEL */
#define SCOPE2_SEL__0__MASK 0x04u
#define SCOPE2_SEL__0__PC CYREG_PRT2_PC2
#define SCOPE2_SEL__0__PORT 2
#define SCOPE2_SEL__0__SHIFT 2
#define SCOPE2_SEL__AG CYREG_PRT2_AG
#define SCOPE2_SEL__AMUX CYREG_PRT2_AMUX
#define SCOPE2_SEL__BIE CYREG_PRT2_BIE
#define SCOPE2_SEL__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCOPE2_SEL__BYP CYREG_PRT2_BYP
#define SCOPE2_SEL__CTL CYREG_PRT2_CTL
#define SCOPE2_SEL__DM0 CYREG_PRT2_DM0
#define SCOPE2_SEL__DM1 CYREG_PRT2_DM1
#define SCOPE2_SEL__DM2 CYREG_PRT2_DM2
#define SCOPE2_SEL__DR CYREG_PRT2_DR
#define SCOPE2_SEL__INP_DIS CYREG_PRT2_INP_DIS
#define SCOPE2_SEL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCOPE2_SEL__LCD_EN CYREG_PRT2_LCD_EN
#define SCOPE2_SEL__MASK 0x04u
#define SCOPE2_SEL__P2_2__MASK 0x04u
#define SCOPE2_SEL__P2_2__PC CYREG_PRT2_PC2
#define SCOPE2_SEL__P2_2__PORT 2
#define SCOPE2_SEL__P2_2__SHIFT 2
#define SCOPE2_SEL__PORT 2
#define SCOPE2_SEL__PRT CYREG_PRT2_PRT
#define SCOPE2_SEL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCOPE2_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCOPE2_SEL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCOPE2_SEL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCOPE2_SEL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCOPE2_SEL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCOPE2_SEL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCOPE2_SEL__PS CYREG_PRT2_PS
#define SCOPE2_SEL__SHIFT 2
#define SCOPE2_SEL__SLW CYREG_PRT2_SLW

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB11_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB11_ST
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB10_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB10_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB10_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB10_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB10_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB10_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB10_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB10_F1

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_BUART_sRX_RxSts__1__MASK 0x02u
#define UART_BUART_sRX_RxSts__1__POS 1
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x3Au
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB03_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB03_ST
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB07_F1

/* DMM_2WSEL */
#define DMM_2WSEL__0__MASK 0x08u
#define DMM_2WSEL__0__PC CYREG_PRT12_PC3
#define DMM_2WSEL__0__PORT 12
#define DMM_2WSEL__0__SHIFT 3
#define DMM_2WSEL__AG CYREG_PRT12_AG
#define DMM_2WSEL__BIE CYREG_PRT12_BIE
#define DMM_2WSEL__BIT_MASK CYREG_PRT12_BIT_MASK
#define DMM_2WSEL__BYP CYREG_PRT12_BYP
#define DMM_2WSEL__DM0 CYREG_PRT12_DM0
#define DMM_2WSEL__DM1 CYREG_PRT12_DM1
#define DMM_2WSEL__DM2 CYREG_PRT12_DM2
#define DMM_2WSEL__DR CYREG_PRT12_DR
#define DMM_2WSEL__INP_DIS CYREG_PRT12_INP_DIS
#define DMM_2WSEL__MASK 0x08u
#define DMM_2WSEL__P12_3__MASK 0x08u
#define DMM_2WSEL__P12_3__PC CYREG_PRT12_PC3
#define DMM_2WSEL__P12_3__PORT 12
#define DMM_2WSEL__P12_3__SHIFT 3
#define DMM_2WSEL__PORT 12
#define DMM_2WSEL__PRT CYREG_PRT12_PRT
#define DMM_2WSEL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DMM_2WSEL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DMM_2WSEL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DMM_2WSEL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DMM_2WSEL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DMM_2WSEL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DMM_2WSEL__PS CYREG_PRT12_PS
#define DMM_2WSEL__SHIFT 3
#define DMM_2WSEL__SIO_CFG CYREG_PRT12_SIO_CFG
#define DMM_2WSEL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DMM_2WSEL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DMM_2WSEL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DMM_2WSEL__SLW CYREG_PRT12_SLW

/* I10mA_SEL */
#define I10mA_SEL__0__MASK 0x04u
#define I10mA_SEL__0__PC CYREG_PRT4_PC2
#define I10mA_SEL__0__PORT 4
#define I10mA_SEL__0__SHIFT 2
#define I10mA_SEL__AG CYREG_PRT4_AG
#define I10mA_SEL__AMUX CYREG_PRT4_AMUX
#define I10mA_SEL__BIE CYREG_PRT4_BIE
#define I10mA_SEL__BIT_MASK CYREG_PRT4_BIT_MASK
#define I10mA_SEL__BYP CYREG_PRT4_BYP
#define I10mA_SEL__CTL CYREG_PRT4_CTL
#define I10mA_SEL__DM0 CYREG_PRT4_DM0
#define I10mA_SEL__DM1 CYREG_PRT4_DM1
#define I10mA_SEL__DM2 CYREG_PRT4_DM2
#define I10mA_SEL__DR CYREG_PRT4_DR
#define I10mA_SEL__INP_DIS CYREG_PRT4_INP_DIS
#define I10mA_SEL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define I10mA_SEL__LCD_EN CYREG_PRT4_LCD_EN
#define I10mA_SEL__MASK 0x04u
#define I10mA_SEL__P4_2__MASK 0x04u
#define I10mA_SEL__P4_2__PC CYREG_PRT4_PC2
#define I10mA_SEL__P4_2__PORT 4
#define I10mA_SEL__P4_2__SHIFT 2
#define I10mA_SEL__PORT 4
#define I10mA_SEL__PRT CYREG_PRT4_PRT
#define I10mA_SEL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define I10mA_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define I10mA_SEL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define I10mA_SEL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define I10mA_SEL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define I10mA_SEL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define I10mA_SEL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define I10mA_SEL__PS CYREG_PRT4_PS
#define I10mA_SEL__SHIFT 2
#define I10mA_SEL__SLW CYREG_PRT4_SLW

/* PSoC_INT0 */
#define PSoC_INT0__0__MASK 0x80u
#define PSoC_INT0__0__PC CYREG_PRT3_PC7
#define PSoC_INT0__0__PORT 3
#define PSoC_INT0__0__SHIFT 7
#define PSoC_INT0__AG CYREG_PRT3_AG
#define PSoC_INT0__AMUX CYREG_PRT3_AMUX
#define PSoC_INT0__BIE CYREG_PRT3_BIE
#define PSoC_INT0__BIT_MASK CYREG_PRT3_BIT_MASK
#define PSoC_INT0__BYP CYREG_PRT3_BYP
#define PSoC_INT0__CTL CYREG_PRT3_CTL
#define PSoC_INT0__DM0 CYREG_PRT3_DM0
#define PSoC_INT0__DM1 CYREG_PRT3_DM1
#define PSoC_INT0__DM2 CYREG_PRT3_DM2
#define PSoC_INT0__DR CYREG_PRT3_DR
#define PSoC_INT0__INP_DIS CYREG_PRT3_INP_DIS
#define PSoC_INT0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PSoC_INT0__LCD_EN CYREG_PRT3_LCD_EN
#define PSoC_INT0__MASK 0x80u
#define PSoC_INT0__P3_7__MASK 0x80u
#define PSoC_INT0__P3_7__PC CYREG_PRT3_PC7
#define PSoC_INT0__P3_7__PORT 3
#define PSoC_INT0__P3_7__SHIFT 7
#define PSoC_INT0__PORT 3
#define PSoC_INT0__PRT CYREG_PRT3_PRT
#define PSoC_INT0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PSoC_INT0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PSoC_INT0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PSoC_INT0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PSoC_INT0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PSoC_INT0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PSoC_INT0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PSoC_INT0__PS CYREG_PRT3_PS
#define PSoC_INT0__SHIFT 7
#define PSoC_INT0__SLW CYREG_PRT3_SLW

/* PSoC_INT1 */
#define PSoC_INT1__0__MASK 0x40u
#define PSoC_INT1__0__PC CYREG_PRT3_PC6
#define PSoC_INT1__0__PORT 3
#define PSoC_INT1__0__SHIFT 6
#define PSoC_INT1__AG CYREG_PRT3_AG
#define PSoC_INT1__AMUX CYREG_PRT3_AMUX
#define PSoC_INT1__BIE CYREG_PRT3_BIE
#define PSoC_INT1__BIT_MASK CYREG_PRT3_BIT_MASK
#define PSoC_INT1__BYP CYREG_PRT3_BYP
#define PSoC_INT1__CTL CYREG_PRT3_CTL
#define PSoC_INT1__DM0 CYREG_PRT3_DM0
#define PSoC_INT1__DM1 CYREG_PRT3_DM1
#define PSoC_INT1__DM2 CYREG_PRT3_DM2
#define PSoC_INT1__DR CYREG_PRT3_DR
#define PSoC_INT1__INP_DIS CYREG_PRT3_INP_DIS
#define PSoC_INT1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PSoC_INT1__LCD_EN CYREG_PRT3_LCD_EN
#define PSoC_INT1__MASK 0x40u
#define PSoC_INT1__P3_6__MASK 0x40u
#define PSoC_INT1__P3_6__PC CYREG_PRT3_PC6
#define PSoC_INT1__P3_6__PORT 3
#define PSoC_INT1__P3_6__SHIFT 6
#define PSoC_INT1__PORT 3
#define PSoC_INT1__PRT CYREG_PRT3_PRT
#define PSoC_INT1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PSoC_INT1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PSoC_INT1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PSoC_INT1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PSoC_INT1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PSoC_INT1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PSoC_INT1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PSoC_INT1__PS CYREG_PRT3_PS
#define PSoC_INT1__SHIFT 6
#define PSoC_INT1__SLW CYREG_PRT3_SLW

/* RTX51_ISR */
#define RTX51_ISR__ES2_PATCH 0
#define RTX51_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define RTX51_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define RTX51_ISR__INTC_MASK 0x20u
#define RTX51_ISR__INTC_NUMBER 29
#define RTX51_ISR__INTC_PRIOR_NUM 0
#define RTX51_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define RTX51_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define RTX51_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define RTX51_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* DIV_SEL2 */
#define DIV_SEL2__0__MASK 0x10u
#define DIV_SEL2__0__PC CYREG_IO_PC_PRT15_PC4
#define DIV_SEL2__0__PORT 15
#define DIV_SEL2__0__SHIFT 4
#define DIV_SEL2__AG CYREG_PRT15_AG
#define DIV_SEL2__AMUX CYREG_PRT15_AMUX
#define DIV_SEL2__BIE CYREG_PRT15_BIE
#define DIV_SEL2__BIT_MASK CYREG_PRT15_BIT_MASK
#define DIV_SEL2__BYP CYREG_PRT15_BYP
#define DIV_SEL2__CTL CYREG_PRT15_CTL
#define DIV_SEL2__DM0 CYREG_PRT15_DM0
#define DIV_SEL2__DM1 CYREG_PRT15_DM1
#define DIV_SEL2__DM2 CYREG_PRT15_DM2
#define DIV_SEL2__DR CYREG_PRT15_DR
#define DIV_SEL2__INP_DIS CYREG_PRT15_INP_DIS
#define DIV_SEL2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DIV_SEL2__LCD_EN CYREG_PRT15_LCD_EN
#define DIV_SEL2__MASK 0x10u
#define DIV_SEL2__P15_4__MASK 0x10u
#define DIV_SEL2__P15_4__PC CYREG_IO_PC_PRT15_PC4
#define DIV_SEL2__P15_4__PORT 15
#define DIV_SEL2__P15_4__SHIFT 4
#define DIV_SEL2__PORT 15
#define DIV_SEL2__PRT CYREG_PRT15_PRT
#define DIV_SEL2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DIV_SEL2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DIV_SEL2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DIV_SEL2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DIV_SEL2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DIV_SEL2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DIV_SEL2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DIV_SEL2__PS CYREG_PRT15_PS
#define DIV_SEL2__SHIFT 4
#define DIV_SEL2__SLW CYREG_PRT15_SLW

/* G10M_SEL */
#define G10M_SEL__0__MASK 0x01u
#define G10M_SEL__0__PC CYREG_PRT6_PC0
#define G10M_SEL__0__PORT 6
#define G10M_SEL__0__SHIFT 0
#define G10M_SEL__AG CYREG_PRT6_AG
#define G10M_SEL__AMUX CYREG_PRT6_AMUX
#define G10M_SEL__BIE CYREG_PRT6_BIE
#define G10M_SEL__BIT_MASK CYREG_PRT6_BIT_MASK
#define G10M_SEL__BYP CYREG_PRT6_BYP
#define G10M_SEL__CTL CYREG_PRT6_CTL
#define G10M_SEL__DM0 CYREG_PRT6_DM0
#define G10M_SEL__DM1 CYREG_PRT6_DM1
#define G10M_SEL__DM2 CYREG_PRT6_DM2
#define G10M_SEL__DR CYREG_PRT6_DR
#define G10M_SEL__INP_DIS CYREG_PRT6_INP_DIS
#define G10M_SEL__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define G10M_SEL__LCD_EN CYREG_PRT6_LCD_EN
#define G10M_SEL__MASK 0x01u
#define G10M_SEL__P6_0__MASK 0x01u
#define G10M_SEL__P6_0__PC CYREG_PRT6_PC0
#define G10M_SEL__P6_0__PORT 6
#define G10M_SEL__P6_0__SHIFT 0
#define G10M_SEL__PORT 6
#define G10M_SEL__PRT CYREG_PRT6_PRT
#define G10M_SEL__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define G10M_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define G10M_SEL__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define G10M_SEL__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define G10M_SEL__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define G10M_SEL__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define G10M_SEL__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define G10M_SEL__PS CYREG_PRT6_PS
#define G10M_SEL__SHIFT 0
#define G10M_SEL__SLW CYREG_PRT6_SLW

/* I10A_SEL */
#define I10A_SEL__0__MASK 0x01u
#define I10A_SEL__0__PC CYREG_PRT4_PC0
#define I10A_SEL__0__PORT 4
#define I10A_SEL__0__SHIFT 0
#define I10A_SEL__AG CYREG_PRT4_AG
#define I10A_SEL__AMUX CYREG_PRT4_AMUX
#define I10A_SEL__BIE CYREG_PRT4_BIE
#define I10A_SEL__BIT_MASK CYREG_PRT4_BIT_MASK
#define I10A_SEL__BYP CYREG_PRT4_BYP
#define I10A_SEL__CTL CYREG_PRT4_CTL
#define I10A_SEL__DM0 CYREG_PRT4_DM0
#define I10A_SEL__DM1 CYREG_PRT4_DM1
#define I10A_SEL__DM2 CYREG_PRT4_DM2
#define I10A_SEL__DR CYREG_PRT4_DR
#define I10A_SEL__INP_DIS CYREG_PRT4_INP_DIS
#define I10A_SEL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define I10A_SEL__LCD_EN CYREG_PRT4_LCD_EN
#define I10A_SEL__MASK 0x01u
#define I10A_SEL__P4_0__MASK 0x01u
#define I10A_SEL__P4_0__PC CYREG_PRT4_PC0
#define I10A_SEL__P4_0__PORT 4
#define I10A_SEL__P4_0__SHIFT 0
#define I10A_SEL__PORT 4
#define I10A_SEL__PRT CYREG_PRT4_PRT
#define I10A_SEL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define I10A_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define I10A_SEL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define I10A_SEL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define I10A_SEL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define I10A_SEL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define I10A_SEL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define I10A_SEL__PS CYREG_PRT4_PS
#define I10A_SEL__SHIFT 0
#define I10A_SEL__SLW CYREG_PRT4_SLW

/* K1_SENSE */
#define K1_SENSE__0__MASK 0x08u
#define K1_SENSE__0__PC CYREG_PRT0_PC3
#define K1_SENSE__0__PORT 0
#define K1_SENSE__0__SHIFT 3
#define K1_SENSE__AG CYREG_PRT0_AG
#define K1_SENSE__AMUX CYREG_PRT0_AMUX
#define K1_SENSE__BIE CYREG_PRT0_BIE
#define K1_SENSE__BIT_MASK CYREG_PRT0_BIT_MASK
#define K1_SENSE__BYP CYREG_PRT0_BYP
#define K1_SENSE__CTL CYREG_PRT0_CTL
#define K1_SENSE__DM0 CYREG_PRT0_DM0
#define K1_SENSE__DM1 CYREG_PRT0_DM1
#define K1_SENSE__DM2 CYREG_PRT0_DM2
#define K1_SENSE__DR CYREG_PRT0_DR
#define K1_SENSE__INP_DIS CYREG_PRT0_INP_DIS
#define K1_SENSE__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define K1_SENSE__LCD_EN CYREG_PRT0_LCD_EN
#define K1_SENSE__MASK 0x08u
#define K1_SENSE__P0_3__MASK 0x08u
#define K1_SENSE__P0_3__PC CYREG_PRT0_PC3
#define K1_SENSE__P0_3__PORT 0
#define K1_SENSE__P0_3__SHIFT 3
#define K1_SENSE__PORT 0
#define K1_SENSE__PRT CYREG_PRT0_PRT
#define K1_SENSE__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define K1_SENSE__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define K1_SENSE__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define K1_SENSE__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define K1_SENSE__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define K1_SENSE__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define K1_SENSE__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define K1_SENSE__PS CYREG_PRT0_PS
#define K1_SENSE__SHIFT 3
#define K1_SENSE__SLW CYREG_PRT0_SLW

/* K2_SENSE */
#define K2_SENSE__0__MASK 0x80u
#define K2_SENSE__0__PC CYREG_PRT0_PC7
#define K2_SENSE__0__PORT 0
#define K2_SENSE__0__SHIFT 7
#define K2_SENSE__AG CYREG_PRT0_AG
#define K2_SENSE__AMUX CYREG_PRT0_AMUX
#define K2_SENSE__BIE CYREG_PRT0_BIE
#define K2_SENSE__BIT_MASK CYREG_PRT0_BIT_MASK
#define K2_SENSE__BYP CYREG_PRT0_BYP
#define K2_SENSE__CTL CYREG_PRT0_CTL
#define K2_SENSE__DM0 CYREG_PRT0_DM0
#define K2_SENSE__DM1 CYREG_PRT0_DM1
#define K2_SENSE__DM2 CYREG_PRT0_DM2
#define K2_SENSE__DR CYREG_PRT0_DR
#define K2_SENSE__INP_DIS CYREG_PRT0_INP_DIS
#define K2_SENSE__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define K2_SENSE__LCD_EN CYREG_PRT0_LCD_EN
#define K2_SENSE__MASK 0x80u
#define K2_SENSE__P0_7__MASK 0x80u
#define K2_SENSE__P0_7__PC CYREG_PRT0_PC7
#define K2_SENSE__P0_7__PORT 0
#define K2_SENSE__P0_7__SHIFT 7
#define K2_SENSE__PORT 0
#define K2_SENSE__PRT CYREG_PRT0_PRT
#define K2_SENSE__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define K2_SENSE__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define K2_SENSE__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define K2_SENSE__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define K2_SENSE__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define K2_SENSE__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define K2_SENSE__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define K2_SENSE__PS CYREG_PRT0_PS
#define K2_SENSE__SHIFT 7
#define K2_SENSE__SLW CYREG_PRT0_SLW

/* MUXSEL_A */
#define MUXSEL_A__0__MASK 0x08u
#define MUXSEL_A__0__PC CYREG_PRT6_PC3
#define MUXSEL_A__0__PORT 6
#define MUXSEL_A__0__SHIFT 3
#define MUXSEL_A__AG CYREG_PRT6_AG
#define MUXSEL_A__AMUX CYREG_PRT6_AMUX
#define MUXSEL_A__BIE CYREG_PRT6_BIE
#define MUXSEL_A__BIT_MASK CYREG_PRT6_BIT_MASK
#define MUXSEL_A__BYP CYREG_PRT6_BYP
#define MUXSEL_A__CTL CYREG_PRT6_CTL
#define MUXSEL_A__DM0 CYREG_PRT6_DM0
#define MUXSEL_A__DM1 CYREG_PRT6_DM1
#define MUXSEL_A__DM2 CYREG_PRT6_DM2
#define MUXSEL_A__DR CYREG_PRT6_DR
#define MUXSEL_A__INP_DIS CYREG_PRT6_INP_DIS
#define MUXSEL_A__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MUXSEL_A__LCD_EN CYREG_PRT6_LCD_EN
#define MUXSEL_A__MASK 0x08u
#define MUXSEL_A__P6_3__MASK 0x08u
#define MUXSEL_A__P6_3__PC CYREG_PRT6_PC3
#define MUXSEL_A__P6_3__PORT 6
#define MUXSEL_A__P6_3__SHIFT 3
#define MUXSEL_A__PORT 6
#define MUXSEL_A__PRT CYREG_PRT6_PRT
#define MUXSEL_A__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MUXSEL_A__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MUXSEL_A__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MUXSEL_A__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MUXSEL_A__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MUXSEL_A__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MUXSEL_A__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MUXSEL_A__PS CYREG_PRT6_PS
#define MUXSEL_A__SHIFT 3
#define MUXSEL_A__SLW CYREG_PRT6_SLW

/* MUXSEL_B */
#define MUXSEL_B__0__MASK 0x04u
#define MUXSEL_B__0__PC CYREG_PRT6_PC2
#define MUXSEL_B__0__PORT 6
#define MUXSEL_B__0__SHIFT 2
#define MUXSEL_B__AG CYREG_PRT6_AG
#define MUXSEL_B__AMUX CYREG_PRT6_AMUX
#define MUXSEL_B__BIE CYREG_PRT6_BIE
#define MUXSEL_B__BIT_MASK CYREG_PRT6_BIT_MASK
#define MUXSEL_B__BYP CYREG_PRT6_BYP
#define MUXSEL_B__CTL CYREG_PRT6_CTL
#define MUXSEL_B__DM0 CYREG_PRT6_DM0
#define MUXSEL_B__DM1 CYREG_PRT6_DM1
#define MUXSEL_B__DM2 CYREG_PRT6_DM2
#define MUXSEL_B__DR CYREG_PRT6_DR
#define MUXSEL_B__INP_DIS CYREG_PRT6_INP_DIS
#define MUXSEL_B__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MUXSEL_B__LCD_EN CYREG_PRT6_LCD_EN
#define MUXSEL_B__MASK 0x04u
#define MUXSEL_B__P6_2__MASK 0x04u
#define MUXSEL_B__P6_2__PC CYREG_PRT6_PC2
#define MUXSEL_B__P6_2__PORT 6
#define MUXSEL_B__P6_2__SHIFT 2
#define MUXSEL_B__PORT 6
#define MUXSEL_B__PRT CYREG_PRT6_PRT
#define MUXSEL_B__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MUXSEL_B__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MUXSEL_B__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MUXSEL_B__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MUXSEL_B__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MUXSEL_B__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MUXSEL_B__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MUXSEL_B__PS CYREG_PRT6_PS
#define MUXSEL_B__SHIFT 2
#define MUXSEL_B__SLW CYREG_PRT6_SLW

/* RES_SEL0 */
#define RES_SEL0__0__MASK 0x80u
#define RES_SEL0__0__PC CYREG_PRT2_PC7
#define RES_SEL0__0__PORT 2
#define RES_SEL0__0__SHIFT 7
#define RES_SEL0__AG CYREG_PRT2_AG
#define RES_SEL0__AMUX CYREG_PRT2_AMUX
#define RES_SEL0__BIE CYREG_PRT2_BIE
#define RES_SEL0__BIT_MASK CYREG_PRT2_BIT_MASK
#define RES_SEL0__BYP CYREG_PRT2_BYP
#define RES_SEL0__CTL CYREG_PRT2_CTL
#define RES_SEL0__DM0 CYREG_PRT2_DM0
#define RES_SEL0__DM1 CYREG_PRT2_DM1
#define RES_SEL0__DM2 CYREG_PRT2_DM2
#define RES_SEL0__DR CYREG_PRT2_DR
#define RES_SEL0__INP_DIS CYREG_PRT2_INP_DIS
#define RES_SEL0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RES_SEL0__LCD_EN CYREG_PRT2_LCD_EN
#define RES_SEL0__MASK 0x80u
#define RES_SEL0__P2_7__MASK 0x80u
#define RES_SEL0__P2_7__PC CYREG_PRT2_PC7
#define RES_SEL0__P2_7__PORT 2
#define RES_SEL0__P2_7__SHIFT 7
#define RES_SEL0__PORT 2
#define RES_SEL0__PRT CYREG_PRT2_PRT
#define RES_SEL0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RES_SEL0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RES_SEL0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RES_SEL0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RES_SEL0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RES_SEL0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RES_SEL0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RES_SEL0__PS CYREG_PRT2_PS
#define RES_SEL0__SHIFT 7
#define RES_SEL0__SLW CYREG_PRT2_SLW

/* RES_SEL1 */
#define RES_SEL1__0__MASK 0x40u
#define RES_SEL1__0__PC CYREG_PRT2_PC6
#define RES_SEL1__0__PORT 2
#define RES_SEL1__0__SHIFT 6
#define RES_SEL1__AG CYREG_PRT2_AG
#define RES_SEL1__AMUX CYREG_PRT2_AMUX
#define RES_SEL1__BIE CYREG_PRT2_BIE
#define RES_SEL1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RES_SEL1__BYP CYREG_PRT2_BYP
#define RES_SEL1__CTL CYREG_PRT2_CTL
#define RES_SEL1__DM0 CYREG_PRT2_DM0
#define RES_SEL1__DM1 CYREG_PRT2_DM1
#define RES_SEL1__DM2 CYREG_PRT2_DM2
#define RES_SEL1__DR CYREG_PRT2_DR
#define RES_SEL1__INP_DIS CYREG_PRT2_INP_DIS
#define RES_SEL1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RES_SEL1__LCD_EN CYREG_PRT2_LCD_EN
#define RES_SEL1__MASK 0x40u
#define RES_SEL1__P2_6__MASK 0x40u
#define RES_SEL1__P2_6__PC CYREG_PRT2_PC6
#define RES_SEL1__P2_6__PORT 2
#define RES_SEL1__P2_6__SHIFT 6
#define RES_SEL1__PORT 2
#define RES_SEL1__PRT CYREG_PRT2_PRT
#define RES_SEL1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RES_SEL1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RES_SEL1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RES_SEL1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RES_SEL1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RES_SEL1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RES_SEL1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RES_SEL1__PS CYREG_PRT2_PS
#define RES_SEL1__SHIFT 6
#define RES_SEL1__SLW CYREG_PRT2_SLW

/* RR1_100V */
#define RR1_100V__0__MASK 0x10u
#define RR1_100V__0__PC CYREG_PRT4_PC4
#define RR1_100V__0__PORT 4
#define RR1_100V__0__SHIFT 4
#define RR1_100V__AG CYREG_PRT4_AG
#define RR1_100V__AMUX CYREG_PRT4_AMUX
#define RR1_100V__BIE CYREG_PRT4_BIE
#define RR1_100V__BIT_MASK CYREG_PRT4_BIT_MASK
#define RR1_100V__BYP CYREG_PRT4_BYP
#define RR1_100V__CTL CYREG_PRT4_CTL
#define RR1_100V__DM0 CYREG_PRT4_DM0
#define RR1_100V__DM1 CYREG_PRT4_DM1
#define RR1_100V__DM2 CYREG_PRT4_DM2
#define RR1_100V__DR CYREG_PRT4_DR
#define RR1_100V__INP_DIS CYREG_PRT4_INP_DIS
#define RR1_100V__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RR1_100V__LCD_EN CYREG_PRT4_LCD_EN
#define RR1_100V__MASK 0x10u
#define RR1_100V__P4_4__MASK 0x10u
#define RR1_100V__P4_4__PC CYREG_PRT4_PC4
#define RR1_100V__P4_4__PORT 4
#define RR1_100V__P4_4__SHIFT 4
#define RR1_100V__PORT 4
#define RR1_100V__PRT CYREG_PRT4_PRT
#define RR1_100V__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RR1_100V__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RR1_100V__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RR1_100V__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RR1_100V__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RR1_100V__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RR1_100V__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RR1_100V__PS CYREG_PRT4_PS
#define RR1_100V__SHIFT 4
#define RR1_100V__SLW CYREG_PRT4_SLW

/* RR2_100V */
#define RR2_100V__0__MASK 0x80u
#define RR2_100V__0__PC CYREG_PRT6_PC7
#define RR2_100V__0__PORT 6
#define RR2_100V__0__SHIFT 7
#define RR2_100V__AG CYREG_PRT6_AG
#define RR2_100V__AMUX CYREG_PRT6_AMUX
#define RR2_100V__BIE CYREG_PRT6_BIE
#define RR2_100V__BIT_MASK CYREG_PRT6_BIT_MASK
#define RR2_100V__BYP CYREG_PRT6_BYP
#define RR2_100V__CTL CYREG_PRT6_CTL
#define RR2_100V__DM0 CYREG_PRT6_DM0
#define RR2_100V__DM1 CYREG_PRT6_DM1
#define RR2_100V__DM2 CYREG_PRT6_DM2
#define RR2_100V__DR CYREG_PRT6_DR
#define RR2_100V__INP_DIS CYREG_PRT6_INP_DIS
#define RR2_100V__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RR2_100V__LCD_EN CYREG_PRT6_LCD_EN
#define RR2_100V__MASK 0x80u
#define RR2_100V__P6_7__MASK 0x80u
#define RR2_100V__P6_7__PC CYREG_PRT6_PC7
#define RR2_100V__P6_7__PORT 6
#define RR2_100V__P6_7__SHIFT 7
#define RR2_100V__PORT 6
#define RR2_100V__PRT CYREG_PRT6_PRT
#define RR2_100V__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RR2_100V__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RR2_100V__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RR2_100V__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RR2_100V__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RR2_100V__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RR2_100V__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RR2_100V__PS CYREG_PRT6_PS
#define RR2_100V__SHIFT 7
#define RR2_100V__SLW CYREG_PRT6_SLW

/* RS232_RX */
#define RS232_RX__0__MASK 0x02u
#define RS232_RX__0__PC CYREG_PRT5_PC1
#define RS232_RX__0__PORT 5
#define RS232_RX__0__SHIFT 1
#define RS232_RX__AG CYREG_PRT5_AG
#define RS232_RX__AMUX CYREG_PRT5_AMUX
#define RS232_RX__BIE CYREG_PRT5_BIE
#define RS232_RX__BIT_MASK CYREG_PRT5_BIT_MASK
#define RS232_RX__BYP CYREG_PRT5_BYP
#define RS232_RX__CTL CYREG_PRT5_CTL
#define RS232_RX__DM0 CYREG_PRT5_DM0
#define RS232_RX__DM1 CYREG_PRT5_DM1
#define RS232_RX__DM2 CYREG_PRT5_DM2
#define RS232_RX__DR CYREG_PRT5_DR
#define RS232_RX__INP_DIS CYREG_PRT5_INP_DIS
#define RS232_RX__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RS232_RX__LCD_EN CYREG_PRT5_LCD_EN
#define RS232_RX__MASK 0x02u
#define RS232_RX__PORT 5
#define RS232_RX__PRT CYREG_PRT5_PRT
#define RS232_RX__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RS232_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RS232_RX__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RS232_RX__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RS232_RX__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RS232_RX__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RS232_RX__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RS232_RX__PS CYREG_PRT5_PS
#define RS232_RX__SHIFT 1
#define RS232_RX__SLW CYREG_PRT5_SLW

/* RS232_TX */
#define RS232_TX__0__MASK 0x01u
#define RS232_TX__0__PC CYREG_PRT5_PC0
#define RS232_TX__0__PORT 5
#define RS232_TX__0__SHIFT 0
#define RS232_TX__AG CYREG_PRT5_AG
#define RS232_TX__AMUX CYREG_PRT5_AMUX
#define RS232_TX__BIE CYREG_PRT5_BIE
#define RS232_TX__BIT_MASK CYREG_PRT5_BIT_MASK
#define RS232_TX__BYP CYREG_PRT5_BYP
#define RS232_TX__CTL CYREG_PRT5_CTL
#define RS232_TX__DM0 CYREG_PRT5_DM0
#define RS232_TX__DM1 CYREG_PRT5_DM1
#define RS232_TX__DM2 CYREG_PRT5_DM2
#define RS232_TX__DR CYREG_PRT5_DR
#define RS232_TX__INP_DIS CYREG_PRT5_INP_DIS
#define RS232_TX__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RS232_TX__LCD_EN CYREG_PRT5_LCD_EN
#define RS232_TX__MASK 0x01u
#define RS232_TX__PORT 5
#define RS232_TX__PRT CYREG_PRT5_PRT
#define RS232_TX__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RS232_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RS232_TX__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RS232_TX__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RS232_TX__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RS232_TX__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RS232_TX__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RS232_TX__PS CYREG_PRT5_PS
#define RS232_TX__SHIFT 0
#define RS232_TX__SLW CYREG_PRT5_SLW

/* Clk_PWM */
#define Clk_PWM__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clk_PWM__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clk_PWM__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clk_PWM__CFG2_SRC_SEL_MASK 0x07u
#define Clk_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_PWM__PM_ACT_MSK 0x04u
#define Clk_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_PWM__PM_STBY_MSK 0x04u

/* DMM_SEL */
#define DMM_SEL__0__MASK 0x04u
#define DMM_SEL__0__PC CYREG_PRT12_PC2
#define DMM_SEL__0__PORT 12
#define DMM_SEL__0__SHIFT 2
#define DMM_SEL__AG CYREG_PRT12_AG
#define DMM_SEL__BIE CYREG_PRT12_BIE
#define DMM_SEL__BIT_MASK CYREG_PRT12_BIT_MASK
#define DMM_SEL__BYP CYREG_PRT12_BYP
#define DMM_SEL__DM0 CYREG_PRT12_DM0
#define DMM_SEL__DM1 CYREG_PRT12_DM1
#define DMM_SEL__DM2 CYREG_PRT12_DM2
#define DMM_SEL__DR CYREG_PRT12_DR
#define DMM_SEL__INP_DIS CYREG_PRT12_INP_DIS
#define DMM_SEL__MASK 0x04u
#define DMM_SEL__P12_2__MASK 0x04u
#define DMM_SEL__P12_2__PC CYREG_PRT12_PC2
#define DMM_SEL__P12_2__PORT 12
#define DMM_SEL__P12_2__SHIFT 2
#define DMM_SEL__PORT 12
#define DMM_SEL__PRT CYREG_PRT12_PRT
#define DMM_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DMM_SEL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DMM_SEL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DMM_SEL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DMM_SEL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DMM_SEL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DMM_SEL__PS CYREG_PRT12_PS
#define DMM_SEL__SHIFT 2
#define DMM_SEL__SIO_CFG CYREG_PRT12_SIO_CFG
#define DMM_SEL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DMM_SEL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DMM_SEL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DMM_SEL__SLW CYREG_PRT12_SLW

/* FG1_SEL */
#define FG1_SEL__0__MASK 0x02u
#define FG1_SEL__0__PC CYREG_PRT2_PC1
#define FG1_SEL__0__PORT 2
#define FG1_SEL__0__SHIFT 1
#define FG1_SEL__AG CYREG_PRT2_AG
#define FG1_SEL__AMUX CYREG_PRT2_AMUX
#define FG1_SEL__BIE CYREG_PRT2_BIE
#define FG1_SEL__BIT_MASK CYREG_PRT2_BIT_MASK
#define FG1_SEL__BYP CYREG_PRT2_BYP
#define FG1_SEL__CTL CYREG_PRT2_CTL
#define FG1_SEL__DM0 CYREG_PRT2_DM0
#define FG1_SEL__DM1 CYREG_PRT2_DM1
#define FG1_SEL__DM2 CYREG_PRT2_DM2
#define FG1_SEL__DR CYREG_PRT2_DR
#define FG1_SEL__INP_DIS CYREG_PRT2_INP_DIS
#define FG1_SEL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define FG1_SEL__LCD_EN CYREG_PRT2_LCD_EN
#define FG1_SEL__MASK 0x02u
#define FG1_SEL__P2_1__MASK 0x02u
#define FG1_SEL__P2_1__PC CYREG_PRT2_PC1
#define FG1_SEL__P2_1__PORT 2
#define FG1_SEL__P2_1__SHIFT 1
#define FG1_SEL__PORT 2
#define FG1_SEL__PRT CYREG_PRT2_PRT
#define FG1_SEL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define FG1_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define FG1_SEL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define FG1_SEL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define FG1_SEL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define FG1_SEL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define FG1_SEL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define FG1_SEL__PS CYREG_PRT2_PS
#define FG1_SEL__SHIFT 1
#define FG1_SEL__SLW CYREG_PRT2_SLW

/* ICM_SEL */
#define ICM_SEL__0__MASK 0x01u
#define ICM_SEL__0__PC CYREG_PRT2_PC0
#define ICM_SEL__0__PORT 2
#define ICM_SEL__0__SHIFT 0
#define ICM_SEL__AG CYREG_PRT2_AG
#define ICM_SEL__AMUX CYREG_PRT2_AMUX
#define ICM_SEL__BIE CYREG_PRT2_BIE
#define ICM_SEL__BIT_MASK CYREG_PRT2_BIT_MASK
#define ICM_SEL__BYP CYREG_PRT2_BYP
#define ICM_SEL__CTL CYREG_PRT2_CTL
#define ICM_SEL__DM0 CYREG_PRT2_DM0
#define ICM_SEL__DM1 CYREG_PRT2_DM1
#define ICM_SEL__DM2 CYREG_PRT2_DM2
#define ICM_SEL__DR CYREG_PRT2_DR
#define ICM_SEL__INP_DIS CYREG_PRT2_INP_DIS
#define ICM_SEL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ICM_SEL__LCD_EN CYREG_PRT2_LCD_EN
#define ICM_SEL__MASK 0x01u
#define ICM_SEL__P2_0__MASK 0x01u
#define ICM_SEL__P2_0__PC CYREG_PRT2_PC0
#define ICM_SEL__P2_0__PORT 2
#define ICM_SEL__P2_0__SHIFT 0
#define ICM_SEL__PORT 2
#define ICM_SEL__PRT CYREG_PRT2_PRT
#define ICM_SEL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ICM_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ICM_SEL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ICM_SEL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ICM_SEL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ICM_SEL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ICM_SEL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ICM_SEL__PS CYREG_PRT2_PS
#define ICM_SEL__SHIFT 0
#define ICM_SEL__SLW CYREG_PRT2_SLW

/* PWM_Out */
#define PWM_Out__0__MASK 0x10u
#define PWM_Out__0__PC CYREG_PRT12_PC4
#define PWM_Out__0__PORT 12
#define PWM_Out__0__SHIFT 4
#define PWM_Out__AG CYREG_PRT12_AG
#define PWM_Out__BIE CYREG_PRT12_BIE
#define PWM_Out__BIT_MASK CYREG_PRT12_BIT_MASK
#define PWM_Out__BYP CYREG_PRT12_BYP
#define PWM_Out__DM0 CYREG_PRT12_DM0
#define PWM_Out__DM1 CYREG_PRT12_DM1
#define PWM_Out__DM2 CYREG_PRT12_DM2
#define PWM_Out__DR CYREG_PRT12_DR
#define PWM_Out__INP_DIS CYREG_PRT12_INP_DIS
#define PWM_Out__MASK 0x10u
#define PWM_Out__PORT 12
#define PWM_Out__PRT CYREG_PRT12_PRT
#define PWM_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PWM_Out__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PWM_Out__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PWM_Out__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PWM_Out__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PWM_Out__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PWM_Out__PS CYREG_PRT12_PS
#define PWM_Out__SHIFT 4
#define PWM_Out__SIO_CFG CYREG_PRT12_SIO_CFG
#define PWM_Out__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PWM_Out__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PWM_Out__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PWM_Out__SLW CYREG_PRT12_SLW

/* RR1_10V */
#define RR1_10V__0__MASK 0x20u
#define RR1_10V__0__PC CYREG_PRT4_PC5
#define RR1_10V__0__PORT 4
#define RR1_10V__0__SHIFT 5
#define RR1_10V__AG CYREG_PRT4_AG
#define RR1_10V__AMUX CYREG_PRT4_AMUX
#define RR1_10V__BIE CYREG_PRT4_BIE
#define RR1_10V__BIT_MASK CYREG_PRT4_BIT_MASK
#define RR1_10V__BYP CYREG_PRT4_BYP
#define RR1_10V__CTL CYREG_PRT4_CTL
#define RR1_10V__DM0 CYREG_PRT4_DM0
#define RR1_10V__DM1 CYREG_PRT4_DM1
#define RR1_10V__DM2 CYREG_PRT4_DM2
#define RR1_10V__DR CYREG_PRT4_DR
#define RR1_10V__INP_DIS CYREG_PRT4_INP_DIS
#define RR1_10V__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RR1_10V__LCD_EN CYREG_PRT4_LCD_EN
#define RR1_10V__MASK 0x20u
#define RR1_10V__P4_5__MASK 0x20u
#define RR1_10V__P4_5__PC CYREG_PRT4_PC5
#define RR1_10V__P4_5__PORT 4
#define RR1_10V__P4_5__SHIFT 5
#define RR1_10V__PORT 4
#define RR1_10V__PRT CYREG_PRT4_PRT
#define RR1_10V__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RR1_10V__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RR1_10V__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RR1_10V__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RR1_10V__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RR1_10V__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RR1_10V__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RR1_10V__PS CYREG_PRT4_PS
#define RR1_10V__SHIFT 5
#define RR1_10V__SLW CYREG_PRT4_SLW

/* RR2_10V */
#define RR2_10V__0__MASK 0x40u
#define RR2_10V__0__PC CYREG_PRT6_PC6
#define RR2_10V__0__PORT 6
#define RR2_10V__0__SHIFT 6
#define RR2_10V__AG CYREG_PRT6_AG
#define RR2_10V__AMUX CYREG_PRT6_AMUX
#define RR2_10V__BIE CYREG_PRT6_BIE
#define RR2_10V__BIT_MASK CYREG_PRT6_BIT_MASK
#define RR2_10V__BYP CYREG_PRT6_BYP
#define RR2_10V__CTL CYREG_PRT6_CTL
#define RR2_10V__DM0 CYREG_PRT6_DM0
#define RR2_10V__DM1 CYREG_PRT6_DM1
#define RR2_10V__DM2 CYREG_PRT6_DM2
#define RR2_10V__DR CYREG_PRT6_DR
#define RR2_10V__INP_DIS CYREG_PRT6_INP_DIS
#define RR2_10V__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RR2_10V__LCD_EN CYREG_PRT6_LCD_EN
#define RR2_10V__MASK 0x40u
#define RR2_10V__P6_6__MASK 0x40u
#define RR2_10V__P6_6__PC CYREG_PRT6_PC6
#define RR2_10V__P6_6__PORT 6
#define RR2_10V__P6_6__SHIFT 6
#define RR2_10V__PORT 6
#define RR2_10V__PRT CYREG_PRT6_PRT
#define RR2_10V__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RR2_10V__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RR2_10V__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RR2_10V__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RR2_10V__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RR2_10V__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RR2_10V__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RR2_10V__PS CYREG_PRT6_PS
#define RR2_10V__SHIFT 6
#define RR2_10V__SLW CYREG_PRT6_SLW

/* S1_100V */
#define S1_100V__0__MASK 0x20u
#define S1_100V__0__PC CYREG_PRT12_PC5
#define S1_100V__0__PORT 12
#define S1_100V__0__SHIFT 5
#define S1_100V__AG CYREG_PRT12_AG
#define S1_100V__BIE CYREG_PRT12_BIE
#define S1_100V__BIT_MASK CYREG_PRT12_BIT_MASK
#define S1_100V__BYP CYREG_PRT12_BYP
#define S1_100V__DM0 CYREG_PRT12_DM0
#define S1_100V__DM1 CYREG_PRT12_DM1
#define S1_100V__DM2 CYREG_PRT12_DM2
#define S1_100V__DR CYREG_PRT12_DR
#define S1_100V__INP_DIS CYREG_PRT12_INP_DIS
#define S1_100V__MASK 0x20u
#define S1_100V__P12_5__MASK 0x20u
#define S1_100V__P12_5__PC CYREG_PRT12_PC5
#define S1_100V__P12_5__PORT 12
#define S1_100V__P12_5__SHIFT 5
#define S1_100V__PORT 12
#define S1_100V__PRT CYREG_PRT12_PRT
#define S1_100V__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define S1_100V__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define S1_100V__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define S1_100V__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define S1_100V__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define S1_100V__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define S1_100V__PS CYREG_PRT12_PS
#define S1_100V__SHIFT 5
#define S1_100V__SIO_CFG CYREG_PRT12_SIO_CFG
#define S1_100V__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define S1_100V__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define S1_100V__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define S1_100V__SLW CYREG_PRT12_SLW

/* U_CLOCK */
#define U_CLOCK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define U_CLOCK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define U_CLOCK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define U_CLOCK__CFG2_SRC_SEL_MASK 0x07u
#define U_CLOCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define U_CLOCK__PM_ACT_MSK 0x01u
#define U_CLOCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define U_CLOCK__PM_STBY_MSK 0x01u

/* VI1_SEL */
#define VI1_SEL__0__MASK 0x10u
#define VI1_SEL__0__PC CYREG_PRT2_PC4
#define VI1_SEL__0__PORT 2
#define VI1_SEL__0__SHIFT 4
#define VI1_SEL__AG CYREG_PRT2_AG
#define VI1_SEL__AMUX CYREG_PRT2_AMUX
#define VI1_SEL__BIE CYREG_PRT2_BIE
#define VI1_SEL__BIT_MASK CYREG_PRT2_BIT_MASK
#define VI1_SEL__BYP CYREG_PRT2_BYP
#define VI1_SEL__CTL CYREG_PRT2_CTL
#define VI1_SEL__DM0 CYREG_PRT2_DM0
#define VI1_SEL__DM1 CYREG_PRT2_DM1
#define VI1_SEL__DM2 CYREG_PRT2_DM2
#define VI1_SEL__DR CYREG_PRT2_DR
#define VI1_SEL__INP_DIS CYREG_PRT2_INP_DIS
#define VI1_SEL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define VI1_SEL__LCD_EN CYREG_PRT2_LCD_EN
#define VI1_SEL__MASK 0x10u
#define VI1_SEL__P2_4__MASK 0x10u
#define VI1_SEL__P2_4__PC CYREG_PRT2_PC4
#define VI1_SEL__P2_4__PORT 2
#define VI1_SEL__P2_4__SHIFT 4
#define VI1_SEL__PORT 2
#define VI1_SEL__PRT CYREG_PRT2_PRT
#define VI1_SEL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define VI1_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define VI1_SEL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define VI1_SEL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define VI1_SEL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define VI1_SEL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define VI1_SEL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define VI1_SEL__PS CYREG_PRT2_PS
#define VI1_SEL__SHIFT 4
#define VI1_SEL__SLW CYREG_PRT2_SLW

/* VI2_SEL */
#define VI2_SEL__0__MASK 0x20u
#define VI2_SEL__0__PC CYREG_PRT2_PC5
#define VI2_SEL__0__PORT 2
#define VI2_SEL__0__SHIFT 5
#define VI2_SEL__AG CYREG_PRT2_AG
#define VI2_SEL__AMUX CYREG_PRT2_AMUX
#define VI2_SEL__BIE CYREG_PRT2_BIE
#define VI2_SEL__BIT_MASK CYREG_PRT2_BIT_MASK
#define VI2_SEL__BYP CYREG_PRT2_BYP
#define VI2_SEL__CTL CYREG_PRT2_CTL
#define VI2_SEL__DM0 CYREG_PRT2_DM0
#define VI2_SEL__DM1 CYREG_PRT2_DM1
#define VI2_SEL__DM2 CYREG_PRT2_DM2
#define VI2_SEL__DR CYREG_PRT2_DR
#define VI2_SEL__INP_DIS CYREG_PRT2_INP_DIS
#define VI2_SEL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define VI2_SEL__LCD_EN CYREG_PRT2_LCD_EN
#define VI2_SEL__MASK 0x20u
#define VI2_SEL__P2_5__MASK 0x20u
#define VI2_SEL__P2_5__PC CYREG_PRT2_PC5
#define VI2_SEL__P2_5__PORT 2
#define VI2_SEL__P2_5__SHIFT 5
#define VI2_SEL__PORT 2
#define VI2_SEL__PRT CYREG_PRT2_PRT
#define VI2_SEL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define VI2_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define VI2_SEL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define VI2_SEL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define VI2_SEL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define VI2_SEL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define VI2_SEL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define VI2_SEL__PS CYREG_PRT2_PS
#define VI2_SEL__SHIFT 5
#define VI2_SEL__SLW CYREG_PRT2_SLW

/* LV_SEL */
#define LV_SEL__0__MASK 0x20u
#define LV_SEL__0__PC CYREG_IO_PC_PRT15_PC5
#define LV_SEL__0__PORT 15
#define LV_SEL__0__SHIFT 5
#define LV_SEL__AG CYREG_PRT15_AG
#define LV_SEL__AMUX CYREG_PRT15_AMUX
#define LV_SEL__BIE CYREG_PRT15_BIE
#define LV_SEL__BIT_MASK CYREG_PRT15_BIT_MASK
#define LV_SEL__BYP CYREG_PRT15_BYP
#define LV_SEL__CTL CYREG_PRT15_CTL
#define LV_SEL__DM0 CYREG_PRT15_DM0
#define LV_SEL__DM1 CYREG_PRT15_DM1
#define LV_SEL__DM2 CYREG_PRT15_DM2
#define LV_SEL__DR CYREG_PRT15_DR
#define LV_SEL__INP_DIS CYREG_PRT15_INP_DIS
#define LV_SEL__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LV_SEL__LCD_EN CYREG_PRT15_LCD_EN
#define LV_SEL__MASK 0x20u
#define LV_SEL__P15_5__MASK 0x20u
#define LV_SEL__P15_5__PC CYREG_IO_PC_PRT15_PC5
#define LV_SEL__P15_5__PORT 15
#define LV_SEL__P15_5__SHIFT 5
#define LV_SEL__PORT 15
#define LV_SEL__PRT CYREG_PRT15_PRT
#define LV_SEL__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LV_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LV_SEL__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LV_SEL__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LV_SEL__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LV_SEL__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LV_SEL__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LV_SEL__PS CYREG_PRT15_PS
#define LV_SEL__SHIFT 5
#define LV_SEL__SLW CYREG_PRT15_SLW

/* RR1_0V */
#define RR1_0V__0__MASK 0x80u
#define RR1_0V__0__PC CYREG_PRT4_PC7
#define RR1_0V__0__PORT 4
#define RR1_0V__0__SHIFT 7
#define RR1_0V__AG CYREG_PRT4_AG
#define RR1_0V__AMUX CYREG_PRT4_AMUX
#define RR1_0V__BIE CYREG_PRT4_BIE
#define RR1_0V__BIT_MASK CYREG_PRT4_BIT_MASK
#define RR1_0V__BYP CYREG_PRT4_BYP
#define RR1_0V__CTL CYREG_PRT4_CTL
#define RR1_0V__DM0 CYREG_PRT4_DM0
#define RR1_0V__DM1 CYREG_PRT4_DM1
#define RR1_0V__DM2 CYREG_PRT4_DM2
#define RR1_0V__DR CYREG_PRT4_DR
#define RR1_0V__INP_DIS CYREG_PRT4_INP_DIS
#define RR1_0V__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RR1_0V__LCD_EN CYREG_PRT4_LCD_EN
#define RR1_0V__MASK 0x80u
#define RR1_0V__P4_7__MASK 0x80u
#define RR1_0V__P4_7__PC CYREG_PRT4_PC7
#define RR1_0V__P4_7__PORT 4
#define RR1_0V__P4_7__SHIFT 7
#define RR1_0V__PORT 4
#define RR1_0V__PRT CYREG_PRT4_PRT
#define RR1_0V__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RR1_0V__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RR1_0V__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RR1_0V__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RR1_0V__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RR1_0V__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RR1_0V__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RR1_0V__PS CYREG_PRT4_PS
#define RR1_0V__SHIFT 7
#define RR1_0V__SLW CYREG_PRT4_SLW

/* RR1_1V */
#define RR1_1V__0__MASK 0x40u
#define RR1_1V__0__PC CYREG_PRT4_PC6
#define RR1_1V__0__PORT 4
#define RR1_1V__0__SHIFT 6
#define RR1_1V__AG CYREG_PRT4_AG
#define RR1_1V__AMUX CYREG_PRT4_AMUX
#define RR1_1V__BIE CYREG_PRT4_BIE
#define RR1_1V__BIT_MASK CYREG_PRT4_BIT_MASK
#define RR1_1V__BYP CYREG_PRT4_BYP
#define RR1_1V__CTL CYREG_PRT4_CTL
#define RR1_1V__DM0 CYREG_PRT4_DM0
#define RR1_1V__DM1 CYREG_PRT4_DM1
#define RR1_1V__DM2 CYREG_PRT4_DM2
#define RR1_1V__DR CYREG_PRT4_DR
#define RR1_1V__INP_DIS CYREG_PRT4_INP_DIS
#define RR1_1V__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RR1_1V__LCD_EN CYREG_PRT4_LCD_EN
#define RR1_1V__MASK 0x40u
#define RR1_1V__P4_6__MASK 0x40u
#define RR1_1V__P4_6__PC CYREG_PRT4_PC6
#define RR1_1V__P4_6__PORT 4
#define RR1_1V__P4_6__SHIFT 6
#define RR1_1V__PORT 4
#define RR1_1V__PRT CYREG_PRT4_PRT
#define RR1_1V__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RR1_1V__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RR1_1V__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RR1_1V__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RR1_1V__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RR1_1V__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RR1_1V__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RR1_1V__PS CYREG_PRT4_PS
#define RR1_1V__SHIFT 6
#define RR1_1V__SLW CYREG_PRT4_SLW

/* RR2_0V */
#define RR2_0V__0__MASK 0x10u
#define RR2_0V__0__PC CYREG_PRT6_PC4
#define RR2_0V__0__PORT 6
#define RR2_0V__0__SHIFT 4
#define RR2_0V__AG CYREG_PRT6_AG
#define RR2_0V__AMUX CYREG_PRT6_AMUX
#define RR2_0V__BIE CYREG_PRT6_BIE
#define RR2_0V__BIT_MASK CYREG_PRT6_BIT_MASK
#define RR2_0V__BYP CYREG_PRT6_BYP
#define RR2_0V__CTL CYREG_PRT6_CTL
#define RR2_0V__DM0 CYREG_PRT6_DM0
#define RR2_0V__DM1 CYREG_PRT6_DM1
#define RR2_0V__DM2 CYREG_PRT6_DM2
#define RR2_0V__DR CYREG_PRT6_DR
#define RR2_0V__INP_DIS CYREG_PRT6_INP_DIS
#define RR2_0V__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RR2_0V__LCD_EN CYREG_PRT6_LCD_EN
#define RR2_0V__MASK 0x10u
#define RR2_0V__P6_4__MASK 0x10u
#define RR2_0V__P6_4__PC CYREG_PRT6_PC4
#define RR2_0V__P6_4__PORT 6
#define RR2_0V__P6_4__SHIFT 4
#define RR2_0V__PORT 6
#define RR2_0V__PRT CYREG_PRT6_PRT
#define RR2_0V__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RR2_0V__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RR2_0V__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RR2_0V__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RR2_0V__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RR2_0V__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RR2_0V__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RR2_0V__PS CYREG_PRT6_PS
#define RR2_0V__SHIFT 4
#define RR2_0V__SLW CYREG_PRT6_SLW

/* RR2_1V */
#define RR2_1V__0__MASK 0x20u
#define RR2_1V__0__PC CYREG_PRT6_PC5
#define RR2_1V__0__PORT 6
#define RR2_1V__0__SHIFT 5
#define RR2_1V__AG CYREG_PRT6_AG
#define RR2_1V__AMUX CYREG_PRT6_AMUX
#define RR2_1V__BIE CYREG_PRT6_BIE
#define RR2_1V__BIT_MASK CYREG_PRT6_BIT_MASK
#define RR2_1V__BYP CYREG_PRT6_BYP
#define RR2_1V__CTL CYREG_PRT6_CTL
#define RR2_1V__DM0 CYREG_PRT6_DM0
#define RR2_1V__DM1 CYREG_PRT6_DM1
#define RR2_1V__DM2 CYREG_PRT6_DM2
#define RR2_1V__DR CYREG_PRT6_DR
#define RR2_1V__INP_DIS CYREG_PRT6_INP_DIS
#define RR2_1V__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RR2_1V__LCD_EN CYREG_PRT6_LCD_EN
#define RR2_1V__MASK 0x20u
#define RR2_1V__P6_5__MASK 0x20u
#define RR2_1V__P6_5__PC CYREG_PRT6_PC5
#define RR2_1V__P6_5__PORT 6
#define RR2_1V__P6_5__SHIFT 5
#define RR2_1V__PORT 6
#define RR2_1V__PRT CYREG_PRT6_PRT
#define RR2_1V__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RR2_1V__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RR2_1V__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RR2_1V__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RR2_1V__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RR2_1V__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RR2_1V__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RR2_1V__PS CYREG_PRT6_PS
#define RR2_1V__SHIFT 5
#define RR2_1V__SLW CYREG_PRT6_SLW

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x08u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x08u

/* I_SEL */
#define I_SEL__0__MASK 0x02u
#define I_SEL__0__PC CYREG_PRT6_PC1
#define I_SEL__0__PORT 6
#define I_SEL__0__SHIFT 1
#define I_SEL__AG CYREG_PRT6_AG
#define I_SEL__AMUX CYREG_PRT6_AMUX
#define I_SEL__BIE CYREG_PRT6_BIE
#define I_SEL__BIT_MASK CYREG_PRT6_BIT_MASK
#define I_SEL__BYP CYREG_PRT6_BYP
#define I_SEL__CTL CYREG_PRT6_CTL
#define I_SEL__DM0 CYREG_PRT6_DM0
#define I_SEL__DM1 CYREG_PRT6_DM1
#define I_SEL__DM2 CYREG_PRT6_DM2
#define I_SEL__DR CYREG_PRT6_DR
#define I_SEL__INP_DIS CYREG_PRT6_INP_DIS
#define I_SEL__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define I_SEL__LCD_EN CYREG_PRT6_LCD_EN
#define I_SEL__MASK 0x02u
#define I_SEL__P6_1__MASK 0x02u
#define I_SEL__P6_1__PC CYREG_PRT6_PC1
#define I_SEL__P6_1__PORT 6
#define I_SEL__P6_1__SHIFT 1
#define I_SEL__PORT 6
#define I_SEL__PRT CYREG_PRT6_PRT
#define I_SEL__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define I_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define I_SEL__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define I_SEL__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define I_SEL__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define I_SEL__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define I_SEL__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define I_SEL__PS CYREG_PRT6_PS
#define I_SEL__SHIFT 1
#define I_SEL__SLW CYREG_PRT6_SLW

/* k_isr */
#define k_isr__ES2_PATCH 0
#define k_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define k_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define k_isr__INTC_MASK 0x02u
#define k_isr__INTC_NUMBER 9
#define k_isr__INTC_PRIOR_NUM 1
#define k_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR9
#define k_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define k_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define k_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x12)

/* Key1 */
#define Key1__0__MASK 0x01u
#define Key1__0__PC CYREG_PRT0_PC0
#define Key1__0__PORT 0
#define Key1__0__SHIFT 0
#define Key1__1__MASK 0x02u
#define Key1__1__PC CYREG_PRT0_PC1
#define Key1__1__PORT 0
#define Key1__1__SHIFT 1
#define Key1__2__MASK 0x04u
#define Key1__2__PC CYREG_PRT0_PC2
#define Key1__2__PORT 0
#define Key1__2__SHIFT 2
#define Key1__AG CYREG_PRT0_AG
#define Key1__AMUX CYREG_PRT0_AMUX
#define Key1__BIE CYREG_PRT0_BIE
#define Key1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Key1__BYP CYREG_PRT0_BYP
#define Key1__CTL CYREG_PRT0_CTL
#define Key1__DM0 CYREG_PRT0_DM0
#define Key1__DM1 CYREG_PRT0_DM1
#define Key1__DM2 CYREG_PRT0_DM2
#define Key1__DR CYREG_PRT0_DR
#define Key1__INP_DIS CYREG_PRT0_INP_DIS
#define Key1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Key1__LCD_EN CYREG_PRT0_LCD_EN
#define Key1__MASK 0x07u
#define Key1__PORT 0
#define Key1__PRT CYREG_PRT0_PRT
#define Key1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Key1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Key1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Key1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Key1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Key1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Key1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Key1__PS CYREG_PRT0_PS
#define Key1__SHIFT 0
#define Key1__SLW CYREG_PRT0_SLW

/* Key2 */
#define Key2__0__MASK 0x10u
#define Key2__0__PC CYREG_PRT0_PC4
#define Key2__0__PORT 0
#define Key2__0__SHIFT 4
#define Key2__1__MASK 0x20u
#define Key2__1__PC CYREG_PRT0_PC5
#define Key2__1__PORT 0
#define Key2__1__SHIFT 5
#define Key2__2__MASK 0x40u
#define Key2__2__PC CYREG_PRT0_PC6
#define Key2__2__PORT 0
#define Key2__2__SHIFT 6
#define Key2__AG CYREG_PRT0_AG
#define Key2__AMUX CYREG_PRT0_AMUX
#define Key2__BIE CYREG_PRT0_BIE
#define Key2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Key2__BYP CYREG_PRT0_BYP
#define Key2__CTL CYREG_PRT0_CTL
#define Key2__DM0 CYREG_PRT0_DM0
#define Key2__DM1 CYREG_PRT0_DM1
#define Key2__DM2 CYREG_PRT0_DM2
#define Key2__DR CYREG_PRT0_DR
#define Key2__INP_DIS CYREG_PRT0_INP_DIS
#define Key2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Key2__LCD_EN CYREG_PRT0_LCD_EN
#define Key2__MASK 0x70u
#define Key2__PORT 0
#define Key2__PRT CYREG_PRT0_PRT
#define Key2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Key2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Key2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Key2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Key2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Key2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Key2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Key2__PS CYREG_PRT0_PS
#define Key2__SHIFT 4
#define Key2__SLW CYREG_PRT0_SLW

/* MISO */
#define MISO__0__MASK 0x80u
#define MISO__0__PC CYREG_PRT5_PC7
#define MISO__0__PORT 5
#define MISO__0__SHIFT 7
#define MISO__AG CYREG_PRT5_AG
#define MISO__AMUX CYREG_PRT5_AMUX
#define MISO__BIE CYREG_PRT5_BIE
#define MISO__BIT_MASK CYREG_PRT5_BIT_MASK
#define MISO__BYP CYREG_PRT5_BYP
#define MISO__CTL CYREG_PRT5_CTL
#define MISO__DM0 CYREG_PRT5_DM0
#define MISO__DM1 CYREG_PRT5_DM1
#define MISO__DM2 CYREG_PRT5_DM2
#define MISO__DR CYREG_PRT5_DR
#define MISO__INP_DIS CYREG_PRT5_INP_DIS
#define MISO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT5_LCD_EN
#define MISO__MASK 0x80u
#define MISO__P5_7__MASK 0x80u
#define MISO__P5_7__PC CYREG_PRT5_PC7
#define MISO__P5_7__PORT 5
#define MISO__P5_7__SHIFT 7
#define MISO__PORT 5
#define MISO__PRT CYREG_PRT5_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MISO__PS CYREG_PRT5_PS
#define MISO__SHIFT 7
#define MISO__SLW CYREG_PRT5_SLW

/* MOSI */
#define MOSI__0__MASK 0x40u
#define MOSI__0__PC CYREG_PRT5_PC6
#define MOSI__0__PORT 5
#define MOSI__0__SHIFT 6
#define MOSI__AG CYREG_PRT5_AG
#define MOSI__AMUX CYREG_PRT5_AMUX
#define MOSI__BIE CYREG_PRT5_BIE
#define MOSI__BIT_MASK CYREG_PRT5_BIT_MASK
#define MOSI__BYP CYREG_PRT5_BYP
#define MOSI__CTL CYREG_PRT5_CTL
#define MOSI__DM0 CYREG_PRT5_DM0
#define MOSI__DM1 CYREG_PRT5_DM1
#define MOSI__DM2 CYREG_PRT5_DM2
#define MOSI__DR CYREG_PRT5_DR
#define MOSI__INP_DIS CYREG_PRT5_INP_DIS
#define MOSI__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT5_LCD_EN
#define MOSI__MASK 0x40u
#define MOSI__P5_6__MASK 0x40u
#define MOSI__P5_6__PC CYREG_PRT5_PC6
#define MOSI__P5_6__PORT 5
#define MOSI__P5_6__SHIFT 6
#define MOSI__PORT 5
#define MOSI__PRT CYREG_PRT5_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MOSI__PS CYREG_PRT5_PS
#define MOSI__SHIFT 6
#define MOSI__SLW CYREG_PRT5_SLW

/* CSN */
#define CSN__0__MASK 0x10u
#define CSN__0__PC CYREG_PRT5_PC4
#define CSN__0__PORT 5
#define CSN__0__SHIFT 4
#define CSN__AG CYREG_PRT5_AG
#define CSN__AMUX CYREG_PRT5_AMUX
#define CSN__BIE CYREG_PRT5_BIE
#define CSN__BIT_MASK CYREG_PRT5_BIT_MASK
#define CSN__BYP CYREG_PRT5_BYP
#define CSN__CTL CYREG_PRT5_CTL
#define CSN__DM0 CYREG_PRT5_DM0
#define CSN__DM1 CYREG_PRT5_DM1
#define CSN__DM2 CYREG_PRT5_DM2
#define CSN__DR CYREG_PRT5_DR
#define CSN__INP_DIS CYREG_PRT5_INP_DIS
#define CSN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CSN__LCD_EN CYREG_PRT5_LCD_EN
#define CSN__MASK 0x10u
#define CSN__P5_4__MASK 0x10u
#define CSN__P5_4__PC CYREG_PRT5_PC4
#define CSN__P5_4__PORT 5
#define CSN__P5_4__SHIFT 4
#define CSN__PORT 5
#define CSN__PRT CYREG_PRT5_PRT
#define CSN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CSN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CSN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CSN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CSN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CSN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CSN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CSN__PS CYREG_PRT5_PS
#define CSN__SHIFT 4
#define CSN__SLW CYREG_PRT5_SLW

/* isr */
#define isr__ES2_PATCH 0
#define isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr__INTC_MASK 0x01u
#define isr__INTC_NUMBER 0
#define isr__INTC_PRIOR_NUM 2
#define isr__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define isr__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00)

/* KEY */
#define KEY__0__MASK 0x04u
#define KEY__0__PC CYREG_PRT5_PC2
#define KEY__0__PORT 5
#define KEY__0__SHIFT 2
#define KEY__AG CYREG_PRT5_AG
#define KEY__AMUX CYREG_PRT5_AMUX
#define KEY__BIE CYREG_PRT5_BIE
#define KEY__BIT_MASK CYREG_PRT5_BIT_MASK
#define KEY__BYP CYREG_PRT5_BYP
#define KEY__CTL CYREG_PRT5_CTL
#define KEY__DM0 CYREG_PRT5_DM0
#define KEY__DM1 CYREG_PRT5_DM1
#define KEY__DM2 CYREG_PRT5_DM2
#define KEY__DR CYREG_PRT5_DR
#define KEY__INP_DIS CYREG_PRT5_INP_DIS
#define KEY__INTSTAT CYREG_PICU5_INTSTAT
#define KEY__INT__MASK 0x04u
#define KEY__INT__PC CYREG_PRT5_PC2
#define KEY__INT__PORT 5
#define KEY__INT__SHIFT 2
#define KEY__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define KEY__LCD_EN CYREG_PRT5_LCD_EN
#define KEY__MASK 0x04u
#define KEY__PORT 5
#define KEY__PRT CYREG_PRT5_PRT
#define KEY__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define KEY__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define KEY__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define KEY__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define KEY__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define KEY__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define KEY__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define KEY__PS CYREG_PRT5_PS
#define KEY__SHIFT 2
#define KEY__SLW CYREG_PRT5_SLW
#define KEY__SNAP CYREG_PICU5_SNAP

/* SCK */
#define SCK__0__MASK 0x20u
#define SCK__0__PC CYREG_PRT5_PC5
#define SCK__0__PORT 5
#define SCK__0__SHIFT 5
#define SCK__AG CYREG_PRT5_AG
#define SCK__AMUX CYREG_PRT5_AMUX
#define SCK__BIE CYREG_PRT5_BIE
#define SCK__BIT_MASK CYREG_PRT5_BIT_MASK
#define SCK__BYP CYREG_PRT5_BYP
#define SCK__CTL CYREG_PRT5_CTL
#define SCK__DM0 CYREG_PRT5_DM0
#define SCK__DM1 CYREG_PRT5_DM1
#define SCK__DM2 CYREG_PRT5_DM2
#define SCK__DR CYREG_PRT5_DR
#define SCK__INP_DIS CYREG_PRT5_INP_DIS
#define SCK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SCK__LCD_EN CYREG_PRT5_LCD_EN
#define SCK__MASK 0x20u
#define SCK__P5_5__MASK 0x20u
#define SCK__P5_5__PC CYREG_PRT5_PC5
#define SCK__P5_5__PORT 5
#define SCK__P5_5__SHIFT 5
#define SCK__PORT 5
#define SCK__PRT CYREG_PRT5_PRT
#define SCK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SCK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SCK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SCK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SCK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SCK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SCK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SCK__PS CYREG_PRT5_PS
#define SCK__SHIFT 5
#define SCK__SLW CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E08A069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 1
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_SWV_ENABLED 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
