{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586058765257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586058765260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 20:52:45 2020 " "Processing started: Sat Apr 04 20:52:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586058765260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058765260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058765260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586058765507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586058765507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586058770871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "clkDiv.v" "" { Text "D:/FPGA/accRISCV/CPU/clkDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586058770872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770872 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "accRISCV.v(87) " "Verilog HDL warning at accRISCV.v(87): extended using \"x\" or \"z\"" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1586058770873 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "accRISCV.v(92) " "Verilog HDL warning at accRISCV.v(92): extended using \"x\" or \"z\"" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1586058770873 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "accRISCV.v(93) " "Verilog HDL warning at accRISCV.v(93): extended using \"x\" or \"z\"" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1586058770873 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "accRISCV.v(98) " "Verilog HDL information at accRISCV.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586058770873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file accriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 accRISCV " "Found entity 1: accRISCV" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586058770873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586058770894 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED top.v(2) " "Output port \"LED\" at top.v(2) has no driver" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1586058770895 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv clkDiv:clkDiv_1 " "Elaborating entity \"clkDiv\" for hierarchy \"clkDiv:clkDiv_1\"" {  } { { "top.v" "clkDiv_1" { Text "D:/FPGA/accRISCV/CPU/top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586058770895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clkDiv.v(8) " "Verilog HDL assignment warning at clkDiv.v(8): truncated value with size 32 to match size of target (27)" {  } { { "clkDiv.v" "" { Text "D:/FPGA/accRISCV/CPU/clkDiv.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058770896 "|top|clkDiv:clkDiv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clkDiv.v(15) " "Verilog HDL assignment warning at clkDiv.v(15): truncated value with size 32 to match size of target (27)" {  } { { "clkDiv.v" "" { Text "D:/FPGA/accRISCV/CPU/clkDiv.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058770896 "|top|clkDiv:clkDiv_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accRISCV accRISCV:CPU_1 " "Elaborating entity \"accRISCV\" for hierarchy \"accRISCV:CPU_1\"" {  } { { "top.v" "CPU_1" { Text "D:/FPGA/accRISCV/CPU/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586058770896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 accRISCV.v(109) " "Verilog HDL assignment warning at accRISCV.v(109): truncated value with size 32 to match size of target (6)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058770909 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 accRISCV.v(110) " "Verilog HDL assignment warning at accRISCV.v(110): truncated value with size 32 to match size of target (6)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058770909 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 accRISCV.v(111) " "Verilog HDL assignment warning at accRISCV.v(111): truncated value with size 32 to match size of target (6)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058770909 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 accRISCV.v(112) " "Verilog HDL assignment warning at accRISCV.v(112): truncated value with size 32 to match size of target (6)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058770909 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 accRISCV.v(113) " "Verilog HDL assignment warning at accRISCV.v(113): truncated value with size 32 to match size of target (6)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058770910 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 6 accRISCV.v(114) " "Verilog HDL assignment warning at accRISCV.v(114): truncated value with size 25 to match size of target (6)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058770910 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x accRISCV.v(98) " "Verilog HDL Always Construct warning at accRISCV.v(98): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586058770912 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sr accRISCV.v(98) " "Verilog HDL Always Construct warning at accRISCV.v(98): inferring latch(es) for variable \"sr\", which holds its previous value in one or more paths through the always construct" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586058770913 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.data_a 0 accRISCV.v(17) " "Net \"IM.data_a\" at accRISCV.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1586058770915 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.waddr_a 0 accRISCV.v(17) " "Net \"IM.waddr_a\" at accRISCV.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1586058770915 "|top|accRISCV:CPU_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.we_a 0 accRISCV.v(17) " "Net \"IM.we_a\" at accRISCV.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1586058770915 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr accRISCV.v(98) " "Inferred latch for \"sr\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770916 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] accRISCV.v(98) " "Inferred latch for \"x\[0\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770916 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] accRISCV.v(98) " "Inferred latch for \"x\[1\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770916 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] accRISCV.v(98) " "Inferred latch for \"x\[2\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770916 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] accRISCV.v(98) " "Inferred latch for \"x\[3\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770916 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] accRISCV.v(98) " "Inferred latch for \"x\[4\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770916 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] accRISCV.v(98) " "Inferred latch for \"x\[5\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770916 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] accRISCV.v(98) " "Inferred latch for \"x\[6\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] accRISCV.v(98) " "Inferred latch for \"x\[7\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] accRISCV.v(98) " "Inferred latch for \"x\[8\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] accRISCV.v(98) " "Inferred latch for \"x\[9\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] accRISCV.v(98) " "Inferred latch for \"x\[10\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] accRISCV.v(98) " "Inferred latch for \"x\[11\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] accRISCV.v(98) " "Inferred latch for \"x\[12\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] accRISCV.v(98) " "Inferred latch for \"x\[13\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] accRISCV.v(98) " "Inferred latch for \"x\[14\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] accRISCV.v(98) " "Inferred latch for \"x\[15\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\] accRISCV.v(98) " "Inferred latch for \"x\[16\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\] accRISCV.v(98) " "Inferred latch for \"x\[17\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\] accRISCV.v(98) " "Inferred latch for \"x\[18\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\] accRISCV.v(98) " "Inferred latch for \"x\[19\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\] accRISCV.v(98) " "Inferred latch for \"x\[20\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\] accRISCV.v(98) " "Inferred latch for \"x\[21\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\] accRISCV.v(98) " "Inferred latch for \"x\[22\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\] accRISCV.v(98) " "Inferred latch for \"x\[23\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\] accRISCV.v(98) " "Inferred latch for \"x\[24\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\] accRISCV.v(98) " "Inferred latch for \"x\[25\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\] accRISCV.v(98) " "Inferred latch for \"x\[26\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\] accRISCV.v(98) " "Inferred latch for \"x\[27\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\] accRISCV.v(98) " "Inferred latch for \"x\[28\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\] accRISCV.v(98) " "Inferred latch for \"x\[29\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\] accRISCV.v(98) " "Inferred latch for \"x\[30\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770917 "|top|accRISCV:CPU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\] accRISCV.v(98) " "Inferred latch for \"x\[31\]\" at accRISCV.v(98)" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058770918 "|top|accRISCV:CPU_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586058771169 "|top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586058771169 "|top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586058771169 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586058771169 "|top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586058771169 "|top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586058771169 "|top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586058771169 "|top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586058771169 "|top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586058771169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/accRISCV/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file D:/FPGA/accRISCV/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058771190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586058771259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586058771259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586058771295 "|top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586058771295 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586058771295 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586058771295 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586058771295 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586058771295 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586058771295 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586058771295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586058771295 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586058771295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586058771295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586058771317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 04 20:52:51 2020 " "Processing ended: Sat Apr 04 20:52:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586058771317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586058771317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586058771317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058771317 ""}
