

================================================================
== Vitis HLS Report for 'expand_seed'
================================================================
* Date:           Mon Nov 17 18:41:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.895 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12481|    12481|  62.405 us|  62.405 us|  12481|  12481|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_expand_seed_Pipeline_READ_SEEDS_fu_119      |expand_seed_Pipeline_READ_SEEDS      |        6|        6|  30.000 ns|  30.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126  |expand_seed_Pipeline_PROCESS_CHUNKS  |      183|      183|   0.915 us|   0.915 us|  159|  159|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    12480|    12480|       195|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [vole.cpp:16]   --->   Operation 8 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i128 %iv_val, i1 1, void @p_str"   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_3, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_2, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_1, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_0, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %seed_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%iv_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %iv_val"   --->   Operation 15 'read' 'iv_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.73ns)   --->   "%sd = alloca i64 1" [vole.cpp:17]   --->   Operation 16 'alloca' 'sd' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sd_addr = getelementptr i128 %sd, i64 0, i64 0"   --->   Operation 17 'getelementptr' 'sd_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sd_addr_1 = getelementptr i128 %sd, i64 0, i64 1"   --->   Operation 18 'getelementptr' 'sd_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sd_addr_2 = getelementptr i128 %sd, i64 0, i64 2"   --->   Operation 19 'getelementptr' 'sd_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sd_addr_3 = getelementptr i128 %sd, i64 0, i64 3"   --->   Operation 20 'getelementptr' 'sd_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln16 = store i7 0, i7 %t" [vole.cpp:16]   --->   Operation 21 'store' 'store_ln16' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln16 = br void %READ_SEEDS" [vole.cpp:16]   --->   Operation 22 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%t_3 = load i7 %t" [vole.cpp:16]   --->   Operation 23 'load' 't_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln16 = icmp_eq  i7 %t_3, i7 64" [vole.cpp:16]   --->   Operation 24 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%t_4 = add i7 %t_3, i7 1" [vole.cpp:16]   --->   Operation 25 'add' 't_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %READ_SEEDS.split, void %for.end29" [vole.cpp:16]   --->   Operation 26 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @expand_seed_Pipeline_READ_SEEDS, i128 %seed_strm, i128 %sd"   --->   Operation 27 'call' 'call_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln16 = store i7 %t_4, i7 %t" [vole.cpp:16]   --->   Operation 28 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [vole.cpp:37]   --->   Operation 29 'ret' 'ret_ln37' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.34>
ST_3 : Operation 30 [1/2] (1.34ns)   --->   "%call_ln0 = call void @expand_seed_Pipeline_READ_SEEDS, i128 %seed_strm, i128 %sd"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%fence_ln0 = fence void @_ssdm_op_Fence, i128 %seed_strm, i32 4294967295, i256 %r_strm_0, i256 %r_strm_1, i256 %r_strm_2, i256 %r_strm_3, i32 0"   --->   Operation 31 'fence' 'fence_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.73ns)   --->   "%sd_load = load i2 %sd_addr"   --->   Operation 32 'load' 'sd_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_4 : Operation 33 [2/2] (0.73ns)   --->   "%sd_load_1 = load i2 %sd_addr_1"   --->   Operation 33 'load' 'sd_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%fence_ln24 = fence void @_ssdm_op_Fence, i128 %seed_strm, i32 4294967295, i256 %r_strm_0, i256 %r_strm_1, i256 %r_strm_2, i256 %r_strm_3, i32 0" [vole.cpp:24]   --->   Operation 34 'fence' 'fence_ln24' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 35 [1/2] ( I:0.73ns O:0.73ns )   --->   "%sd_load = load i2 %sd_addr"   --->   Operation 35 'load' 'sd_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 36 [1/2] ( I:0.73ns O:0.73ns )   --->   "%sd_load_1 = load i2 %sd_addr_1"   --->   Operation 36 'load' 'sd_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 37 [2/2] (0.73ns)   --->   "%sd_load_2 = load i2 %sd_addr_2"   --->   Operation 37 'load' 'sd_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 38 [2/2] (0.73ns)   --->   "%sd_load_3 = load i2 %sd_addr_3"   --->   Operation 38 'load' 'sd_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 39 [1/2] ( I:0.73ns O:0.73ns )   --->   "%sd_load_2 = load i2 %sd_addr_2"   --->   Operation 39 'load' 'sd_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 40 [1/2] ( I:0.73ns O:0.73ns )   --->   "%sd_load_3 = load i2 %sd_addr_3"   --->   Operation 40 'load' 'sd_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 41 [2/2] (4.16ns)   --->   "%call_ln0 = call void @expand_seed_Pipeline_PROCESS_CHUNKS, i128 %iv_val_read, i128 %sd_load, i256 %r_strm_0, i128 %sd_load_1, i256 %r_strm_1, i128 %sd_load_2, i256 %r_strm_2, i128 %sd_load_3, i256 %r_strm_3, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 4.16> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [vole.cpp:17]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [vole.cpp:16]   --->   Operation 43 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @expand_seed_Pipeline_PROCESS_CHUNKS, i128 %iv_val_read, i128 %sd_load, i256 %r_strm_0, i128 %sd_load_1, i256 %r_strm_1, i128 %sd_load_2, i256 %r_strm_2, i128 %sd_load_3, i256 %r_strm_3, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln16 = br void %READ_SEEDS" [vole.cpp:16]   --->   Operation 45 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iv_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ seed_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_strm_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_strm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_strm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_strm_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipher_0_ssbox40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111111111111111111111111111]; IO mode=ap_memory:ce=0
Port [ cipher_0_ssbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                      (alloca           ) [ 01111111]
specstablecontent_ln0  (specstablecontent) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
iv_val_read            (read             ) [ 00111111]
sd                     (alloca           ) [ 00111111]
sd_addr                (getelementptr    ) [ 00111111]
sd_addr_1              (getelementptr    ) [ 00111111]
sd_addr_2              (getelementptr    ) [ 00111111]
sd_addr_3              (getelementptr    ) [ 00111111]
store_ln16             (store            ) [ 00000000]
br_ln16                (br               ) [ 00000000]
t_3                    (load             ) [ 00000000]
icmp_ln16              (icmp             ) [ 00111111]
t_4                    (add              ) [ 00000000]
br_ln16                (br               ) [ 00000000]
store_ln16             (store            ) [ 00000000]
ret_ln37               (ret              ) [ 00000000]
call_ln0               (call             ) [ 00000000]
fence_ln0              (fence            ) [ 00000000]
fence_ln24             (fence            ) [ 00000000]
sd_load                (load             ) [ 00000011]
sd_load_1              (load             ) [ 00000011]
sd_load_2              (load             ) [ 00000001]
sd_load_3              (load             ) [ 00000001]
speclooptripcount_ln17 (speclooptripcount) [ 00000000]
specloopname_ln16      (specloopname     ) [ 00000000]
call_ln0               (call             ) [ 00000000]
br_ln16                (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iv_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seed_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_strm_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_strm_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_strm_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_strm_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r_strm_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_strm_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r_strm_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_strm_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cipher_0_ssbox40">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipher_0_ssbox40"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cipher_0_ssbox">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipher_0_ssbox"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expand_seed_Pipeline_READ_SEEDS"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expand_seed_Pipeline_PROCESS_CHUNKS"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="t_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sd_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sd/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="iv_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="1" index="2" bw="128" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iv_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sd_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="128" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sd_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sd_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sd_addr_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sd_addr_2_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sd_addr_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sd_addr_3_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="128" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sd_addr_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="3"/>
<pin id="112" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="3"/>
<pin id="115" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="128" slack="0"/>
<pin id="118" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sd_load/4 sd_load_1/4 sd_load_2/5 sd_load_3/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_expand_seed_Pipeline_READ_SEEDS_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="128" slack="0"/>
<pin id="122" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="5"/>
<pin id="129" dir="0" index="2" bw="128" slack="1"/>
<pin id="130" dir="0" index="3" bw="256" slack="0"/>
<pin id="131" dir="0" index="4" bw="128" slack="1"/>
<pin id="132" dir="0" index="5" bw="256" slack="0"/>
<pin id="133" dir="0" index="6" bw="128" slack="0"/>
<pin id="134" dir="0" index="7" bw="256" slack="0"/>
<pin id="135" dir="0" index="8" bw="128" slack="0"/>
<pin id="136" dir="0" index="9" bw="256" slack="0"/>
<pin id="137" dir="0" index="10" bw="8" slack="0"/>
<pin id="138" dir="0" index="11" bw="8" slack="0"/>
<pin id="139" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln16_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="t_3_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="1"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_3/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln16_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="7" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="t_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_4/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln16_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="1"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="fence_ln0_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="0" index="3" bw="256" slack="0"/>
<pin id="179" dir="0" index="4" bw="256" slack="0"/>
<pin id="180" dir="0" index="5" bw="256" slack="0"/>
<pin id="181" dir="0" index="6" bw="256" slack="0"/>
<pin id="182" dir="0" index="7" bw="1" slack="0"/>
<pin id="183" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln0/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="fence_ln24_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="0" index="3" bw="256" slack="0"/>
<pin id="197" dir="0" index="4" bw="256" slack="0"/>
<pin id="198" dir="0" index="5" bw="256" slack="0"/>
<pin id="199" dir="0" index="6" bw="256" slack="0"/>
<pin id="200" dir="0" index="7" bw="1" slack="0"/>
<pin id="201" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln24/4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="t_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="217" class="1005" name="iv_val_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="128" slack="5"/>
<pin id="219" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opset="iv_val_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="sd_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="3"/>
<pin id="224" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="sd_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="sd_addr_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="3"/>
<pin id="229" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="sd_addr_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="sd_addr_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="4"/>
<pin id="234" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="sd_addr_2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="sd_addr_3_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="4"/>
<pin id="239" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="sd_addr_3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="sd_load_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="128" slack="1"/>
<pin id="247" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="sd_load "/>
</bind>
</comp>

<comp id="250" class="1005" name="sd_load_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="128" slack="1"/>
<pin id="252" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="sd_load_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="sd_load_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="128" slack="1"/>
<pin id="257" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="sd_load_2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="sd_load_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="128" slack="1"/>
<pin id="262" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="sd_load_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="68" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="68" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="68" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="68" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="143"><net_src comp="110" pin="7"/><net_sink comp="126" pin=6"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="145"><net_src comp="110" pin="3"/><net_sink comp="126" pin=8"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="126" pin=9"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="126" pin=10"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="126" pin=11"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="213"><net_src comp="64" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="220"><net_src comp="72" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="225"><net_src comp="78" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="230"><net_src comp="86" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="235"><net_src comp="94" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="240"><net_src comp="102" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="248"><net_src comp="110" pin="7"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="253"><net_src comp="110" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="258"><net_src comp="110" pin="7"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="263"><net_src comp="110" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="126" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_strm_0 | {6 7 }
	Port: r_strm_1 | {6 7 }
	Port: r_strm_2 | {6 7 }
	Port: r_strm_3 | {6 7 }
 - Input state : 
	Port: expand_seed : iv_val | {1 }
	Port: expand_seed : seed_strm | {2 3 }
	Port: expand_seed : cipher_0_ssbox40 | {6 7 }
	Port: expand_seed : cipher_0_ssbox | {6 7 }
  - Chain level:
	State 1
		sd_addr : 1
		sd_addr_1 : 1
		sd_addr_2 : 1
		sd_addr_3 : 1
		store_ln16 : 1
	State 2
		icmp_ln16 : 1
		t_4 : 1
		br_ln16 : 2
		store_ln16 : 2
	State 3
	State 4
	State 5
	State 6
		call_ln0 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   call   |   grp_expand_seed_Pipeline_READ_SEEDS_fu_119   |    0    |    6    |    20   |
|          | grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126 |  665.64 |  48009  |  89209  |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln16_fu_157                |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|
|    add   |                   t_4_fu_163                   |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|
|   read   |             iv_val_read_read_fu_72             |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   fence  |                fence_ln0_fu_174                |    0    |    0    |    0    |
|          |                fence_ln24_fu_192               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |  665.64 |  48015  |  89257  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| sd |    0   |   128  |   129  |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   128  |   129  |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|iv_val_read_reg_217|   128  |
| sd_addr_1_reg_227 |    2   |
| sd_addr_2_reg_232 |    2   |
| sd_addr_3_reg_237 |    2   |
|  sd_addr_reg_222  |    2   |
| sd_load_1_reg_250 |   128  |
| sd_load_2_reg_255 |   128  |
| sd_load_3_reg_260 |   128  |
|  sd_load_reg_245  |   128  |
|     t_reg_210     |    7   |
+-------------------+--------+
|       Total       |   655  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_110               |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                grp_access_fu_110               |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126 |  p6  |   2  |  128 |   256  ||    0    ||    9    |
| grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126 |  p8  |   2  |  128 |   256  ||    0    ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                     |      |      |      |   516  ||  1.548  ||    0    ||    36   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   665  |  48015 |  89257 |    -   |
|   Memory  |    0   |    -   |   128  |   129  |    0   |
|Multiplexer|    -   |    1   |    0   |   36   |    -   |
|  Register |    -   |    -   |   655  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   667  |  48798 |  89422 |    0   |
+-----------+--------+--------+--------+--------+--------+
