// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "04/05/2022 01:54:20"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ChiselNes (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	RESET_N,
	SD_CLK,
	SD_CMD,
	SD_DATA,
	SW,
	VGA_B,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_VS);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
output 	[9:0] LEDR;
inout 	PS2_CLK;
inout 	PS2_CLK2;
inout 	PS2_DAT;
inout 	PS2_DAT2;
input 	RESET_N;
output 	SD_CLK;
inout 	SD_CMD;
inout 	[3:0] SD_DATA;
input 	[9:0] SW;
output 	[3:0] VGA_B;
output 	[3:0] VGA_G;
output 	VGA_HS;
output 	[3:0] VGA_R;
output 	VGA_VS;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[2]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[3]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[4]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[6]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[7]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[8]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[9]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[10]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[11]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[12]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[0]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[1]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CAS_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CKE	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CLK	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_LDQM	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_RAS_N	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_UDQM	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_WE_N	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_CLK	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[0]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[1]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[2]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[3]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[4]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[5]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[8]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[9]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[10]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[11]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[12]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[13]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[14]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[15]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[1]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[2]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[4]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[7]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[8]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[9]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[10]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[11]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[12]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[13]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[14]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[15]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[16]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[17]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[18]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[19]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[20]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[21]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[22]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[23]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[24]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[25]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[26]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[27]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[28]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[29]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[30]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[31]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[32]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[33]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[34]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[35]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK2	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT2	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_CMD	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[0]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[2]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[3]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \CLOCK2_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DATA[0]~input_o ;
wire \SD_DATA[1]~input_o ;
wire \SD_DATA[2]~input_o ;
wire \SD_DATA[3]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[7]~input_o ;
wire \SW[2]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \Equal0~0_combout ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \Equal0~1_combout ;
wire \RESET_N~input_o ;
wire \numVisibleReg~0_combout ;
wire \numVisibleReg~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24]~feeder_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \virtualJtagBridge|irInReg_raw[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \virtualJtagBridge|irInReg_raw[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \virtualJtagBridge|irInReg_raw[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ;
wire \virtualJtagBridge|irInReg_raw[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~q ;
wire \virtualJtagBridge|irInReg_raw[10]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q ;
wire \virtualJtagBridge|irInReg_raw[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~q ;
wire \virtualJtagBridge|irInReg_raw[12]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13]~q ;
wire \virtualJtagBridge|irInReg_raw[13]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q ;
wire \virtualJtagBridge|irInReg_raw[14]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q ;
wire \virtualJtagBridge|irInReg_raw[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q ;
wire \virtualJtagBridge|irInReg_raw[16]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q ;
wire \virtualJtagBridge|irInReg_raw[17]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22]~q ;
wire \virtualJtagBridge|irInReg_raw[22]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \virtualJtagBridge|shiftCountReg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2]~DUPLICATE_q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout ;
wire \debugAccessTester|_GEN_13~0_combout ;
wire \debugAccessTester|dequeueReg~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \virtualJtagBridge|burstAccessCountReg[14]~1_combout ;
wire \virtualJtagBridge|shiftCountReg[2]~0_combout ;
wire \virtualJtagBridge|dataInReg[30]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[29]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[28]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[27]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[26]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[19]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[18]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[17]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[16]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[15]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[14]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[13]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[12]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[11]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[10]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[9]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[7]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[6]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[5]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[4]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[3]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[2]~feeder_combout ;
wire \virtualJtagBridge|dataInReg[1]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[0]~feeder_combout ;
wire \virtualJtagBridge|shiftCountReg~5_combout ;
wire \virtualJtagBridge|shiftCountReg~6_combout ;
wire \virtualJtagBridge|shiftCountReg~4_combout ;
wire \virtualJtagBridge|shiftCountReg[2]~feeder_combout ;
wire \virtualJtagBridge|shiftCountReg~3_combout ;
wire \virtualJtagBridge|shiftCountReg[3]~feeder_combout ;
wire \virtualJtagBridge|shiftCountReg~2_combout ;
wire \virtualJtagBridge|Equal22~0_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~1_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[1]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[4]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[5]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[6]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[9]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[10]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[12]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[13]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[14]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[16]~feeder_combout ;
wire \virtualJtagBridge|irInReg_isWrite~q ;
wire \virtualJtagBridge|LessThan0~0_combout ;
wire \virtualJtagBridge|isValid~0_combout ;
wire \virtualJtagBridge|irInReg_isValid~q ;
wire \virtualJtagBridge|burstAccessCountReg~2_combout ;
wire \virtualJtagBridge|burstAccessCountReg~4_combout ;
wire \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ;
wire \virtualJtagBridge|burstAccessCountReg~0_combout ;
wire \virtualJtagBridge|Add1~13_sumout ;
wire \virtualJtagBridge|burstAccessCountReg~5_combout ;
wire \virtualJtagBridge|irInReg_baseOffset[0]~feeder_combout ;
wire \virtualJtagBridge|Add0~13_sumout ;
wire \virtualJtagBridge|Add1~14 ;
wire \virtualJtagBridge|Add1~9_sumout ;
wire \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ;
wire \virtualJtagBridge|burstAccessCountReg[14]~7_combout ;
wire \virtualJtagBridge|burstAccessCountReg[14]~6_combout ;
wire \virtualJtagBridge|burstAccessCountReg[14]~3_combout ;
wire \virtualJtagBridge|irInReg_baseOffset[1]~feeder_combout ;
wire \virtualJtagBridge|Add0~14 ;
wire \virtualJtagBridge|Add0~9_sumout ;
wire \virtualJtagBridge|Add1~10 ;
wire \virtualJtagBridge|Add1~5_sumout ;
wire \virtualJtagBridge|Add0~10 ;
wire \virtualJtagBridge|Add0~5_sumout ;
wire \virtualJtagBridge|Add1~6 ;
wire \virtualJtagBridge|Add1~1_sumout ;
wire \virtualJtagBridge|irInReg_baseOffset[3]~feeder_combout ;
wire \virtualJtagBridge|Add0~6 ;
wire \virtualJtagBridge|Add0~1_sumout ;
wire \virtualJtagBridge|Add1~2 ;
wire \virtualJtagBridge|Add1~17_sumout ;
wire \virtualJtagBridge|Add0~2 ;
wire \virtualJtagBridge|Add0~17_sumout ;
wire \virtualJtagBridge|Add1~18 ;
wire \virtualJtagBridge|Add1~29_sumout ;
wire \virtualJtagBridge|irInReg_baseOffset[5]~feeder_combout ;
wire \virtualJtagBridge|Add0~18 ;
wire \virtualJtagBridge|Add0~29_sumout ;
wire \virtualJtagBridge|Add1~30 ;
wire \virtualJtagBridge|Add1~25_sumout ;
wire \virtualJtagBridge|Add0~30 ;
wire \virtualJtagBridge|Add0~25_sumout ;
wire \virtualJtagBridge|irInReg_baseOffset[7]~feeder_combout ;
wire \virtualJtagBridge|Add1~26 ;
wire \virtualJtagBridge|Add1~21_sumout ;
wire \virtualJtagBridge|Add0~26 ;
wire \virtualJtagBridge|Add0~21_sumout ;
wire \virtualJtagBridge|Add1~22 ;
wire \virtualJtagBridge|Add1~33_sumout ;
wire \virtualJtagBridge|Add0~22 ;
wire \virtualJtagBridge|Add0~33_sumout ;
wire \virtualJtagBridge|Add1~34 ;
wire \virtualJtagBridge|Add1~45_sumout ;
wire \virtualJtagBridge|Add0~34 ;
wire \virtualJtagBridge|Add0~45_sumout ;
wire \virtualJtagBridge|Add1~46 ;
wire \virtualJtagBridge|Add1~41_sumout ;
wire \virtualJtagBridge|irInReg_baseOffset[10]~feeder_combout ;
wire \virtualJtagBridge|Add0~46 ;
wire \virtualJtagBridge|Add0~41_sumout ;
wire \virtualJtagBridge|Add1~42 ;
wire \virtualJtagBridge|Add1~37_sumout ;
wire \virtualJtagBridge|Add0~42 ;
wire \virtualJtagBridge|Add0~37_sumout ;
wire \virtualJtagBridge|Add1~38 ;
wire \virtualJtagBridge|Add1~49_sumout ;
wire \virtualJtagBridge|Add0~38 ;
wire \virtualJtagBridge|Add0~49_sumout ;
wire \virtualJtagBridge|Add1~50 ;
wire \virtualJtagBridge|Add1~61_sumout ;
wire \virtualJtagBridge|Add0~50 ;
wire \virtualJtagBridge|Add0~61_sumout ;
wire \virtualJtagBridge|Add1~62 ;
wire \virtualJtagBridge|Add1~57_sumout ;
wire \virtualJtagBridge|Add0~62 ;
wire \virtualJtagBridge|Add0~57_sumout ;
wire \virtualJtagBridge|Add1~58 ;
wire \virtualJtagBridge|Add1~53_sumout ;
wire \virtualJtagBridge|Add0~58 ;
wire \virtualJtagBridge|Add0~53_sumout ;
wire \virtualJtagBridge|Add1~54 ;
wire \virtualJtagBridge|Add1~65_sumout ;
wire \virtualJtagBridge|Add0~54 ;
wire \virtualJtagBridge|Add0~65_sumout ;
wire \virtualJtagBridge|_GEN_479[48]~0_combout ;
wire \virtualJtagBridge|Add1~66 ;
wire \virtualJtagBridge|Add1~77_sumout ;
wire \virtualJtagBridge|Add1~78 ;
wire \virtualJtagBridge|Add1~73_sumout ;
wire \virtualJtagBridge|Add0~66 ;
wire \virtualJtagBridge|Add0~78 ;
wire \virtualJtagBridge|Add0~73_sumout ;
wire \virtualJtagBridge|_GEN_479[50]~2_combout ;
wire \virtualJtagBridge|Add1~74 ;
wire \virtualJtagBridge|Add1~69_sumout ;
wire \virtualJtagBridge|Add0~74 ;
wire \virtualJtagBridge|Add0~69_sumout ;
wire \virtualJtagBridge|_GEN_479[51]~1_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~5_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~5_wirecell_combout ;
wire \debugAccessTester|_GEN_14~0_combout ;
wire \debugAccessTester|enqueueReg~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q ;
wire \virtualJtagBridge|_T_1~combout ;
wire \virtualJtagBridge|debugAccessRespRdEnRegs_0~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \debugAccessTester|enqueueDataReg[0]~feeder_combout ;
wire \debugAccessTester|enqueueDataReg[21]~0_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \debugAccessTester|enqueueDataReg[4]~feeder_combout ;
wire \debugAccessTester|enqueueDataReg[6]~feeder_combout ;
wire \debugAccessTester|enqueueDataReg[7]~feeder_combout ;
wire \debugAccessTester|enqueueDataReg[10]~feeder_combout ;
wire \debugAccessTester|enqueueDataReg[11]~feeder_combout ;
wire \debugAccessTester|enqueueDataReg[12]~feeder_combout ;
wire \debugAccessTester|enqueueDataReg[14]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[17]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[20]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[22]~feeder_combout ;
wire \virtualJtagBridge|debugAccessReqDataReg[23]~feeder_combout ;
wire \virtualJtagBridge|Add0~77_sumout ;
wire \virtualJtagBridge|_GEN_479[49]~3_combout ;
wire \virtualJtagBridge|Add1~70 ;
wire \virtualJtagBridge|Add1~85_sumout ;
wire \virtualJtagBridge|Add0~70 ;
wire \virtualJtagBridge|Add0~85_sumout ;
wire \virtualJtagBridge|_GEN_479[52]~5_combout ;
wire \virtualJtagBridge|Add1~86 ;
wire \virtualJtagBridge|Add1~89_sumout ;
wire \virtualJtagBridge|Add0~86 ;
wire \virtualJtagBridge|Add0~89_sumout ;
wire \virtualJtagBridge|_GEN_479[53]~6_combout ;
wire \virtualJtagBridge|Add1~90 ;
wire \virtualJtagBridge|Add1~93_sumout ;
wire \virtualJtagBridge|Add0~90 ;
wire \virtualJtagBridge|Add0~93_sumout ;
wire \virtualJtagBridge|_GEN_479[54]~7_combout ;
wire \virtualJtagBridge|Add1~94 ;
wire \virtualJtagBridge|Add1~81_sumout ;
wire \virtualJtagBridge|Add0~94 ;
wire \virtualJtagBridge|Add0~81_sumout ;
wire \virtualJtagBridge|_GEN_479[55]~4_combout ;
wire \debugAccessTester|enqueueDataReg[17]~feeder_combout ;
wire \debugAccessTester|enqueueDataReg[18]~feeder_combout ;
wire \debugAccessTester|enqueueDataReg[19]~feeder_combout ;
wire \~GND~combout ;
wire \virtualJtagBridge|preDataOutReg[0]~feeder_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~2_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \virtualJtagBridge|_T_26~combout ;
wire \virtualJtagBridge|debugAccessRespRdEnRegs_5~q ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN3 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \virtualJtagBridge|_GEN_140~combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout ;
wire \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ;
wire \virtualJtagBridge|debugAccessFirstReadReg~3_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~6_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~4_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~7_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~8_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_5~q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ;
wire \vgaOut|_GEN_21~2_combout ;
wire \vgaOut|debugAccessReqDequeueReg~q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder_combout ;
wire \vgaOut|_GEN_21~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \vgaOut|ppuFbDataReg[17]~0_combout ;
wire \vgaOut|_GEN_22~combout ;
wire \vgaOut|ppuFbRdEnReg~q ;
wire \vgaOut|_GEN_21~1_combout ;
wire \vgaOut|ppuFbWrEnReg~q ;
wire \CLOCK3_50~input_o ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN3 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vgaOut|Add1~1_sumout ;
wire \vgaOut|Add1~2 ;
wire \vgaOut|Add1~13_sumout ;
wire \vgaOut|Add0~33_sumout ;
wire \vgaOut|Add0~34 ;
wire \vgaOut|Add0~37_sumout ;
wire \vgaOut|Add0~38 ;
wire \vgaOut|Add0~25_sumout ;
wire \vgaOut|Add0~26 ;
wire \vgaOut|Add0~29_sumout ;
wire \vgaOut|Add0~30 ;
wire \vgaOut|Add0~13_sumout ;
wire \vgaOut|Add0~14 ;
wire \vgaOut|Add0~9_sumout ;
wire \vgaOut|Add0~10 ;
wire \vgaOut|Add0~17_sumout ;
wire \vgaOut|Add0~18 ;
wire \vgaOut|Add0~21_sumout ;
wire \vgaOut|xCounter[5]~1_combout ;
wire \vgaOut|xCounter[5]~0_combout ;
wire \vgaOut|Add0~22 ;
wire \vgaOut|Add0~5_sumout ;
wire \vgaOut|Add0~6 ;
wire \vgaOut|Add0~1_sumout ;
wire \vgaOut|xCounter[5]~2_combout ;
wire \vgaOut|Add1~14 ;
wire \vgaOut|Add1~17_sumout ;
wire \vgaOut|Add1~18 ;
wire \vgaOut|Add1~21_sumout ;
wire \vgaOut|Add1~22 ;
wire \vgaOut|Add1~25_sumout ;
wire \vgaOut|Add1~26 ;
wire \vgaOut|Add1~29_sumout ;
wire \vgaOut|Add1~30 ;
wire \vgaOut|Add1~33_sumout ;
wire \vgaOut|Add1~34 ;
wire \vgaOut|Add1~37_sumout ;
wire \vgaOut|Add1~38 ;
wire \vgaOut|Add1~5_sumout ;
wire \vgaOut|Add1~6 ;
wire \vgaOut|Add1~9_sumout ;
wire \vgaOut|vsyncPrefetchReg~0_combout ;
wire \vgaOut|yCounter[1]~0_combout ;
wire \vgaOut|yCounter[1]~1_combout ;
wire \vgaOut|Add3~10 ;
wire \vgaOut|Add3~14 ;
wire \vgaOut|Add3~18 ;
wire \vgaOut|Add3~21_sumout ;
wire \vgaOut|Add3~13_sumout ;
wire \vgaOut|Add3~9_sumout ;
wire \vgaOut|Add3~17_sumout ;
wire \vgaOut|Add3~22 ;
wire \vgaOut|Add3~25_sumout ;
wire \vgaOut|LessThan6~0_combout ;
wire \vgaOut|LessThan5~0_combout ;
wire \vgaOut|LessThan0~0_combout ;
wire \vgaOut|_GEN_34~1_combout ;
wire \vgaOut|LessThan2~0_combout ;
wire \vgaOut|LessThan1~0_combout ;
wire \vgaOut|LessThan2~1_combout ;
wire \vgaOut|LessThan3~0_combout ;
wire \vgaOut|_GEN_34~0_combout ;
wire \vgaOut|Add3~26 ;
wire \vgaOut|Add3~30 ;
wire \vgaOut|Add3~34 ;
wire \vgaOut|Add3~1_sumout ;
wire \vgaOut|Add3~2 ;
wire \vgaOut|Add3~5_sumout ;
wire \vgaOut|Add3~29_sumout ;
wire \vgaOut|Add3~33_sumout ;
wire \vgaOut|LessThan6~1_combout ;
wire \vgaOut|_GEN_34~2_combout ;
wire \vgaOut|vgaFbRdEnReg~q ;
wire \vgaOut|ppuFbAddrReg[1]~feeder_combout ;
wire \vgaOut|ppuFbAddrReg[3]~feeder_combout ;
wire \vgaOut|ppuFbAddrReg[4]~feeder_combout ;
wire \vgaOut|ppuFbAddrReg[6]~feeder_combout ;
wire \vgaOut|ppuFbAddrReg[8]~feeder_combout ;
wire \vgaOut|ppuFbAddrReg[9]~feeder_combout ;
wire \vgaOut|ppuFbAddrReg[11]~feeder_combout ;
wire \vgaOut|ppuFbAddrReg[12]~feeder_combout ;
wire \vgaOut|vgaFbAddrReg[0]~feeder_combout ;
wire \vgaOut|xCounter[4]~_wirecell_combout ;
wire \vgaOut|Add2~0_combout ;
wire \vgaOut|Add2~1_combout ;
wire \vgaOut|Add4~0_combout ;
wire \vgaOut|Add4~1_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \vgaOut|debugAccessRespDataReg~0_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \vgaOut|debugAccessRespDataReg~1_combout ;
wire \vgaOut|debugAccessRespDataReg~2_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \vgaOut|ppuFbDataReg[1]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vgaOut|debugAccessRespDataReg~4_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \vgaOut|debugAccessRespDataReg~3_combout ;
wire \vgaOut|debugAccessRespDataReg~5_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vgaOut|debugAccessRespDataReg~7_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \vgaOut|debugAccessRespDataReg~6_combout ;
wire \vgaOut|debugAccessRespDataReg~8_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \vgaOut|debugAccessRespDataReg~9_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \vgaOut|debugAccessRespDataReg~10_combout ;
wire \vgaOut|debugAccessRespDataReg~11_combout ;
wire \vgaOut|ppuFbDataReg[4]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \vgaOut|debugAccessRespDataReg~12_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vgaOut|debugAccessRespDataReg~13_combout ;
wire \vgaOut|debugAccessRespDataReg~14_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vgaOut|debugAccessRespDataReg~16_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \vgaOut|debugAccessRespDataReg~15_combout ;
wire \vgaOut|debugAccessRespDataReg~17_combout ;
wire \vgaOut|ppuFbDataReg[6]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \vgaOut|debugAccessRespDataReg~18_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vgaOut|debugAccessRespDataReg~19_combout ;
wire \vgaOut|debugAccessRespDataReg~20_combout ;
wire \vgaOut|ppuFbDataReg[7]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \vgaOut|debugAccessRespDataReg~21_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vgaOut|debugAccessRespDataReg~22_combout ;
wire \vgaOut|debugAccessRespDataReg~23_combout ;
wire \vgaOut|ppuFbDataReg[8]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \vgaOut|debugAccessRespDataReg~24_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vgaOut|debugAccessRespDataReg~25_combout ;
wire \vgaOut|debugAccessRespDataReg~26_combout ;
wire \vgaOut|ppuFbDataReg[9]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vgaOut|debugAccessRespDataReg~28_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \vgaOut|debugAccessRespDataReg~27_combout ;
wire \vgaOut|debugAccessRespDataReg~29_combout ;
wire \vgaOut|ppuFbDataReg[10]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \vgaOut|debugAccessRespDataReg~30_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \vgaOut|debugAccessRespDataReg~31_combout ;
wire \vgaOut|debugAccessRespDataReg~32_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vgaOut|debugAccessRespDataReg~34_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \vgaOut|debugAccessRespDataReg~33_combout ;
wire \vgaOut|debugAccessRespDataReg~35_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \vgaOut|debugAccessRespDataReg~36_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \vgaOut|debugAccessRespDataReg~37_combout ;
wire \vgaOut|debugAccessRespDataReg~38_combout ;
wire \vgaOut|ppuFbDataReg[13]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vgaOut|debugAccessRespDataReg~40_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \vgaOut|debugAccessRespDataReg~39_combout ;
wire \vgaOut|debugAccessRespDataReg~41_combout ;
wire \vgaOut|ppuFbDataReg[14]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \vgaOut|debugAccessRespDataReg~42_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \vgaOut|debugAccessRespDataReg~43_combout ;
wire \vgaOut|debugAccessRespDataReg~44_combout ;
wire \vgaOut|ppuFbDataReg[15]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vgaOut|debugAccessRespDataReg~46_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \vgaOut|debugAccessRespDataReg~45_combout ;
wire \vgaOut|debugAccessRespDataReg~47_combout ;
wire \vgaOut|ppuFbDataReg[16]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \vgaOut|debugAccessRespDataReg~48_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vgaOut|debugAccessRespDataReg~49_combout ;
wire \vgaOut|debugAccessRespDataReg~50_combout ;
wire \vgaOut|ppuFbDataReg[17]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \vgaOut|debugAccessRespDataReg~51_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vgaOut|debugAccessRespDataReg~52_combout ;
wire \vgaOut|debugAccessRespDataReg~53_combout ;
wire \vgaOut|ppuFbDataReg[18]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \vgaOut|debugAccessRespDataReg~54_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \vgaOut|debugAccessRespDataReg~55_combout ;
wire \vgaOut|debugAccessRespDataReg~56_combout ;
wire \vgaOut|ppuFbDataReg[19]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vgaOut|debugAccessRespDataReg~58_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \vgaOut|debugAccessRespDataReg~57_combout ;
wire \vgaOut|debugAccessRespDataReg~59_combout ;
wire \vgaOut|ppuFbDataReg[20]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \vgaOut|debugAccessRespDataReg~61_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \vgaOut|debugAccessRespDataReg~60_combout ;
wire \vgaOut|debugAccessRespDataReg~62_combout ;
wire \vgaOut|ppuFbDataReg[21]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \vgaOut|debugAccessRespDataReg~63_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \vgaOut|debugAccessRespDataReg~64_combout ;
wire \vgaOut|debugAccessRespDataReg~65_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \vgaOut|debugAccessRespDataReg~67_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \vgaOut|debugAccessRespDataReg~66_combout ;
wire \vgaOut|debugAccessRespDataReg~68_combout ;
wire \vgaOut|ppuFbDataReg[23]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vgaOut|debugAccessRespDataReg~70_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \vgaOut|debugAccessRespDataReg~69_combout ;
wire \vgaOut|debugAccessRespDataReg~71_combout ;
wire \virtualJtagBridge|_GEN_85~0_combout ;
wire \virtualJtagBridge|_GEN_85~1_combout ;
wire \virtualJtagBridge|dataOutReg[9]~5_combout ;
wire \virtualJtagBridge|_GEN_25~0_combout ;
wire \virtualJtagBridge|debugAccessRespRdEnRegs_1~_wirecell_combout ;
wire \virtualJtagBridge|debugAccessRespRdEnRegs_1~q ;
wire \virtualJtagBridge|dataOutReg[21]~6_combout ;
wire \virtualJtagBridge|dataOutReg[9]~4_combout ;
wire \virtualJtagBridge|debugAccessFirstReadReg~0_combout ;
wire \virtualJtagBridge|debugAccessFirstReadReg~1_combout ;
wire \virtualJtagBridge|debugAccessFirstReadReg~2_combout ;
wire \virtualJtagBridge|debugAccessFirstReadReg~q ;
wire \virtualJtagBridge|preDataOutReg[2]~2_combout ;
wire \virtualJtagBridge|preDataOutReg[2]~22_combout ;
wire \virtualJtagBridge|preDataOutReg[2]~23_combout ;
wire \virtualJtagBridge|preDataOutReg[2]~3_combout ;
wire \virtualJtagBridge|_GEN_88[31]~0_combout ;
wire \virtualJtagBridge|_GEN_28[31]~0_combout ;
wire \virtualJtagBridge|preDataOutReg[2]~1_combout ;
wire \virtualJtagBridge|preDataOutReg[2]~0_combout ;
wire \virtualJtagBridge|preDataOutReg[2]~4_combout ;
wire \virtualJtagBridge|preDataOutReg~5_combout ;
wire \virtualJtagBridge|preDataOutReg[1]~24_combout ;
wire \virtualJtagBridge|preDataOutReg[1]~6_combout ;
wire \virtualJtagBridge|preDataOutReg[2]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~1_combout ;
wire \virtualJtagBridge|dataOutReg[9]~0_combout ;
wire \virtualJtagBridge|dataOutReg[9]~2_combout ;
wire \virtualJtagBridge|preDataOutReg[4]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~23_combout ;
wire \virtualJtagBridge|preDataOutReg~9_combout ;
wire \virtualJtagBridge|dataOutReg~26_combout ;
wire \virtualJtagBridge|preDataOutReg~10_combout ;
wire \virtualJtagBridge|preDataOutReg[9]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~31_combout ;
wire \virtualJtagBridge|preDataOutReg[13]~feeder_combout ;
wire \virtualJtagBridge|preDataOutReg[14]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~39_combout ;
wire \virtualJtagBridge|preDataOutReg~13_combout ;
wire \virtualJtagBridge|preDataOutReg~14_combout ;
wire \virtualJtagBridge|preDataOutReg[17]~feeder_combout ;
wire \virtualJtagBridge|preDataOutReg[21]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~54_combout ;
wire \virtualJtagBridge|preDataOutReg~17_combout ;
wire \virtualJtagBridge|preDataOutReg[23]~feeder_combout ;
wire \virtualJtagBridge|preDataOutReg[24]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~59_combout ;
wire \virtualJtagBridge|preDataOutReg[27]~feeder_combout ;
wire \virtualJtagBridge|preDataOutReg[28]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~67_combout ;
wire \virtualJtagBridge|dataOutReg~70_combout ;
wire \virtualJtagBridge|preDataOutReg[31]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~72_combout ;
wire \virtualJtagBridge|dataOutReg[9]~3_combout ;
wire \virtualJtagBridge|dataOutReg[9]~7_combout ;
wire \virtualJtagBridge|dataOutReg[9]~8_combout ;
wire \virtualJtagBridge|preDataOutReg~21_combout ;
wire \virtualJtagBridge|dataOutReg~69_combout ;
wire \virtualJtagBridge|dataOutReg~71_combout ;
wire \virtualJtagBridge|dataOutReg[21]~12_combout ;
wire \virtualJtagBridge|preDataOutReg~20_combout ;
wire \virtualJtagBridge|dataOutReg~66_combout ;
wire \virtualJtagBridge|dataOutReg~68_combout ;
wire \virtualJtagBridge|dataOutReg~65_combout ;
wire \virtualJtagBridge|dataOutReg~64_combout ;
wire \virtualJtagBridge|preDataOutReg~19_combout ;
wire \virtualJtagBridge|dataOutReg~61_combout ;
wire \virtualJtagBridge|dataOutReg~62_combout ;
wire \virtualJtagBridge|dataOutReg~63_combout ;
wire \virtualJtagBridge|preDataOutReg~18_combout ;
wire \virtualJtagBridge|dataOutReg~58_combout ;
wire \virtualJtagBridge|dataOutReg~60_combout ;
wire \virtualJtagBridge|dataOutReg~57_combout ;
wire \virtualJtagBridge|dataOutReg~56_combout ;
wire \virtualJtagBridge|dataOutReg~53_combout ;
wire \virtualJtagBridge|dataOutReg~55_combout ;
wire \virtualJtagBridge|dataOutReg~52_combout ;
wire \virtualJtagBridge|preDataOutReg~16_combout ;
wire \virtualJtagBridge|dataOutReg~49_combout ;
wire \virtualJtagBridge|dataOutReg~50_combout ;
wire \virtualJtagBridge|dataOutReg~51_combout ;
wire \virtualJtagBridge|preDataOutReg[19]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~48_combout ;
wire \virtualJtagBridge|preDataOutReg~15_combout ;
wire \virtualJtagBridge|dataOutReg~45_combout ;
wire \virtualJtagBridge|dataOutReg~46_combout ;
wire \virtualJtagBridge|dataOutReg~47_combout ;
wire \virtualJtagBridge|dataOutReg~44_combout ;
wire \virtualJtagBridge|dataOutReg~41_combout ;
wire \virtualJtagBridge|dataOutReg~42_combout ;
wire \virtualJtagBridge|dataOutReg~43_combout ;
wire \virtualJtagBridge|dataOutReg~38_combout ;
wire \virtualJtagBridge|dataOutReg~40_combout ;
wire \virtualJtagBridge|dataOutReg~37_combout ;
wire \virtualJtagBridge|dataOutReg~36_combout ;
wire \virtualJtagBridge|preDataOutReg~12_combout ;
wire \virtualJtagBridge|dataOutReg~33_combout ;
wire \virtualJtagBridge|dataOutReg~34_combout ;
wire \virtualJtagBridge|dataOutReg~35_combout ;
wire \virtualJtagBridge|preDataOutReg~11_combout ;
wire \virtualJtagBridge|dataOutReg~30_combout ;
wire \virtualJtagBridge|dataOutReg~32_combout ;
wire \virtualJtagBridge|preDataOutReg[10]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~29_combout ;
wire \virtualJtagBridge|dataOutReg~28_combout ;
wire \virtualJtagBridge|dataOutReg~25_combout ;
wire \virtualJtagBridge|dataOutReg~27_combout ;
wire \virtualJtagBridge|dataOutReg~22_combout ;
wire \virtualJtagBridge|dataOutReg~24_combout ;
wire \virtualJtagBridge|preDataOutReg[6]~feeder_combout ;
wire \virtualJtagBridge|dataOutReg~21_combout ;
wire \virtualJtagBridge|preDataOutReg~8_combout ;
wire \virtualJtagBridge|dataOutReg~18_combout ;
wire \virtualJtagBridge|dataOutReg~19_combout ;
wire \virtualJtagBridge|dataOutReg~20_combout ;
wire \virtualJtagBridge|dataOutReg~17_combout ;
wire \virtualJtagBridge|preDataOutReg~7_combout ;
wire \virtualJtagBridge|dataOutReg~14_combout ;
wire \virtualJtagBridge|dataOutReg~15_combout ;
wire \virtualJtagBridge|dataOutReg~16_combout ;
wire \virtualJtagBridge|dataOutReg~13_combout ;
wire \virtualJtagBridge|dataOutReg~9_combout ;
wire \virtualJtagBridge|dataOutReg~10_combout ;
wire \virtualJtagBridge|dataOutReg~11_combout ;
wire \virtualJtagBridge|tdoReg~0_combout ;
wire \virtualJtagBridge|tdoReg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \virtualJtagBridge|_GEN_135~combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_0~0_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_0~1_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_0~2_combout ;
wire \virtualJtagBridge|debugAccessReqWrEnRegs_0~q ;
wire \vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \debugAccessTester|counterReg[10]~1_combout ;
wire \SW[0]~input_o ;
wire \debugAccessTester|Add0~13_sumout ;
wire \debugAccessTester|counterReg~4_combout ;
wire \debugAccessTester|Add0~14 ;
wire \debugAccessTester|Add0~9_sumout ;
wire \debugAccessTester|counterReg~3_combout ;
wire \Equal0~3_combout ;
wire \SW[1]~input_o ;
wire \_GEN_13[1]~2_combout ;
wire \Add0~157_sumout ;
wire \Add0~158 ;
wire \Add0~153_sumout ;
wire \Add0~154 ;
wire \Add0~149_sumout ;
wire \Add0~150 ;
wire \Add0~145_sumout ;
wire \Add0~146 ;
wire \Add0~141_sumout ;
wire \Add0~142 ;
wire \Add0~137_sumout ;
wire \Add0~138 ;
wire \Add0~133_sumout ;
wire \Add0~134 ;
wire \Add0~129_sumout ;
wire \Add0~130 ;
wire \Add0~125_sumout ;
wire \Add0~126 ;
wire \Add0~121_sumout ;
wire \Add0~122 ;
wire \Add0~117_sumout ;
wire \Add0~118 ;
wire \Add0~113_sumout ;
wire \Add0~114 ;
wire \Add0~109_sumout ;
wire \Add0~110 ;
wire \Add0~105_sumout ;
wire \Add0~106 ;
wire \Add0~101_sumout ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~25_sumout ;
wire \Equal3~0_combout ;
wire \debugAccessTester|Add0~10 ;
wire \debugAccessTester|Add0~5_sumout ;
wire \debugAccessTester|counterReg~2_combout ;
wire \_GEN_13[2]~3_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \numReg[23]~0_combout ;
wire \debugAccessTester|Add0~6 ;
wire \debugAccessTester|Add0~1_sumout ;
wire \debugAccessTester|counterReg~0_combout ;
wire \numReg[23]~1_combout ;
wire \_GEN_13[3]~1_combout ;
wire \Add0~30 ;
wire \Add0~21_sumout ;
wire \debugAccessTester|latestOffsetReg[0]~feeder_combout ;
wire \_GEN_13[0]~0_combout ;
wire \sevenSegmentLed|digitsOutReg_0~0_combout ;
wire \sevenSegmentLed|digitsOutReg_0~1_combout ;
wire \sevenSegmentLed|digitsOutReg_0~2_combout ;
wire \sevenSegmentLed|digitsOutReg_0~3_combout ;
wire \sevenSegmentLed|digitsOutReg_0~4_combout ;
wire \sevenSegmentLed|digitsOutReg_0~5_combout ;
wire \sevenSegmentLed|digitsOutReg_0~6_combout ;
wire \debugAccessTester|Add0~2 ;
wire \debugAccessTester|Add0~17_sumout ;
wire \debugAccessTester|counterReg~5_combout ;
wire \debugAccessTester|Add0~18 ;
wire \debugAccessTester|Add0~29_sumout ;
wire \debugAccessTester|counterReg~8_combout ;
wire \_GEN_13[5]~7_combout ;
wire \Add0~22 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \debugAccessTester|latestOffsetReg[6]~feeder_combout ;
wire \debugAccessTester|Add0~30 ;
wire \debugAccessTester|Add0~25_sumout ;
wire \debugAccessTester|counterReg~7_combout ;
wire \_GEN_13[6]~6_combout ;
wire \Add0~14 ;
wire \Add0~1_sumout ;
wire \_GEN_13[4]~4_combout ;
wire \debugAccessTester|Add0~26 ;
wire \debugAccessTester|Add0~21_sumout ;
wire \debugAccessTester|counterReg~6_combout ;
wire \_GEN_13[7]~5_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \sevenSegmentLed|digitsOutReg_1~0_combout ;
wire \sevenSegmentLed|digitsOutReg_1~1_combout ;
wire \sevenSegmentLed|digitsOutReg_1~2_combout ;
wire \sevenSegmentLed|digitsOutReg_1~3_combout ;
wire \sevenSegmentLed|digitsOutReg_1~4_combout ;
wire \sevenSegmentLed|digitsOutReg_1~5_combout ;
wire \sevenSegmentLed|digitsOutReg_1~6_combout ;
wire \debugAccessTester|Add0~22 ;
wire \debugAccessTester|Add0~33_sumout ;
wire \debugAccessTester|counterReg~9_combout ;
wire \_GEN_13[8]~8_combout ;
wire \Add0~6 ;
wire \Add0~33_sumout ;
wire \debugAccessTester|latestOffsetReg[10]~feeder_combout ;
wire \debugAccessTester|Add0~34 ;
wire \debugAccessTester|Add0~45_sumout ;
wire \debugAccessTester|counterReg~12_combout ;
wire \debugAccessTester|Add0~46 ;
wire \debugAccessTester|Add0~41_sumout ;
wire \debugAccessTester|counterReg~11_combout ;
wire \_GEN_13[10]~10_combout ;
wire \Add0~34 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \debugAccessTester|latestOffsetReg[9]~feeder_combout ;
wire \_GEN_13[9]~11_combout ;
wire \debugAccessTester|Add0~42 ;
wire \debugAccessTester|Add0~37_sumout ;
wire \debugAccessTester|counterReg~10_combout ;
wire \_GEN_13[11]~9_combout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \sevenSegmentLed|digitsOutReg_2~0_combout ;
wire \sevenSegmentLed|digitsOutReg_2~1_combout ;
wire \sevenSegmentLed|digitsOutReg_2~2_combout ;
wire \sevenSegmentLed|digitsOutReg_2~3_combout ;
wire \sevenSegmentLed|digitsOutReg_2~4_combout ;
wire \sevenSegmentLed|digitsOutReg_2~5_combout ;
wire \sevenSegmentLed|digitsOutReg_2~6_combout ;
wire \debugAccessTester|Add0~38 ;
wire \debugAccessTester|Add0~49_sumout ;
wire \debugAccessTester|counterReg~13_combout ;
wire \debugAccessTester|Add0~50 ;
wire \debugAccessTester|Add0~61_sumout ;
wire \debugAccessTester|counterReg~16_combout ;
wire \debugAccessTester|Add0~62 ;
wire \debugAccessTester|Add0~57_sumout ;
wire \debugAccessTester|counterReg~15_combout ;
wire \debugAccessTester|latestOffsetReg[14]~feeder_combout ;
wire \_GEN_13[14]~14_combout ;
wire \Add0~38 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \debugAccessTester|latestOffsetReg[13]~feeder_combout ;
wire \_GEN_13[13]~15_combout ;
wire \debugAccessTester|Add0~58 ;
wire \debugAccessTester|Add0~53_sumout ;
wire \debugAccessTester|counterReg~14_combout ;
wire \_GEN_13[15]~13_combout ;
wire \Add0~58 ;
wire \Add0~53_sumout ;
wire \_GEN_13[12]~12_combout ;
wire \sevenSegmentLed|digitsOutReg_3~0_combout ;
wire \sevenSegmentLed|digitsOutReg_3~1_combout ;
wire \sevenSegmentLed|digitsOutReg_3~2_combout ;
wire \sevenSegmentLed|digitsOutReg_3~3_combout ;
wire \sevenSegmentLed|digitsOutReg_3~4_combout ;
wire \sevenSegmentLed|digitsOutReg_3~5_combout ;
wire \sevenSegmentLed|digitsOutReg_3~6_combout ;
wire \debugAccessTester|latestOffsetReg[18]~feeder_combout ;
wire \debugAccessTester|Add0~54 ;
wire \debugAccessTester|Add0~65_sumout ;
wire \debugAccessTester|counterReg~17_combout ;
wire \debugAccessTester|Add0~66 ;
wire \debugAccessTester|Add0~77_sumout ;
wire \debugAccessTester|counterReg~20_combout ;
wire \debugAccessTester|Add0~78 ;
wire \debugAccessTester|Add0~73_sumout ;
wire \debugAccessTester|counterReg~19_combout ;
wire \_GEN_13[18]~18_combout ;
wire \Add0~54 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \_GEN_13[16]~16_combout ;
wire \debugAccessTester|Add0~74 ;
wire \debugAccessTester|Add0~69_sumout ;
wire \debugAccessTester|counterReg~18_combout ;
wire \_GEN_13[19]~17_combout ;
wire \Add0~74 ;
wire \Add0~69_sumout ;
wire \_GEN_13[17]~19_combout ;
wire \sevenSegmentLed|digitsOutReg_4~0_combout ;
wire \sevenSegmentLed|digitsOutReg_4~1_combout ;
wire \sevenSegmentLed|digitsOutReg_4~2_combout ;
wire \sevenSegmentLed|digitsOutReg_4~3_combout ;
wire \sevenSegmentLed|digitsOutReg_4~4_combout ;
wire \sevenSegmentLed|digitsOutReg_4~5_combout ;
wire \sevenSegmentLed|digitsOutReg_4~6_combout ;
wire \debugAccessTester|Add0~70 ;
wire \debugAccessTester|Add0~85_sumout ;
wire \debugAccessTester|counterReg~22_combout ;
wire \debugAccessTester|Add0~86 ;
wire \debugAccessTester|Add0~89_sumout ;
wire \debugAccessTester|counterReg~23_combout ;
wire \debugAccessTester|Add0~90 ;
wire \debugAccessTester|Add0~93_sumout ;
wire \debugAccessTester|counterReg~24_combout ;
wire \_GEN_13[22]~23_combout ;
wire \Add0~70 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \_GEN_13[21]~22_combout ;
wire \_GEN_13[20]~21_combout ;
wire \debugAccessTester|Add0~94 ;
wire \debugAccessTester|Add0~81_sumout ;
wire \debugAccessTester|counterReg~21_combout ;
wire \_GEN_13[23]~20_combout ;
wire \Add0~94 ;
wire \Add0~81_sumout ;
wire \sevenSegmentLed|digitsOutReg_5~0_combout ;
wire \sevenSegmentLed|digitsOutReg_5~1_combout ;
wire \sevenSegmentLed|digitsOutReg_5~2_combout ;
wire \sevenSegmentLed|digitsOutReg_5~3_combout ;
wire \sevenSegmentLed|digitsOutReg_5~4_combout ;
wire \sevenSegmentLed|digitsOutReg_5~5_combout ;
wire \sevenSegmentLed|digitsOutReg_5~6_combout ;
wire \ledArrayReg[1]~2_combout ;
wire \_GEN_14[0]~1_combout ;
wire \Equal1~0_combout ;
wire \Equal0~2_combout ;
wire \ledArrayReg[1]~1_combout ;
wire \ledArrayReg[1]~3_combout ;
wire \_GEN_14[0]~2_combout ;
wire \_GEN_14[0]~3_combout ;
wire \ledArrayReg[1]~0_combout ;
wire \_GEN_14[0]~0_combout ;
wire \_GEN_14[0]~4_combout ;
wire \_GEN_14[1]~5_combout ;
wire \_GEN_14[1]~6_combout ;
wire \_GEN_14[1]~7_combout ;
wire \_GEN_14[1]~8_combout ;
wire \ledArrayReg[8]~4_combout ;
wire \_GEN_14[2]~10_combout ;
wire \ledArrayReg[1]~6_combout ;
wire \ledArrayReg[1]~5_combout ;
wire \_GEN_14[2]~9_combout ;
wire \_GEN_14[2]~11_combout ;
wire \_GEN_14[3]~12_combout ;
wire \_GEN_14[3]~13_combout ;
wire \_GEN_14[3]~14_combout ;
wire \ledArrayReg[7]~10_combout ;
wire \ledArrayReg[7]~9_combout ;
wire \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ;
wire \ledArrayReg[7]~11_combout ;
wire \_GEN_14[4]~16_combout ;
wire \ledArrayReg[7]~7_combout ;
wire \ledArrayReg[7]~8_combout ;
wire \_GEN_14[4]~15_combout ;
wire \_GEN_14[4]~17_combout ;
wire \_GEN_14[5]~19_combout ;
wire \_GEN_14[5]~18_combout ;
wire \_GEN_14[5]~20_combout ;
wire \_GEN_14[6]~22_combout ;
wire \_GEN_14[6]~21_combout ;
wire \_GEN_14[6]~23_combout ;
wire \_GEN_14[7]~24_combout ;
wire \_GEN_14[7]~25_combout ;
wire \_GEN_14[7]~26_combout ;
wire \ledArrayReg[8]~13_combout ;
wire \_GEN_14[8]~27_combout ;
wire \ledArrayReg[8]~14_combout ;
wire \_GEN_14[8]~28_combout ;
wire \ledArrayReg[8]~12_combout ;
wire \_GEN_14[8]~29_combout ;
wire \_GEN_14[9]~30_combout ;
wire \_GEN_14[9]~31_combout ;
wire \_GEN_14[9]~32_combout ;
wire \vgaOut|bOutReg[4]~1_combout ;
wire \vgaOut|hsyncPrefetchReg~2_combout ;
wire \vgaOut|hsyncPrefetchReg~0_combout ;
wire \vgaOut|hsyncPrefetchReg~1_combout ;
wire \vgaOut|hsyncPrefetchReg~3_combout ;
wire \vgaOut|hsyncPrefetchReg~q ;
wire \vgaOut|vsyncPrefetchReg~1_combout ;
wire \vgaOut|vsyncPrefetchReg~q ;
wire \vgaOut|always1~0_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a188~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \vgaOut|bOutReg~0_combout ;
wire \vgaOut|bOutReg[4]~2_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \vgaOut|bOutReg~3_combout ;
wire \vgaOut|bOutReg~4_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a189~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0 ;
wire \vgaOut|bOutReg~5_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \vgaOut|bOutReg~6_combout ;
wire \vgaOut|bOutReg~7_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \vgaOut|bOutReg~9_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a190~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0 ;
wire \vgaOut|bOutReg~8_combout ;
wire \vgaOut|bOutReg~10_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \vgaOut|bOutReg~12_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a191~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a143~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \vgaOut|bOutReg~11_combout ;
wire \vgaOut|bOutReg~13_combout ;
wire \vgaOut|gOutReg[7]~2_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \vgaOut|gOutReg~0_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a180~PORTBDATAOUT0 ;
wire \vgaOut|gOutReg~1_combout ;
wire \vgaOut|bOutReg[4]~14_combout ;
wire \vgaOut|gOutReg~3_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \vgaOut|gOutReg~4_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a157~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a181~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \vgaOut|gOutReg~5_combout ;
wire \vgaOut|gOutReg~6_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \vgaOut|gOutReg~7_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a182~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0 ;
wire \vgaOut|gOutReg~8_combout ;
wire \vgaOut|gOutReg~9_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a183~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0 ;
wire \vgaOut|gOutReg~11_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \vgaOut|gOutReg~10_combout ;
wire \vgaOut|gOutReg~12_combout ;
wire \vgaOut|hsyncReg~0_combout ;
wire \vgaOut|hsyncReg~q ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \vgaOut|rOutReg~0_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a172~PORTBDATAOUT0 ;
wire \vgaOut|rOutReg~1_combout ;
wire \vgaOut|rOutReg~2_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \vgaOut|rOutReg~3_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a149~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a173~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \vgaOut|rOutReg~4_combout ;
wire \vgaOut|rOutReg~5_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a174~PORTBDATAOUT0 ;
wire \vgaOut|rOutReg~7_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \vgaOut|rOutReg~6_combout ;
wire \vgaOut|rOutReg~8_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a151~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a175~PORTBDATAOUT0 ;
wire \vgaOut|rOutReg~10_combout ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \frameBuffer|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \vgaOut|rOutReg~9_combout ;
wire \vgaOut|rOutReg~11_combout ;
wire \vgaOut|vsyncReg~0_combout ;
wire \vgaOut|vsyncReg~q ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \vgaOut|rOutReg ;
wire [3:0] \virtualJtagBridge|irInReg_accessTarget ;
wire [63:0] counter;
wire [6:0] \sevenSegmentLed|digitsOutReg_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [9:0] ledArrayReg;
wire [6:0] \sevenSegmentLed|digitsOutReg_1 ;
wire [23:0] \virtualJtagBridge|irInReg_raw ;
wire [6:0] \sevenSegmentLed|digitsOutReg_2 ;
wire [46:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [23:0] numReg;
wire [2:0] \frameBuffer|altsyncram_component|auto_generated|address_reg_b ;
wire [31:0] \virtualJtagBridge|preDataOutReg ;
wire [6:0] \sevenSegmentLed|digitsOutReg_3 ;
wire [4:0] \virtualJtagBridge|shiftCountReg ;
wire [6:0] \sevenSegmentLed|digitsOutReg_4 ;
wire [63:0] \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [7:0] \vgaOut|gOutReg ;
wire [2:0] \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b ;
wire [6:0] \sevenSegmentLed|digitsOutReg_5 ;
wire [31:0] \debugAccessTester|counterReg ;
wire [23:0] \debugAccessTester|latestOffsetReg ;
wire [15:0] \vgaOut|vgaFbAddrReg ;
wire [31:0] \virtualJtagBridge|dataOutReg ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w ;
wire [31:0] \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [63:0] \virtualJtagBridge|debugAccessReqDataReg ;
wire [2:0] \pllSysClk|pll_sysclk_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w ;
wire [63:0] \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \vgaOut|ppuFbAddrReg ;
wire [2:0] \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g ;
wire [23:0] \vgaOut|ppuFbDataReg ;
wire [2:0] \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \vgaOut|yCounter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w ;
wire [9:0] \vgaOut|xCounter ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w ;
wire [2:0] \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g ;
wire [31:0] \debugAccessTester|enqueueDataReg ;
wire [31:0] \vgaOut|debugAccessRespDataReg ;
wire [31:0] \virtualJtagBridge|dataInReg ;
wire [0:0] \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [23:0] \virtualJtagBridge|burstAccessCountReg ;
wire [7:0] \vgaOut|bOutReg ;
wire [2:0] \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [2:0] \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w ;
wire [0:0] \fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w ;
wire [2:0] \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w ;
wire [2:0] \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a ;
wire [0:0] \vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w ;
wire [2:0] \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w ;
wire [2:0] \pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w ;
wire [2:0] \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w ;
wire [2:0] \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g ;
wire [2:0] \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a ;
wire [0:0] \datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [2:0] \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g ;
wire [1:0] \datToVjtagQueue|dcfifo_component|auto_generated|ram_address_a ;
wire [2:0] \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [2:0] \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [2:0] \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g ;
wire [0:0] \vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [1:0] \vjtagToDatQueue|dcfifo_component|auto_generated|ram_address_a ;
wire [2:0] \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a ;
wire [2:0] \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g ;
wire [2:0] \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a ;
wire [2:0] \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a ;
wire [2:0] \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [2:0] \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [0:0] \vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [1:0] \vjtagToFbQueue|dcfifo_component|auto_generated|ram_address_a ;
wire [2:0] \frameBuffer|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \virtualJtagBridge|irInReg_baseOffset ;
wire [2:0] \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [2:0] \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [0:0] \pllVga|pll_vga_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \pllVga|pll_vga_inst|altera_pll_i|outclk_wire ;

wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [39:0] \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;
wire [39:0] \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;
wire [39:0] \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ;
wire [39:0] \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [39:0] \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \frameBuffer|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [39:0] \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus ;
wire [7:0] \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;
wire [7:0] \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a188~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a189~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a190~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a143~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a191~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a180~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a157~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a181~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a182~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a183~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a172~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a149~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a173~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a174~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a151~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a175~PORTBDATAOUT0  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [1];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [2];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [3];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [4];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [5];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [6];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [7];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [8];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [9];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [10];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [11];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [12];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [13];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [14];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [15];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [16];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [17];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [18];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [19];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [20];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [21];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [22];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [23];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [24];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [25];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [26];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [27];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [28];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [29];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [30];
assign \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31] = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [31];

assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [1];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [2];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [3];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [4];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [5];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [6];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [7];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [8];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [9];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [10];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [11];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [12];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [13];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [14];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [15];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [16];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [17];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [18];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [19];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [20];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [21];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [22];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [23];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [24];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [25];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [26];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [27];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [28];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [29];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [30];
assign \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31] = \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [31];

assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [0];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [1];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [2];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [3];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [4];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [5];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [6];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [7];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [8];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [9];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [10];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [11];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [12];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [13];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [14];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [15];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [16];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [17];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [18];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [32] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [19];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [33] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [20];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [34] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [21];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [35] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [22];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [36] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [23];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [37] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [24];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [38] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [25];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [39] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [26];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [40] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [27];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [41] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [28];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [42] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [29];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [43] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [30];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [44] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [31];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [45] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [32];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [46] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [33];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [47] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [34];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [48] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [35];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [50] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [36];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [51] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [37];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [38];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [39];

assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [0];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [1];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [2];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [3];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [4];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [49] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [5];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [52] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [6];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [53] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [7];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [54] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [8];
assign \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [55] = \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus [9];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [0];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [1];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [2];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [3];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [4];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [5];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [6];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [7];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [8];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [9];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [10];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [11];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [12];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [13];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [14];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [15];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [16];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [17];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [18];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [19];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [20];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [21];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [32] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [22];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [33] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [23];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [34] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [24];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [35] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [25];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [36] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [26];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [37] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [27];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [38] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [28];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [39] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [29];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [40] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [30];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [41] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [31];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [42] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [32];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [43] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [33];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [44] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [34];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [45] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [35];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [46] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [36];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [47] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [37];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [38];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [39];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \frameBuffer|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \frameBuffer|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus [0];
assign \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus [1];

assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN3  = \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [3];

assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN3  = \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [3];

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\sevenSegmentLed|digitsOutReg_0 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\sevenSegmentLed|digitsOutReg_0 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\sevenSegmentLed|digitsOutReg_0 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\sevenSegmentLed|digitsOutReg_0 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\sevenSegmentLed|digitsOutReg_0 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\sevenSegmentLed|digitsOutReg_0 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\sevenSegmentLed|digitsOutReg_0 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\sevenSegmentLed|digitsOutReg_1 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\sevenSegmentLed|digitsOutReg_1 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\sevenSegmentLed|digitsOutReg_1 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\sevenSegmentLed|digitsOutReg_1 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\sevenSegmentLed|digitsOutReg_1 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\sevenSegmentLed|digitsOutReg_1 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\sevenSegmentLed|digitsOutReg_1 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\sevenSegmentLed|digitsOutReg_2 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\sevenSegmentLed|digitsOutReg_2 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\sevenSegmentLed|digitsOutReg_2 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\sevenSegmentLed|digitsOutReg_2 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\sevenSegmentLed|digitsOutReg_2 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\sevenSegmentLed|digitsOutReg_2 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\sevenSegmentLed|digitsOutReg_2 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\sevenSegmentLed|digitsOutReg_3 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\sevenSegmentLed|digitsOutReg_3 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\sevenSegmentLed|digitsOutReg_3 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\sevenSegmentLed|digitsOutReg_3 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\sevenSegmentLed|digitsOutReg_3 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\sevenSegmentLed|digitsOutReg_3 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\sevenSegmentLed|digitsOutReg_3 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\sevenSegmentLed|digitsOutReg_4 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\sevenSegmentLed|digitsOutReg_4 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\sevenSegmentLed|digitsOutReg_4 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\sevenSegmentLed|digitsOutReg_4 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\sevenSegmentLed|digitsOutReg_4 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\sevenSegmentLed|digitsOutReg_4 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\sevenSegmentLed|digitsOutReg_4 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\sevenSegmentLed|digitsOutReg_5 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\sevenSegmentLed|digitsOutReg_5 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\sevenSegmentLed|digitsOutReg_5 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\sevenSegmentLed|digitsOutReg_5 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\sevenSegmentLed|digitsOutReg_5 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\sevenSegmentLed|digitsOutReg_5 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\sevenSegmentLed|digitsOutReg_5 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(ledArrayReg[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(ledArrayReg[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(ledArrayReg[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(ledArrayReg[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(ledArrayReg[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(ledArrayReg[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(ledArrayReg[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(ledArrayReg[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(ledArrayReg[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(ledArrayReg[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
defparam \SD_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vgaOut|bOutReg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vgaOut|bOutReg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vgaOut|bOutReg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vgaOut|bOutReg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N36
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vgaOut|gOutReg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N53
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vgaOut|gOutReg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N2
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vgaOut|gOutReg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vgaOut|gOutReg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \VGA_HS~output (
	.i(\vgaOut|hsyncReg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vgaOut|rOutReg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N42
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vgaOut|rOutReg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vgaOut|rOutReg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N76
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vgaOut|rOutReg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \VGA_VS~output (
	.i(\vgaOut|vsyncReg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N36
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N2
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N2
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N2
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N19
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N36
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N36
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N19
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N2
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N19
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N36
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N76
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N19
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N2
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N42
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N19
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N59
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N53
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N19
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N36
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
defparam \SD_CMD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \SD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[0]~output .bus_hold = "false";
defparam \SD_DATA[0]~output .open_drain_output = "true";
defparam \SD_DATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \SD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[1]~output .bus_hold = "false";
defparam \SD_DATA[1]~output .open_drain_output = "true";
defparam \SD_DATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N59
cyclonev_io_obuf \SD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[2]~output .bus_hold = "false";
defparam \SD_DATA[2]~output .open_drain_output = "true";
defparam \SD_DATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \SD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[3]~output .bus_hold = "false";
defparam \SD_DATA[3]~output .open_drain_output = "true";
defparam \SD_DATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\SW[6]~input_o  & ( !\SW[5]~input_o  & ( (!\SW[4]~input_o  & (!\SW[3]~input_o  & (!\SW[7]~input_o  & !\SW[2]~input_o ))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[6]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N3
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\SW[9]~input_o  & ( !\SW[8]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'hFFFF000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \numVisibleReg~0 (
// Equation(s):
// \numVisibleReg~0_combout  = (!\RESET_N~input_o ) # ((\Equal0~0_combout  & \Equal0~1_combout ))

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(gnd),
	.datad(!\RESET_N~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\numVisibleReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \numVisibleReg~0 .extended_lut = "off";
defparam \numVisibleReg~0 .lut_mask = 64'hFF11FF11FF11FF11;
defparam \numVisibleReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N2
dffeas numVisibleReg(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\numVisibleReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\numVisibleReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam numVisibleReg.is_wysiwyg = "true";
defparam numVisibleReg.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y4_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h5FFF5FFF5FFF5FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h030303030F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h1313131313131313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h555A555A555A555A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCCCCCCCCFCCCFCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFFFFFF3F3FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h000000003FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h5F5FFFFF5F5FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h000000003333FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h030303030F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hCCCC0CCCCCCC0CCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0008000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000000000005F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~0 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~0 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~0 .lut_mask = 64'h0000000000000000;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h000000000000005F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000800000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h000E000E11FF11FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h01010101EFEFEFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N36
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[0]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[0]~feeder_combout  = \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q 

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[0]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|irInReg_raw[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N38
dffeas \virtualJtagBridge|irInReg_raw[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[0] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_raw [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h0C0C1D0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N12
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[4]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[4]~feeder_combout  = \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q 

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[4]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|irInReg_raw[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N13
dffeas \virtualJtagBridge|irInReg_raw[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[4] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_raw [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N30
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[5]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[5]~feeder_combout  = \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q 

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[5]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|irInReg_raw[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N31
dffeas \virtualJtagBridge|irInReg_raw[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[5] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder (
	.dataa(!\virtualJtagBridge|irInReg_raw [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N37
dffeas \virtualJtagBridge|irInReg_raw[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[6] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_raw [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N46
dffeas \virtualJtagBridge|irInReg_raw[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[7] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder (
	.dataa(!\virtualJtagBridge|irInReg_raw [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N27
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[8]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[8]~feeder_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q  
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[8]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|irInReg_raw[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N28
dffeas \virtualJtagBridge|irInReg_raw[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[8] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_raw [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N1
dffeas \virtualJtagBridge|irInReg_raw[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[9] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|irInReg_raw [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N39
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[10]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[10]~feeder_combout  = ( \auto_hub|instrumentation
// _fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[10]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|irInReg_raw[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N40
dffeas \virtualJtagBridge|irInReg_raw[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[10] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder (
	.dataa(!\virtualJtagBridge|irInReg_raw [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[11]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[11]~feeder_combout  = ( \auto_hub|instrumentation
// _fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[11]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|irInReg_raw[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N34
dffeas \virtualJtagBridge|irInReg_raw[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[11] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~feeder (
	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_raw [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N9
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[12]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[12]~feeder_combout  = \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~q 

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[12]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|irInReg_raw[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N11
dffeas \virtualJtagBridge|irInReg_raw[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[12] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]~feeder (
	.dataa(!\virtualJtagBridge|irInReg_raw [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N6
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[13]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[13]~feeder_combout  = \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13]~q 

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[13]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|irInReg_raw[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N7
dffeas \virtualJtagBridge|irInReg_raw[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[13] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]~feeder (
	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_raw [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N3
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[14]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[14]~feeder_combout  = \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q 

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[14]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|irInReg_raw[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N4
dffeas \virtualJtagBridge|irInReg_raw[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[14] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14]~feeder (
	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_raw [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[15]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[15]~feeder_combout  = \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q 

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[15]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|irInReg_raw[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \virtualJtagBridge|irInReg_raw[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[15] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15]~feeder (
	.dataa(!\virtualJtagBridge|irInReg_raw [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N21
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[16]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[16]~feeder_combout  = \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q 

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[16]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|irInReg_raw[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N22
dffeas \virtualJtagBridge|irInReg_raw[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[16] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|irInReg_raw [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[17]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[17]~feeder_combout  = ( \auto_hub|instrumentation
// _fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[17]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|irInReg_raw[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N31
dffeas \virtualJtagBridge|irInReg_raw[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[17] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17]~feeder (
	.dataa(!\virtualJtagBridge|irInReg_raw [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N58
dffeas \virtualJtagBridge|irInReg_raw[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[18] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|irInReg_raw [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [19]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N49
dffeas \virtualJtagBridge|irInReg_raw[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[19] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19]~feeder (
	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_raw [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N55
dffeas \virtualJtagBridge|irInReg_raw[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[20] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20]~feeder (
	.dataa(!\virtualJtagBridge|irInReg_raw [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [21]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N55
dffeas \virtualJtagBridge|irInReg_raw[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[21] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|irInReg_raw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [22]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N15
cyclonev_lcell_comb \virtualJtagBridge|irInReg_raw[22]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_raw[22]~feeder_combout  = \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22]~q 

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_raw[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[22]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_raw[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|irInReg_raw[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N16
dffeas \virtualJtagBridge|irInReg_raw[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_raw[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[22] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22]~feeder (
	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_raw [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \virtualJtagBridge|irInReg_raw[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[23] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|irInReg_raw [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [23]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [22]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [21]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [20]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [19]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [18]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [17]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [16]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .lut_mask = 64'h0F0F0F0F1D001D00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .lut_mask = 64'h0020002000200020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N19
dffeas \virtualJtagBridge|irInReg_raw[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[3] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h00000000010B010B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ),
	.datac(gnd),
	.datad(!\virtualJtagBridge|irInReg_raw [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h7777777777FF77FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h000000001015BABF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0200EFFF0000CDFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h082A082A08080808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N30
cyclonev_lcell_comb \virtualJtagBridge|shiftCountReg~1 (
// Equation(s):
// \virtualJtagBridge|shiftCountReg~1_combout  = ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] 
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|shiftCountReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg~1 .extended_lut = "off";
defparam \virtualJtagBridge|shiftCountReg~1 .lut_mask = 64'h0101010100000000;
defparam \virtualJtagBridge|shiftCountReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y4_N46
dffeas \virtualJtagBridge|irInReg_raw[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[2] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|irInReg_raw [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h0500050005000500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h01000100ABAAABAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \virtualJtagBridge|irInReg_raw[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_raw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_raw[1] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_raw[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(!\virtualJtagBridge|irInReg_raw [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000010001000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h0505050537373737;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hF0F0F3F3F0F0F3F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hF3F33F3FF3F33F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hF333F3333FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .lut_mask = 64'hF000F00000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h7B7B7B7B7B7B7B7B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h7B3F7B3F7B3F7B3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h05FFF000F5AAF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000000003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h928092803E003E00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h0F0F0F0F0C3F0C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h04040404A7A7A7A7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h0400040000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 64'h5555555530FF5555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h0000333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h205020504A004A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h03050305F3F5F3F5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h000000080F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00FF00FF00002A2A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h40C0C0C040C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N54
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  ) ) # ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\debugAccessTester|dequeueReg~q ) # 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) )

	.dataa(!\debugAccessTester|dequeueReg~q ),
	.datab(gnd),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h05FA05FA00FF00FF;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N55
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N0
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) ) # ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ ((((!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// (!\debugAccessTester|dequeueReg~q )) # (\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\debugAccessTester|dequeueReg~q ),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h02FD02FD00FF00FF;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N2
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N33
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(gnd),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'hA5A55A5AA5A55A5A;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N35
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N3
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \debugAccessTester|dequeueReg~q  & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// ((((\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]) # (\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )) # (\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) ) # ( 
// !\debugAccessTester|dequeueReg~q  & ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\debugAccessTester|dequeueReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h00FF00FF807F807F;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N5
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N31
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N27
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N28
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N26
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N19
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N2
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N24
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  & ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( 
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  ) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  & ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( 
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  ) ) ) # ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  $ (((!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q ) # (\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ))) ) ) ) # ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  ) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.datac(!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q ),
	.datad(gnd),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .lut_mask = 64'h3333393933333333;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N4
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  $ (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  $ 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ))

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.datab(gnd),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'hA55AA55AA55AA55A;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N31
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8 .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  ) ) # ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  $ ((((!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q ) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q )) # (\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datad(!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q ),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .lut_mask = 64'h5595559555555555;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder_combout  = \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout 

	.dataa(gnd),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder .lut_mask = 64'h3333333333333333;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N49
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N7
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N47
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N35
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N25
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N51
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N52
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N29
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N41
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N14
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N57
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = ( \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & ( 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [0] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1])))) ) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & ( 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [0] & (\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1])))) ) ) ) # ( \vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & ( 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [0] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1])))) ) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & ( 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [0] & (\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1])))) ) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0060600000060600;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout  = ( \virtualJtagBridge|debugAccessReqWrEnRegs_0~q  & ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  $ (\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]) ) ) ) # ( !\virtualJtagBridge|debugAccessReqWrEnRegs_0~q  & ( 
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  ) ) ) # ( \virtualJtagBridge|debugAccessReqWrEnRegs_0~q  & ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  ) ) ) # ( !\virtualJtagBridge|debugAccessReqWrEnRegs_0~q  & ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datae(!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q ),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .lut_mask = 64'h0F0F0F0F0F0FF00F;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N59
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N45
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = ( !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N46
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N38
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N41
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N55
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N17
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N14
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N45
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N47
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N44
dffeas \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2] .is_wysiwyg = "true";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2] .power_up = "low";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N12
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ( \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [2] & ( 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [1] & (\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [2] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0])))) ) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a 
// [2] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [1] & (\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [2] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0])))) ) ) ) # ( \vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1] & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a 
// [2] & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [2] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0])))) ) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1] & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a 
// [2] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [2] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0])))) ) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0]),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1]),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'h8020401008020401;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N51
cyclonev_lcell_comb \debugAccessTester|_GEN_13~0 (
// Equation(s):
// \debugAccessTester|_GEN_13~0_combout  = ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( !\debugAccessTester|dequeueReg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debugAccessTester|dequeueReg~q ),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|_GEN_13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|_GEN_13~0 .extended_lut = "off";
defparam \debugAccessTester|_GEN_13~0 .lut_mask = 64'hFF00FF0000000000;
defparam \debugAccessTester|_GEN_13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N53
dffeas \debugAccessTester|dequeueReg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|_GEN_13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|dequeueReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|dequeueReg .is_wysiwyg = "true";
defparam \debugAccessTester|dequeueReg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N57
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \debugAccessTester|dequeueReg~q  ) )

	.dataa(!\debugAccessTester|dequeueReg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555500000000;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \virtualJtagBridge|burstAccessCountReg[14]~1 (
// Equation(s):
// \virtualJtagBridge|burstAccessCountReg[14]~1_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( (!\RESET_N~input_o ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\RESET_N~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[14]~1 .extended_lut = "off";
defparam \virtualJtagBridge|burstAccessCountReg[14]~1 .lut_mask = 64'hFFFFFFFFFFFFDDDD;
defparam \virtualJtagBridge|burstAccessCountReg[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N36
cyclonev_lcell_comb \virtualJtagBridge|shiftCountReg[2]~0 (
// Equation(s):
// \virtualJtagBridge|shiftCountReg[2]~0_combout  = ( !\RESET_N~input_o  & ( \auto_
// hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] ) ) # ( \RESET_N~input_o  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]))))) ) ) ) # ( !\RESET_N~input_o  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\RESET_N~input_o ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg[2]~0 .extended_lut = "off";
defparam \virtualJtagBridge|shiftCountReg[2]~0 .lut_mask = 64'hFFFF1103FFFF0000;
defparam \virtualJtagBridge|shiftCountReg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N55
dffeas \virtualJtagBridge|dataInReg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[31] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N57
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[30]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[30]~feeder_combout  = \virtualJtagBridge|dataInReg [31]

	.dataa(!\virtualJtagBridge|dataInReg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[30]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[30]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N59
dffeas \virtualJtagBridge|dataInReg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[30] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[29]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[29]~feeder_combout  = \virtualJtagBridge|dataInReg [30]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[29]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[29]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|dataInReg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \virtualJtagBridge|dataInReg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[29] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N51
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[28]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[28]~feeder_combout  = \virtualJtagBridge|dataInReg [29]

	.dataa(!\virtualJtagBridge|dataInReg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[28]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N53
dffeas \virtualJtagBridge|dataInReg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[28] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[27]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[27]~feeder_combout  = \virtualJtagBridge|dataInReg [28]

	.dataa(!\virtualJtagBridge|dataInReg [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[27]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N43
dffeas \virtualJtagBridge|dataInReg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[27] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[26]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[26]~feeder_combout  = \virtualJtagBridge|dataInReg [27]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[26]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|dataInReg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N46
dffeas \virtualJtagBridge|dataInReg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[26] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N4
dffeas \virtualJtagBridge|dataInReg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[25] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N17
dffeas \virtualJtagBridge|dataInReg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[24] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N11
dffeas \virtualJtagBridge|dataInReg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[23] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N5
dffeas \virtualJtagBridge|dataInReg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[22] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N32
dffeas \virtualJtagBridge|dataInReg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[21] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N17
dffeas \virtualJtagBridge|dataInReg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[20] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[19]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[19]~feeder_combout  = \virtualJtagBridge|dataInReg [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|dataInReg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[19]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|dataInReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N32
dffeas \virtualJtagBridge|dataInReg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[19] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N27
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[18]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[18]~feeder_combout  = \virtualJtagBridge|dataInReg [19]

	.dataa(!\virtualJtagBridge|dataInReg [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[18]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N29
dffeas \virtualJtagBridge|dataInReg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[18] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N24
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[17]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[17]~feeder_combout  = \virtualJtagBridge|dataInReg [18]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[17]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|dataInReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N26
dffeas \virtualJtagBridge|dataInReg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[17] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N45
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[16]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[16]~feeder_combout  = \virtualJtagBridge|dataInReg [17]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[16]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|dataInReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N47
dffeas \virtualJtagBridge|dataInReg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[16] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N42
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[15]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[15]~feeder_combout  = \virtualJtagBridge|dataInReg [16]

	.dataa(!\virtualJtagBridge|dataInReg [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[15]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N44
dffeas \virtualJtagBridge|dataInReg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[15] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N39
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[14]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[14]~feeder_combout  = \virtualJtagBridge|dataInReg [15]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[14]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|dataInReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N41
dffeas \virtualJtagBridge|dataInReg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[14] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[13]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[13]~feeder_combout  = \virtualJtagBridge|dataInReg [14]

	.dataa(!\virtualJtagBridge|dataInReg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[13]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N38
dffeas \virtualJtagBridge|dataInReg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[13] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N57
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[12]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[12]~feeder_combout  = \virtualJtagBridge|dataInReg [13]

	.dataa(!\virtualJtagBridge|dataInReg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[12]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N59
dffeas \virtualJtagBridge|dataInReg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[12] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N54
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[11]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[11]~feeder_combout  = \virtualJtagBridge|dataInReg [12]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[11]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|dataInReg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N56
dffeas \virtualJtagBridge|dataInReg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[11] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N3
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[10]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[10]~feeder_combout  = \virtualJtagBridge|dataInReg [11]

	.dataa(!\virtualJtagBridge|dataInReg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[10]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N5
dffeas \virtualJtagBridge|dataInReg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[10] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N0
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[9]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[9]~feeder_combout  = \virtualJtagBridge|dataInReg [10]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[9]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|dataInReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N2
dffeas \virtualJtagBridge|dataInReg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[9] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N23
dffeas \virtualJtagBridge|dataInReg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[8] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[7]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[7]~feeder_combout  = \virtualJtagBridge|dataInReg [8]

	.dataa(!\virtualJtagBridge|dataInReg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[7]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N20
dffeas \virtualJtagBridge|dataInReg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[7] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[6]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[6]~feeder_combout  = \virtualJtagBridge|dataInReg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|dataInReg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[6]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|dataInReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N50
dffeas \virtualJtagBridge|dataInReg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[6] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N15
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[5]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[5]~feeder_combout  = \virtualJtagBridge|dataInReg [6]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[5]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|dataInReg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N17
dffeas \virtualJtagBridge|dataInReg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[5] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N12
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[4]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[4]~feeder_combout  = \virtualJtagBridge|dataInReg [5]

	.dataa(!\virtualJtagBridge|dataInReg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[4]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N14
dffeas \virtualJtagBridge|dataInReg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[4] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N6
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[3]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[3]~feeder_combout  = \virtualJtagBridge|dataInReg [4]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[3]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|dataInReg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N8
dffeas \virtualJtagBridge|dataInReg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[3] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N9
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[2]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[2]~feeder_combout  = \virtualJtagBridge|dataInReg [3]

	.dataa(!\virtualJtagBridge|dataInReg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[2]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N11
dffeas \virtualJtagBridge|dataInReg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[2] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \virtualJtagBridge|dataInReg[1]~feeder (
// Equation(s):
// \virtualJtagBridge|dataInReg[1]~feeder_combout  = \virtualJtagBridge|dataInReg [2]

	.dataa(!\virtualJtagBridge|dataInReg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataInReg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[1]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|dataInReg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|dataInReg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N52
dffeas \virtualJtagBridge|dataInReg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataInReg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataInReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataInReg[1] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataInReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[0]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[0]~feeder_combout  = ( \virtualJtagBridge|dataInReg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataInReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[0]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|debugAccessReqDataReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N21
cyclonev_lcell_comb \virtualJtagBridge|shiftCountReg~5 (
// Equation(s):
// \virtualJtagBridge|shiftCountReg~5_combout  = (!\virtualJtagBridge|shiftCountReg [0] & !\virtualJtagBridge|burstAccessCountReg[14]~1_combout )

	.dataa(!\virtualJtagBridge|shiftCountReg [0]),
	.datab(!\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|shiftCountReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg~5 .extended_lut = "off";
defparam \virtualJtagBridge|shiftCountReg~5 .lut_mask = 64'h8888888888888888;
defparam \virtualJtagBridge|shiftCountReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N56
dffeas \virtualJtagBridge|shiftCountReg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|shiftCountReg~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|shiftCountReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg[0] .is_wysiwyg = "true";
defparam \virtualJtagBridge|shiftCountReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N18
cyclonev_lcell_comb \virtualJtagBridge|shiftCountReg~6 (
// Equation(s):
// \virtualJtagBridge|shiftCountReg~6_combout  = (!\virtualJtagBridge|burstAccessCountReg[14]~1_combout  & (!\virtualJtagBridge|shiftCountReg [0] $ (!\virtualJtagBridge|shiftCountReg [1])))

	.dataa(!\virtualJtagBridge|shiftCountReg [0]),
	.datab(!\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.datac(gnd),
	.datad(!\virtualJtagBridge|shiftCountReg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|shiftCountReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg~6 .extended_lut = "off";
defparam \virtualJtagBridge|shiftCountReg~6 .lut_mask = 64'h4488448844884488;
defparam \virtualJtagBridge|shiftCountReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N56
dffeas \virtualJtagBridge|shiftCountReg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|shiftCountReg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|shiftCountReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg[1] .is_wysiwyg = "true";
defparam \virtualJtagBridge|shiftCountReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N27
cyclonev_lcell_comb \virtualJtagBridge|shiftCountReg~4 (
// Equation(s):
// \virtualJtagBridge|shiftCountReg~4_combout  = ( \virtualJtagBridge|shiftCountReg [2] & ( (!\virtualJtagBridge|burstAccessCountReg[14]~1_combout  & ((!\virtualJtagBridge|shiftCountReg [0]) # (!\virtualJtagBridge|shiftCountReg [1]))) ) ) # ( 
// !\virtualJtagBridge|shiftCountReg [2] & ( (\virtualJtagBridge|shiftCountReg [0] & (\virtualJtagBridge|shiftCountReg [1] & !\virtualJtagBridge|burstAccessCountReg[14]~1_combout )) ) )

	.dataa(!\virtualJtagBridge|shiftCountReg [0]),
	.datab(gnd),
	.datac(!\virtualJtagBridge|shiftCountReg [1]),
	.datad(!\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|shiftCountReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|shiftCountReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg~4 .extended_lut = "off";
defparam \virtualJtagBridge|shiftCountReg~4 .lut_mask = 64'h05000500FA00FA00;
defparam \virtualJtagBridge|shiftCountReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N39
cyclonev_lcell_comb \virtualJtagBridge|shiftCountReg[2]~feeder (
// Equation(s):
// \virtualJtagBridge|shiftCountReg[2]~feeder_combout  = \virtualJtagBridge|shiftCountReg~4_combout 

	.dataa(!\virtualJtagBridge|shiftCountReg~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|shiftCountReg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg[2]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|shiftCountReg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|shiftCountReg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N41
dffeas \virtualJtagBridge|shiftCountReg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|shiftCountReg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|shiftCountReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg[2] .is_wysiwyg = "true";
defparam \virtualJtagBridge|shiftCountReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N33
cyclonev_lcell_comb \virtualJtagBridge|shiftCountReg~3 (
// Equation(s):
// \virtualJtagBridge|shiftCountReg~3_combout  = ( !\virtualJtagBridge|burstAccessCountReg[14]~1_combout  & ( \virtualJtagBridge|shiftCountReg [3] & ( (!\virtualJtagBridge|shiftCountReg [0]) # ((!\virtualJtagBridge|shiftCountReg [2]) # 
// (!\virtualJtagBridge|shiftCountReg [1])) ) ) ) # ( !\virtualJtagBridge|burstAccessCountReg[14]~1_combout  & ( !\virtualJtagBridge|shiftCountReg [3] & ( (\virtualJtagBridge|shiftCountReg [0] & (\virtualJtagBridge|shiftCountReg [2] & 
// \virtualJtagBridge|shiftCountReg [1])) ) ) )

	.dataa(!\virtualJtagBridge|shiftCountReg [0]),
	.datab(!\virtualJtagBridge|shiftCountReg [2]),
	.datac(!\virtualJtagBridge|shiftCountReg [1]),
	.datad(gnd),
	.datae(!\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.dataf(!\virtualJtagBridge|shiftCountReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|shiftCountReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg~3 .extended_lut = "off";
defparam \virtualJtagBridge|shiftCountReg~3 .lut_mask = 64'h01010000FEFE0000;
defparam \virtualJtagBridge|shiftCountReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N36
cyclonev_lcell_comb \virtualJtagBridge|shiftCountReg[3]~feeder (
// Equation(s):
// \virtualJtagBridge|shiftCountReg[3]~feeder_combout  = \virtualJtagBridge|shiftCountReg~3_combout 

	.dataa(gnd),
	.datab(!\virtualJtagBridge|shiftCountReg~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|shiftCountReg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg[3]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|shiftCountReg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|shiftCountReg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N38
dffeas \virtualJtagBridge|shiftCountReg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|shiftCountReg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|shiftCountReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg[3] .is_wysiwyg = "true";
defparam \virtualJtagBridge|shiftCountReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N0
cyclonev_lcell_comb \virtualJtagBridge|shiftCountReg~2 (
// Equation(s):
// \virtualJtagBridge|shiftCountReg~2_combout  = ( \virtualJtagBridge|shiftCountReg [1] & ( \virtualJtagBridge|shiftCountReg [2] & ( (!\virtualJtagBridge|burstAccessCountReg[14]~1_combout  & (!\virtualJtagBridge|shiftCountReg [4] $ 
// (((!\virtualJtagBridge|shiftCountReg [0]) # (!\virtualJtagBridge|shiftCountReg [3]))))) ) ) ) # ( !\virtualJtagBridge|shiftCountReg [1] & ( \virtualJtagBridge|shiftCountReg [2] & ( (\virtualJtagBridge|shiftCountReg [4] & 
// !\virtualJtagBridge|burstAccessCountReg[14]~1_combout ) ) ) ) # ( \virtualJtagBridge|shiftCountReg [1] & ( !\virtualJtagBridge|shiftCountReg [2] & ( (\virtualJtagBridge|shiftCountReg [4] & !\virtualJtagBridge|burstAccessCountReg[14]~1_combout ) ) ) ) # ( 
// !\virtualJtagBridge|shiftCountReg [1] & ( !\virtualJtagBridge|shiftCountReg [2] & ( (\virtualJtagBridge|shiftCountReg [4] & !\virtualJtagBridge|burstAccessCountReg[14]~1_combout ) ) ) )

	.dataa(!\virtualJtagBridge|shiftCountReg [0]),
	.datab(!\virtualJtagBridge|shiftCountReg [3]),
	.datac(!\virtualJtagBridge|shiftCountReg [4]),
	.datad(!\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.datae(!\virtualJtagBridge|shiftCountReg [1]),
	.dataf(!\virtualJtagBridge|shiftCountReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|shiftCountReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg~2 .extended_lut = "off";
defparam \virtualJtagBridge|shiftCountReg~2 .lut_mask = 64'h0F000F000F001E00;
defparam \virtualJtagBridge|shiftCountReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N14
dffeas \virtualJtagBridge|shiftCountReg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|shiftCountReg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|shiftCountReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|shiftCountReg[4] .is_wysiwyg = "true";
defparam \virtualJtagBridge|shiftCountReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N15
cyclonev_lcell_comb \virtualJtagBridge|Equal22~0 (
// Equation(s):
// \virtualJtagBridge|Equal22~0_combout  = ( !\virtualJtagBridge|shiftCountReg [1] & ( (!\virtualJtagBridge|shiftCountReg [0] & (!\virtualJtagBridge|shiftCountReg [2] & (!\virtualJtagBridge|shiftCountReg [3] & !\virtualJtagBridge|shiftCountReg [4]))) ) )

	.dataa(!\virtualJtagBridge|shiftCountReg [0]),
	.datab(!\virtualJtagBridge|shiftCountReg [2]),
	.datac(!\virtualJtagBridge|shiftCountReg [3]),
	.datad(!\virtualJtagBridge|shiftCountReg [4]),
	.datae(!\virtualJtagBridge|shiftCountReg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|Equal22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Equal22~0 .extended_lut = "off";
defparam \virtualJtagBridge|Equal22~0 .lut_mask = 64'h8000000080000000;
defparam \virtualJtagBridge|Equal22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N45
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[16]~0 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[16]~0_combout  = ( \virtualJtagBridge|Equal22~0_combout  ) # ( !\virtualJtagBridge|Equal22~0_combout  & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # ((!\RESET_N~input_o ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\RESET_N~input_o ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[16]~0 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[16]~0 .lut_mask = 64'hFFFDFFFDFFFFFFFF;
defparam \virtualJtagBridge|debugAccessReqDataReg[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N29
dffeas \virtualJtagBridge|debugAccessReqDataReg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[0] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|ram_address_a[1] (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|ram_address_a [1] = ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2] & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1] ) ) # ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1] ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|ram_address_a [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ram_address_a[1] .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ram_address_a[1] .lut_mask = 64'h55555555AAAAAAAA;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|ram_address_a[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N48
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N21
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) ) # ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N15
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~1 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~1 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~1 .lut_mask = 64'h0000000000000000;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y2_N39
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[1]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[1]~feeder_combout  = \virtualJtagBridge|dataInReg [2]

	.dataa(!\virtualJtagBridge|dataInReg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[1]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|debugAccessReqDataReg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N41
dffeas \virtualJtagBridge|debugAccessReqDataReg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[1] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N59
dffeas \virtualJtagBridge|debugAccessReqDataReg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[2] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N2
dffeas \virtualJtagBridge|debugAccessReqDataReg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[3] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[4]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[4]~feeder_combout  = ( \virtualJtagBridge|dataInReg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataInReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[4]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|debugAccessReqDataReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N23
dffeas \virtualJtagBridge|debugAccessReqDataReg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[4] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[5]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[5]~feeder_combout  = ( \virtualJtagBridge|dataInReg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataInReg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[5]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|debugAccessReqDataReg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N41
dffeas \virtualJtagBridge|debugAccessReqDataReg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[5] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y2_N33
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[6]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[6]~feeder_combout  = \virtualJtagBridge|dataInReg [7]

	.dataa(!\virtualJtagBridge|dataInReg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[6]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|debugAccessReqDataReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N35
dffeas \virtualJtagBridge|debugAccessReqDataReg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[6] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N5
dffeas \virtualJtagBridge|debugAccessReqDataReg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[7] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N38
dffeas \virtualJtagBridge|debugAccessReqDataReg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[8] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y2_N42
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[9]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[9]~feeder_combout  = \virtualJtagBridge|dataInReg [10]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[9]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|debugAccessReqDataReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N44
dffeas \virtualJtagBridge|debugAccessReqDataReg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[9] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y2_N15
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[10]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[10]~feeder_combout  = \virtualJtagBridge|dataInReg [11]

	.dataa(!\virtualJtagBridge|dataInReg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[10]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|debugAccessReqDataReg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N17
dffeas \virtualJtagBridge|debugAccessReqDataReg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[10] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \virtualJtagBridge|debugAccessReqDataReg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[11] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y2_N51
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[12]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[12]~feeder_combout  = \virtualJtagBridge|dataInReg [13]

	.dataa(!\virtualJtagBridge|dataInReg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[12]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|debugAccessReqDataReg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N53
dffeas \virtualJtagBridge|debugAccessReqDataReg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[12] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y2_N24
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[13]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[13]~feeder_combout  = \virtualJtagBridge|dataInReg [14]

	.dataa(!\virtualJtagBridge|dataInReg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[13]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|debugAccessReqDataReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N26
dffeas \virtualJtagBridge|debugAccessReqDataReg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[13] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y2_N21
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[14]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[14]~feeder_combout  = \virtualJtagBridge|dataInReg [15]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[14]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|debugAccessReqDataReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N23
dffeas \virtualJtagBridge|debugAccessReqDataReg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[14] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N17
dffeas \virtualJtagBridge|debugAccessReqDataReg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[15] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[16]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[16]~feeder_combout  = ( \virtualJtagBridge|dataInReg [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataInReg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[16]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|debugAccessReqDataReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N56
dffeas \virtualJtagBridge|debugAccessReqDataReg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[16] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N47
dffeas \virtualJtagBridge|debugAccessReqDataReg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[18] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N56
dffeas \virtualJtagBridge|debugAccessReqDataReg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[19] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N44
dffeas \virtualJtagBridge|irInReg_isWrite (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_isWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_isWrite .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_isWrite .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N24
cyclonev_lcell_comb \virtualJtagBridge|LessThan0~0 (
// Equation(s):
// \virtualJtagBridge|LessThan0~0_combout  = ( \virtualJtagBridge|shiftCountReg [4] & ( (\virtualJtagBridge|shiftCountReg [0] & (\virtualJtagBridge|shiftCountReg [2] & (\virtualJtagBridge|shiftCountReg [3] & \virtualJtagBridge|shiftCountReg [1]))) ) )

	.dataa(!\virtualJtagBridge|shiftCountReg [0]),
	.datab(!\virtualJtagBridge|shiftCountReg [2]),
	.datac(!\virtualJtagBridge|shiftCountReg [3]),
	.datad(!\virtualJtagBridge|shiftCountReg [1]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|shiftCountReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|LessThan0~0 .extended_lut = "off";
defparam \virtualJtagBridge|LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \virtualJtagBridge|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N45
cyclonev_lcell_comb \virtualJtagBridge|isValid~0 (
// Equation(s):
// \virtualJtagBridge|isValid~0_combout  = (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|isValid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|isValid~0 .extended_lut = "off";
defparam \virtualJtagBridge|isValid~0 .lut_mask = 64'hFF80FF80FF80FF80;
defparam \virtualJtagBridge|isValid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N46
dffeas \virtualJtagBridge|irInReg_isValid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|isValid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_isValid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_isValid .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_isValid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \virtualJtagBridge|burstAccessCountReg~2 (
// Equation(s):
// \virtualJtagBridge|burstAccessCountReg~2_combout  = ( \virtualJtagBridge|Equal22~0_combout  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & \virtualJtagBridge|irInReg_isValid~q ) ) ) # ( !\virtualJtagBridge|Equal22~0_combout  & ( 
// (\virtualJtagBridge|irInReg_isWrite~q  & (\virtualJtagBridge|LessThan0~0_combout  & \virtualJtagBridge|irInReg_isValid~q )) ) )

	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datac(!\virtualJtagBridge|LessThan0~0_combout ),
	.datad(!\virtualJtagBridge|irInReg_isValid~q ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|burstAccessCountReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg~2 .extended_lut = "off";
defparam \virtualJtagBridge|burstAccessCountReg~2 .lut_mask = 64'h0003000300CC00CC;
defparam \virtualJtagBridge|burstAccessCountReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \virtualJtagBridge|burstAccessCountReg~4 (
// Equation(s):
// \virtualJtagBridge|burstAccessCountReg~4_combout  = ( \auto_hub|instrumentation_
// fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (\virtualJtagBridge|burstAccessCountReg~2_combout  & \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\virtualJtagBridge|burstAccessCountReg~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|burstAccessCountReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg~4 .extended_lut = "off";
defparam \virtualJtagBridge|burstAccessCountReg~4 .lut_mask = 64'h00000044000C0044;
defparam \virtualJtagBridge|burstAccessCountReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N33
cyclonev_lcell_comb \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr (
// Equation(s):
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  = ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) 
// # (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr .extended_lut = "off";
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr .lut_mask = 64'hFFDDFFDDFFDDFFDD;
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N45
cyclonev_lcell_comb \virtualJtagBridge|burstAccessCountReg~0 (
// Equation(s):
// \virtualJtagBridge|burstAccessCountReg~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  
// & ( (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg~0 .extended_lut = "off";
defparam \virtualJtagBridge|burstAccessCountReg~0 .lut_mask = 64'hAA80AA80AA00AA00;
defparam \virtualJtagBridge|burstAccessCountReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \virtualJtagBridge|Add1~13 (
// Equation(s):
// \virtualJtagBridge|Add1~13_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [0] ) + ( VCC ) + ( !VCC ))
// \virtualJtagBridge|Add1~14  = CARRY(( \virtualJtagBridge|burstAccessCountReg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~13_sumout ),
	.cout(\virtualJtagBridge|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~13 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~13 .lut_mask = 64'h0000000000003333;
defparam \virtualJtagBridge|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \virtualJtagBridge|burstAccessCountReg~5 (
// Equation(s):
// \virtualJtagBridge|burstAccessCountReg~5_combout  = ( \virtualJtagBridge|Add1~13_sumout  & ( (!\virtualJtagBridge|burstAccessCountReg~4_combout  & (((\virtualJtagBridge|burstAccessCountReg [0])))) # (\virtualJtagBridge|burstAccessCountReg~4_combout  & 
// ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ) # ((\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) ) # ( !\virtualJtagBridge|Add1~13_sumout  & ( (!\virtualJtagBridge|burstAccessCountReg~4_combout  & 
// (((\virtualJtagBridge|burstAccessCountReg [0])))) # (\virtualJtagBridge|burstAccessCountReg~4_combout  & (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (\virtualJtagBridge|burstAccessCountReg~0_combout ))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~4_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datad(!\virtualJtagBridge|burstAccessCountReg [0]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|burstAccessCountReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg~5 .extended_lut = "off";
defparam \virtualJtagBridge|burstAccessCountReg~5 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \virtualJtagBridge|burstAccessCountReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N17
dffeas \virtualJtagBridge|burstAccessCountReg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|burstAccessCountReg~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[0] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N3
cyclonev_lcell_comb \virtualJtagBridge|irInReg_baseOffset[0]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_baseOffset[0]~feeder_combout  = \auto_hub|instrumenta
// tion_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q 

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_baseOffset[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[0]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_baseOffset[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|irInReg_baseOffset[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N5
dffeas \virtualJtagBridge|irInReg_baseOffset[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_baseOffset[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[0] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N30
cyclonev_lcell_comb \virtualJtagBridge|Add0~13 (
// Equation(s):
// \virtualJtagBridge|Add0~13_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [0] ) + ( \virtualJtagBridge|irInReg_baseOffset [0] ) + ( !VCC ))
// \virtualJtagBridge|Add0~14  = CARRY(( \virtualJtagBridge|burstAccessCountReg [0] ) + ( \virtualJtagBridge|irInReg_baseOffset [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [0]),
	.datac(!\virtualJtagBridge|irInReg_baseOffset [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~13_sumout ),
	.cout(\virtualJtagBridge|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~13 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~13 .lut_mask = 64'h0000F0F000003333;
defparam \virtualJtagBridge|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N32
dffeas \virtualJtagBridge|debugAccessReqDataReg[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~13_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[32] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N33
cyclonev_lcell_comb \virtualJtagBridge|Add1~9 (
// Equation(s):
// \virtualJtagBridge|Add1~9_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [1] ) + ( GND ) + ( \virtualJtagBridge|Add1~14  ))
// \virtualJtagBridge|Add1~10  = CARRY(( \virtualJtagBridge|burstAccessCountReg [1] ) + ( GND ) + ( \virtualJtagBridge|Add1~14  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~9_sumout ),
	.cout(\virtualJtagBridge|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~9 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr (
// Equation(s):
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .extended_lut = "off";
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .lut_mask = 64'h000000000C0C0C0C;
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N21
cyclonev_lcell_comb \virtualJtagBridge|burstAccessCountReg[14]~7 (
// Equation(s):
// \virtualJtagBridge|burstAccessCountReg[14]~7_combout  = (!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & !\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )

	.dataa(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.datab(gnd),
	.datac(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|burstAccessCountReg[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[14]~7 .extended_lut = "off";
defparam \virtualJtagBridge|burstAccessCountReg[14]~7 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \virtualJtagBridge|burstAccessCountReg[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N27
cyclonev_lcell_comb \virtualJtagBridge|burstAccessCountReg[14]~6 (
// Equation(s):
// \virtualJtagBridge|burstAccessCountReg[14]~6_combout  = ( \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & ( \RESET_N~input_o  ) ) # ( !\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & ( 
// (\RESET_N~input_o  & ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ) # (!\virtualJtagBridge|shiftCountReg~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\RESET_N~input_o ),
	.datad(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datae(gnd),
	.dataf(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|burstAccessCountReg[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[14]~6 .extended_lut = "off";
defparam \virtualJtagBridge|burstAccessCountReg[14]~6 .lut_mask = 64'h0F0C0F0C0F0F0F0F;
defparam \virtualJtagBridge|burstAccessCountReg[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \virtualJtagBridge|burstAccessCountReg[14]~3 (
// Equation(s):
// \virtualJtagBridge|burstAccessCountReg[14]~3_combout  = ( \virtualJtagBridge|burstAccessCountReg[14]~6_combout  & ( \virtualJtagBridge|Equal22~0_combout  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & (\virtualJtagBridge|irInReg_isValid~q  & 
// \virtualJtagBridge|burstAccessCountReg[14]~7_combout )) ) ) ) # ( !\virtualJtagBridge|burstAccessCountReg[14]~6_combout  & ( \virtualJtagBridge|Equal22~0_combout  ) ) # ( \virtualJtagBridge|burstAccessCountReg[14]~6_combout  & ( 
// !\virtualJtagBridge|Equal22~0_combout  & ( (\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|irInReg_isWrite~q  & (\virtualJtagBridge|irInReg_isValid~q  & \virtualJtagBridge|burstAccessCountReg[14]~7_combout ))) ) ) ) # ( 
// !\virtualJtagBridge|burstAccessCountReg[14]~6_combout  & ( !\virtualJtagBridge|Equal22~0_combout  ) )

	.dataa(!\virtualJtagBridge|LessThan0~0_combout ),
	.datab(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datac(!\virtualJtagBridge|irInReg_isValid~q ),
	.datad(!\virtualJtagBridge|burstAccessCountReg[14]~7_combout ),
	.datae(!\virtualJtagBridge|burstAccessCountReg[14]~6_combout ),
	.dataf(!\virtualJtagBridge|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[14]~3 .extended_lut = "off";
defparam \virtualJtagBridge|burstAccessCountReg[14]~3 .lut_mask = 64'hFFFF0001FFFF000C;
defparam \virtualJtagBridge|burstAccessCountReg[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N35
dffeas \virtualJtagBridge|burstAccessCountReg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[1] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N21
cyclonev_lcell_comb \virtualJtagBridge|irInReg_baseOffset[1]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_baseOffset[1]~feeder_combout  = \auto_hub|instrumenta
// tion_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q 

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_baseOffset[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[1]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_baseOffset[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|irInReg_baseOffset[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N23
dffeas \virtualJtagBridge|irInReg_baseOffset[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_baseOffset[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[1] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N33
cyclonev_lcell_comb \virtualJtagBridge|Add0~9 (
// Equation(s):
// \virtualJtagBridge|Add0~9_sumout  = SUM(( \virtualJtagBridge|irInReg_baseOffset [1] ) + ( \virtualJtagBridge|burstAccessCountReg [1] ) + ( \virtualJtagBridge|Add0~14  ))
// \virtualJtagBridge|Add0~10  = CARRY(( \virtualJtagBridge|irInReg_baseOffset [1] ) + ( \virtualJtagBridge|burstAccessCountReg [1] ) + ( \virtualJtagBridge|Add0~14  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\virtualJtagBridge|irInReg_baseOffset [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~9_sumout ),
	.cout(\virtualJtagBridge|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~9 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~9 .lut_mask = 64'h0000AAAA000000FF;
defparam \virtualJtagBridge|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N35
dffeas \virtualJtagBridge|debugAccessReqDataReg[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~9_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[33] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \virtualJtagBridge|Add1~5 (
// Equation(s):
// \virtualJtagBridge|Add1~5_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [2] ) + ( GND ) + ( \virtualJtagBridge|Add1~10  ))
// \virtualJtagBridge|Add1~6  = CARRY(( \virtualJtagBridge|burstAccessCountReg [2] ) + ( GND ) + ( \virtualJtagBridge|Add1~10  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~5_sumout ),
	.cout(\virtualJtagBridge|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~5 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N38
dffeas \virtualJtagBridge|burstAccessCountReg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[2] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N25
dffeas \virtualJtagBridge|irInReg_baseOffset[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[2] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N36
cyclonev_lcell_comb \virtualJtagBridge|Add0~5 (
// Equation(s):
// \virtualJtagBridge|Add0~5_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [2] ) + ( \virtualJtagBridge|irInReg_baseOffset [2] ) + ( \virtualJtagBridge|Add0~10  ))
// \virtualJtagBridge|Add0~6  = CARRY(( \virtualJtagBridge|burstAccessCountReg [2] ) + ( \virtualJtagBridge|irInReg_baseOffset [2] ) + ( \virtualJtagBridge|Add0~10  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [2]),
	.datac(!\virtualJtagBridge|irInReg_baseOffset [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~5_sumout ),
	.cout(\virtualJtagBridge|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~5 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~5 .lut_mask = 64'h0000F0F000003333;
defparam \virtualJtagBridge|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N38
dffeas \virtualJtagBridge|debugAccessReqDataReg[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~5_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[34] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \virtualJtagBridge|Add1~1 (
// Equation(s):
// \virtualJtagBridge|Add1~1_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [3] ) + ( GND ) + ( \virtualJtagBridge|Add1~6  ))
// \virtualJtagBridge|Add1~2  = CARRY(( \virtualJtagBridge|burstAccessCountReg [3] ) + ( GND ) + ( \virtualJtagBridge|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\virtualJtagBridge|burstAccessCountReg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~1_sumout ),
	.cout(\virtualJtagBridge|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~1 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \virtualJtagBridge|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N41
dffeas \virtualJtagBridge|burstAccessCountReg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[3] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N9
cyclonev_lcell_comb \virtualJtagBridge|irInReg_baseOffset[3]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_baseOffset[3]~feeder_combout  = \auto_hub|instrumenta
// tion_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q 

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_baseOffset[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[3]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_baseOffset[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|irInReg_baseOffset[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N10
dffeas \virtualJtagBridge|irInReg_baseOffset[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_baseOffset[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[3] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N39
cyclonev_lcell_comb \virtualJtagBridge|Add0~1 (
// Equation(s):
// \virtualJtagBridge|Add0~1_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [3] ) + ( \virtualJtagBridge|irInReg_baseOffset [3] ) + ( \virtualJtagBridge|Add0~6  ))
// \virtualJtagBridge|Add0~2  = CARRY(( \virtualJtagBridge|burstAccessCountReg [3] ) + ( \virtualJtagBridge|irInReg_baseOffset [3] ) + ( \virtualJtagBridge|Add0~6  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [3]),
	.datab(gnd),
	.datac(!\virtualJtagBridge|irInReg_baseOffset [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~1_sumout ),
	.cout(\virtualJtagBridge|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~1 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~1 .lut_mask = 64'h0000F0F000005555;
defparam \virtualJtagBridge|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N41
dffeas \virtualJtagBridge|debugAccessReqDataReg[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~1_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[35] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \virtualJtagBridge|Add1~17 (
// Equation(s):
// \virtualJtagBridge|Add1~17_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [4] ) + ( GND ) + ( \virtualJtagBridge|Add1~2  ))
// \virtualJtagBridge|Add1~18  = CARRY(( \virtualJtagBridge|burstAccessCountReg [4] ) + ( GND ) + ( \virtualJtagBridge|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~17_sumout ),
	.cout(\virtualJtagBridge|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~17 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \virtualJtagBridge|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N44
dffeas \virtualJtagBridge|burstAccessCountReg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[4] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N28
dffeas \virtualJtagBridge|irInReg_baseOffset[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[4] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N42
cyclonev_lcell_comb \virtualJtagBridge|Add0~17 (
// Equation(s):
// \virtualJtagBridge|Add0~17_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [4] ) + ( \virtualJtagBridge|irInReg_baseOffset [4] ) + ( \virtualJtagBridge|Add0~2  ))
// \virtualJtagBridge|Add0~18  = CARRY(( \virtualJtagBridge|burstAccessCountReg [4] ) + ( \virtualJtagBridge|irInReg_baseOffset [4] ) + ( \virtualJtagBridge|Add0~2  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [4]),
	.datac(!\virtualJtagBridge|irInReg_baseOffset [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~17_sumout ),
	.cout(\virtualJtagBridge|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~17 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~17 .lut_mask = 64'h0000F0F000003333;
defparam \virtualJtagBridge|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N44
dffeas \virtualJtagBridge|debugAccessReqDataReg[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~17_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[36] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \virtualJtagBridge|Add1~29 (
// Equation(s):
// \virtualJtagBridge|Add1~29_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [5] ) + ( GND ) + ( \virtualJtagBridge|Add1~18  ))
// \virtualJtagBridge|Add1~30  = CARRY(( \virtualJtagBridge|burstAccessCountReg [5] ) + ( GND ) + ( \virtualJtagBridge|Add1~18  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~29_sumout ),
	.cout(\virtualJtagBridge|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~29 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \virtualJtagBridge|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N47
dffeas \virtualJtagBridge|burstAccessCountReg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[5] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N18
cyclonev_lcell_comb \virtualJtagBridge|irInReg_baseOffset[5]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_baseOffset[5]~feeder_combout  = ( \auto_hub|instrumen
// tation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_baseOffset[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[5]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_baseOffset[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|irInReg_baseOffset[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N20
dffeas \virtualJtagBridge|irInReg_baseOffset[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_baseOffset[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[5] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N45
cyclonev_lcell_comb \virtualJtagBridge|Add0~29 (
// Equation(s):
// \virtualJtagBridge|Add0~29_sumout  = SUM(( \virtualJtagBridge|irInReg_baseOffset [5] ) + ( \virtualJtagBridge|burstAccessCountReg [5] ) + ( \virtualJtagBridge|Add0~18  ))
// \virtualJtagBridge|Add0~30  = CARRY(( \virtualJtagBridge|irInReg_baseOffset [5] ) + ( \virtualJtagBridge|burstAccessCountReg [5] ) + ( \virtualJtagBridge|Add0~18  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\virtualJtagBridge|irInReg_baseOffset [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~29_sumout ),
	.cout(\virtualJtagBridge|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~29 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \virtualJtagBridge|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N47
dffeas \virtualJtagBridge|debugAccessReqDataReg[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~29_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[37] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \virtualJtagBridge|Add1~25 (
// Equation(s):
// \virtualJtagBridge|Add1~25_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [6] ) + ( GND ) + ( \virtualJtagBridge|Add1~30  ))
// \virtualJtagBridge|Add1~26  = CARRY(( \virtualJtagBridge|burstAccessCountReg [6] ) + ( GND ) + ( \virtualJtagBridge|Add1~30  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~25_sumout ),
	.cout(\virtualJtagBridge|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~25 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \virtualJtagBridge|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N50
dffeas \virtualJtagBridge|burstAccessCountReg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[6] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N17
dffeas \virtualJtagBridge|irInReg_baseOffset[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[6] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N48
cyclonev_lcell_comb \virtualJtagBridge|Add0~25 (
// Equation(s):
// \virtualJtagBridge|Add0~25_sumout  = SUM(( \virtualJtagBridge|irInReg_baseOffset [6] ) + ( \virtualJtagBridge|burstAccessCountReg [6] ) + ( \virtualJtagBridge|Add0~30  ))
// \virtualJtagBridge|Add0~26  = CARRY(( \virtualJtagBridge|irInReg_baseOffset [6] ) + ( \virtualJtagBridge|burstAccessCountReg [6] ) + ( \virtualJtagBridge|Add0~30  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [6]),
	.datac(gnd),
	.datad(!\virtualJtagBridge|irInReg_baseOffset [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~25_sumout ),
	.cout(\virtualJtagBridge|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~25 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \virtualJtagBridge|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N50
dffeas \virtualJtagBridge|debugAccessReqDataReg[38] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~25_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[38] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \virtualJtagBridge|irInReg_baseOffset[7]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_baseOffset[7]~feeder_combout  = \auto_hub|instrumenta
// tion_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q 

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_baseOffset[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[7]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_baseOffset[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|irInReg_baseOffset[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \virtualJtagBridge|irInReg_baseOffset[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_baseOffset[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[7] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N51
cyclonev_lcell_comb \virtualJtagBridge|Add1~21 (
// Equation(s):
// \virtualJtagBridge|Add1~21_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [7] ) + ( GND ) + ( \virtualJtagBridge|Add1~26  ))
// \virtualJtagBridge|Add1~22  = CARRY(( \virtualJtagBridge|burstAccessCountReg [7] ) + ( GND ) + ( \virtualJtagBridge|Add1~26  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~21_sumout ),
	.cout(\virtualJtagBridge|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~21 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N53
dffeas \virtualJtagBridge|burstAccessCountReg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[7] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N51
cyclonev_lcell_comb \virtualJtagBridge|Add0~21 (
// Equation(s):
// \virtualJtagBridge|Add0~21_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [7] ) + ( \virtualJtagBridge|irInReg_baseOffset [7] ) + ( \virtualJtagBridge|Add0~26  ))
// \virtualJtagBridge|Add0~22  = CARRY(( \virtualJtagBridge|burstAccessCountReg [7] ) + ( \virtualJtagBridge|irInReg_baseOffset [7] ) + ( \virtualJtagBridge|Add0~26  ))

	.dataa(!\virtualJtagBridge|irInReg_baseOffset [7]),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~21_sumout ),
	.cout(\virtualJtagBridge|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~21 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \virtualJtagBridge|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N53
dffeas \virtualJtagBridge|debugAccessReqDataReg[39] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~21_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[39] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \virtualJtagBridge|Add1~33 (
// Equation(s):
// \virtualJtagBridge|Add1~33_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [8] ) + ( GND ) + ( \virtualJtagBridge|Add1~22  ))
// \virtualJtagBridge|Add1~34  = CARRY(( \virtualJtagBridge|burstAccessCountReg [8] ) + ( GND ) + ( \virtualJtagBridge|Add1~22  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~33_sumout ),
	.cout(\virtualJtagBridge|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~33 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N56
dffeas \virtualJtagBridge|burstAccessCountReg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[8] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N14
dffeas \virtualJtagBridge|irInReg_baseOffset[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [8]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[8] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N54
cyclonev_lcell_comb \virtualJtagBridge|Add0~33 (
// Equation(s):
// \virtualJtagBridge|Add0~33_sumout  = SUM(( \virtualJtagBridge|irInReg_baseOffset [8] ) + ( \virtualJtagBridge|burstAccessCountReg [8] ) + ( \virtualJtagBridge|Add0~22  ))
// \virtualJtagBridge|Add0~34  = CARRY(( \virtualJtagBridge|irInReg_baseOffset [8] ) + ( \virtualJtagBridge|burstAccessCountReg [8] ) + ( \virtualJtagBridge|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [8]),
	.datad(!\virtualJtagBridge|irInReg_baseOffset [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~33_sumout ),
	.cout(\virtualJtagBridge|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~33 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \virtualJtagBridge|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N56
dffeas \virtualJtagBridge|debugAccessReqDataReg[40] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~33_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[40] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N57
cyclonev_lcell_comb \virtualJtagBridge|Add1~45 (
// Equation(s):
// \virtualJtagBridge|Add1~45_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [9] ) + ( GND ) + ( \virtualJtagBridge|Add1~34  ))
// \virtualJtagBridge|Add1~46  = CARRY(( \virtualJtagBridge|burstAccessCountReg [9] ) + ( GND ) + ( \virtualJtagBridge|Add1~34  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~45_sumout ),
	.cout(\virtualJtagBridge|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~45 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \virtualJtagBridge|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N59
dffeas \virtualJtagBridge|burstAccessCountReg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[9] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N8
dffeas \virtualJtagBridge|irInReg_baseOffset[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [9]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[9] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N57
cyclonev_lcell_comb \virtualJtagBridge|Add0~45 (
// Equation(s):
// \virtualJtagBridge|Add0~45_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [9] ) + ( \virtualJtagBridge|irInReg_baseOffset [9] ) + ( \virtualJtagBridge|Add0~34  ))
// \virtualJtagBridge|Add0~46  = CARRY(( \virtualJtagBridge|burstAccessCountReg [9] ) + ( \virtualJtagBridge|irInReg_baseOffset [9] ) + ( \virtualJtagBridge|Add0~34  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [9]),
	.datac(!\virtualJtagBridge|irInReg_baseOffset [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~45_sumout ),
	.cout(\virtualJtagBridge|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~45 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~45 .lut_mask = 64'h0000F0F000003333;
defparam \virtualJtagBridge|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N59
dffeas \virtualJtagBridge|debugAccessReqDataReg[41] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~45_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[41] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \virtualJtagBridge|Add1~41 (
// Equation(s):
// \virtualJtagBridge|Add1~41_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [10] ) + ( GND ) + ( \virtualJtagBridge|Add1~46  ))
// \virtualJtagBridge|Add1~42  = CARRY(( \virtualJtagBridge|burstAccessCountReg [10] ) + ( GND ) + ( \virtualJtagBridge|Add1~46  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~41_sumout ),
	.cout(\virtualJtagBridge|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~41 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \virtualJtagBridge|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N2
dffeas \virtualJtagBridge|burstAccessCountReg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[10] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N42
cyclonev_lcell_comb \virtualJtagBridge|irInReg_baseOffset[10]~feeder (
// Equation(s):
// \virtualJtagBridge|irInReg_baseOffset[10]~feeder_combout  = \auto_hub|instrument
// ation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~q 

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|irInReg_baseOffset[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[10]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|irInReg_baseOffset[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|irInReg_baseOffset[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N44
dffeas \virtualJtagBridge|irInReg_baseOffset[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|irInReg_baseOffset[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [10]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[10] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N0
cyclonev_lcell_comb \virtualJtagBridge|Add0~41 (
// Equation(s):
// \virtualJtagBridge|Add0~41_sumout  = SUM(( \virtualJtagBridge|irInReg_baseOffset [10] ) + ( \virtualJtagBridge|burstAccessCountReg [10] ) + ( \virtualJtagBridge|Add0~46  ))
// \virtualJtagBridge|Add0~42  = CARRY(( \virtualJtagBridge|irInReg_baseOffset [10] ) + ( \virtualJtagBridge|burstAccessCountReg [10] ) + ( \virtualJtagBridge|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [10]),
	.datad(!\virtualJtagBridge|irInReg_baseOffset [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~41_sumout ),
	.cout(\virtualJtagBridge|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~41 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \virtualJtagBridge|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N2
dffeas \virtualJtagBridge|debugAccessReqDataReg[42] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~41_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[42] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N41
dffeas \virtualJtagBridge|irInReg_baseOffset[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [11]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[11] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \virtualJtagBridge|Add1~37 (
// Equation(s):
// \virtualJtagBridge|Add1~37_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [11] ) + ( GND ) + ( \virtualJtagBridge|Add1~42  ))
// \virtualJtagBridge|Add1~38  = CARRY(( \virtualJtagBridge|burstAccessCountReg [11] ) + ( GND ) + ( \virtualJtagBridge|Add1~42  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~37_sumout ),
	.cout(\virtualJtagBridge|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~37 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N5
dffeas \virtualJtagBridge|burstAccessCountReg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[11] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N3
cyclonev_lcell_comb \virtualJtagBridge|Add0~37 (
// Equation(s):
// \virtualJtagBridge|Add0~37_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [11] ) + ( \virtualJtagBridge|irInReg_baseOffset [11] ) + ( \virtualJtagBridge|Add0~42  ))
// \virtualJtagBridge|Add0~38  = CARRY(( \virtualJtagBridge|burstAccessCountReg [11] ) + ( \virtualJtagBridge|irInReg_baseOffset [11] ) + ( \virtualJtagBridge|Add0~42  ))

	.dataa(!\virtualJtagBridge|irInReg_baseOffset [11]),
	.datab(!\virtualJtagBridge|burstAccessCountReg [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~37_sumout ),
	.cout(\virtualJtagBridge|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~37 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~37 .lut_mask = 64'h0000AAAA00003333;
defparam \virtualJtagBridge|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N5
dffeas \virtualJtagBridge|debugAccessReqDataReg[43] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~37_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[43] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \virtualJtagBridge|Add1~49 (
// Equation(s):
// \virtualJtagBridge|Add1~49_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [12] ) + ( GND ) + ( \virtualJtagBridge|Add1~38  ))
// \virtualJtagBridge|Add1~50  = CARRY(( \virtualJtagBridge|burstAccessCountReg [12] ) + ( GND ) + ( \virtualJtagBridge|Add1~38  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~49_sumout ),
	.cout(\virtualJtagBridge|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~49 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \virtualJtagBridge|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N8
dffeas \virtualJtagBridge|burstAccessCountReg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[12] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N50
dffeas \virtualJtagBridge|irInReg_baseOffset[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [12]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[12] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N6
cyclonev_lcell_comb \virtualJtagBridge|Add0~49 (
// Equation(s):
// \virtualJtagBridge|Add0~49_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [12] ) + ( \virtualJtagBridge|irInReg_baseOffset [12] ) + ( \virtualJtagBridge|Add0~38  ))
// \virtualJtagBridge|Add0~50  = CARRY(( \virtualJtagBridge|burstAccessCountReg [12] ) + ( \virtualJtagBridge|irInReg_baseOffset [12] ) + ( \virtualJtagBridge|Add0~38  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [12]),
	.datac(!\virtualJtagBridge|irInReg_baseOffset [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~49_sumout ),
	.cout(\virtualJtagBridge|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~49 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~49 .lut_mask = 64'h0000F0F000003333;
defparam \virtualJtagBridge|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N8
dffeas \virtualJtagBridge|debugAccessReqDataReg[44] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~49_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[44] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \virtualJtagBridge|Add1~61 (
// Equation(s):
// \virtualJtagBridge|Add1~61_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [13] ) + ( GND ) + ( \virtualJtagBridge|Add1~50  ))
// \virtualJtagBridge|Add1~62  = CARRY(( \virtualJtagBridge|burstAccessCountReg [13] ) + ( GND ) + ( \virtualJtagBridge|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~61_sumout ),
	.cout(\virtualJtagBridge|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~61 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \virtualJtagBridge|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N11
dffeas \virtualJtagBridge|burstAccessCountReg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[13] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N55
dffeas \virtualJtagBridge|irInReg_baseOffset[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [13]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[13] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N9
cyclonev_lcell_comb \virtualJtagBridge|Add0~61 (
// Equation(s):
// \virtualJtagBridge|Add0~61_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [13] ) + ( \virtualJtagBridge|irInReg_baseOffset [13] ) + ( \virtualJtagBridge|Add0~50  ))
// \virtualJtagBridge|Add0~62  = CARRY(( \virtualJtagBridge|burstAccessCountReg [13] ) + ( \virtualJtagBridge|irInReg_baseOffset [13] ) + ( \virtualJtagBridge|Add0~50  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [13]),
	.datab(gnd),
	.datac(!\virtualJtagBridge|irInReg_baseOffset [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~61_sumout ),
	.cout(\virtualJtagBridge|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~61 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~61 .lut_mask = 64'h0000F0F000005555;
defparam \virtualJtagBridge|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N11
dffeas \virtualJtagBridge|debugAccessReqDataReg[45] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~61_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[45] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \virtualJtagBridge|Add1~57 (
// Equation(s):
// \virtualJtagBridge|Add1~57_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [14] ) + ( GND ) + ( \virtualJtagBridge|Add1~62  ))
// \virtualJtagBridge|Add1~58  = CARRY(( \virtualJtagBridge|burstAccessCountReg [14] ) + ( GND ) + ( \virtualJtagBridge|Add1~62  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~57_sumout ),
	.cout(\virtualJtagBridge|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~57 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \virtualJtagBridge|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N14
dffeas \virtualJtagBridge|burstAccessCountReg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[14] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N59
dffeas \virtualJtagBridge|irInReg_baseOffset[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [14]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[14] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N12
cyclonev_lcell_comb \virtualJtagBridge|Add0~57 (
// Equation(s):
// \virtualJtagBridge|Add0~57_sumout  = SUM(( \virtualJtagBridge|irInReg_baseOffset [14] ) + ( \virtualJtagBridge|burstAccessCountReg [14] ) + ( \virtualJtagBridge|Add0~62  ))
// \virtualJtagBridge|Add0~58  = CARRY(( \virtualJtagBridge|irInReg_baseOffset [14] ) + ( \virtualJtagBridge|burstAccessCountReg [14] ) + ( \virtualJtagBridge|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [14]),
	.datad(!\virtualJtagBridge|irInReg_baseOffset [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~57_sumout ),
	.cout(\virtualJtagBridge|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~57 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \virtualJtagBridge|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N14
dffeas \virtualJtagBridge|debugAccessReqDataReg[46] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~57_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[46] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \virtualJtagBridge|Add1~53 (
// Equation(s):
// \virtualJtagBridge|Add1~53_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [15] ) + ( GND ) + ( \virtualJtagBridge|Add1~58  ))
// \virtualJtagBridge|Add1~54  = CARRY(( \virtualJtagBridge|burstAccessCountReg [15] ) + ( GND ) + ( \virtualJtagBridge|Add1~58  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~53_sumout ),
	.cout(\virtualJtagBridge|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~53 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N17
dffeas \virtualJtagBridge|burstAccessCountReg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[15] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N52
dffeas \virtualJtagBridge|irInReg_baseOffset[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_baseOffset [15]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_baseOffset[15] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_baseOffset[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N15
cyclonev_lcell_comb \virtualJtagBridge|Add0~53 (
// Equation(s):
// \virtualJtagBridge|Add0~53_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [15] ) + ( \virtualJtagBridge|irInReg_baseOffset [15] ) + ( \virtualJtagBridge|Add0~58  ))
// \virtualJtagBridge|Add0~54  = CARRY(( \virtualJtagBridge|burstAccessCountReg [15] ) + ( \virtualJtagBridge|irInReg_baseOffset [15] ) + ( \virtualJtagBridge|Add0~58  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [15]),
	.datab(gnd),
	.datac(!\virtualJtagBridge|irInReg_baseOffset [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~53_sumout ),
	.cout(\virtualJtagBridge|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~53 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~53 .lut_mask = 64'h0000F0F000005555;
defparam \virtualJtagBridge|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N17
dffeas \virtualJtagBridge|debugAccessReqDataReg[47] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add0~53_sumout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[47] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \virtualJtagBridge|Add1~65 (
// Equation(s):
// \virtualJtagBridge|Add1~65_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [16] ) + ( GND ) + ( \virtualJtagBridge|Add1~54  ))
// \virtualJtagBridge|Add1~66  = CARRY(( \virtualJtagBridge|burstAccessCountReg [16] ) + ( GND ) + ( \virtualJtagBridge|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~65_sumout ),
	.cout(\virtualJtagBridge|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~65 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \virtualJtagBridge|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N20
dffeas \virtualJtagBridge|burstAccessCountReg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[16] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N18
cyclonev_lcell_comb \virtualJtagBridge|Add0~65 (
// Equation(s):
// \virtualJtagBridge|Add0~65_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [16] ) + ( GND ) + ( \virtualJtagBridge|Add0~54  ))
// \virtualJtagBridge|Add0~66  = CARRY(( \virtualJtagBridge|burstAccessCountReg [16] ) + ( GND ) + ( \virtualJtagBridge|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~65_sumout ),
	.cout(\virtualJtagBridge|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~65 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \virtualJtagBridge|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N12
cyclonev_lcell_comb \virtualJtagBridge|_GEN_479[48]~0 (
// Equation(s):
// \virtualJtagBridge|_GEN_479[48]~0_combout  = ( \virtualJtagBridge|Add0~65_sumout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\virtualJtagBridge|Add0~65_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_479[48]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_479[48]~0 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_479[48]~0 .lut_mask = 64'h0000101000001010;
defparam \virtualJtagBridge|_GEN_479[48]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y5_N13
dffeas \virtualJtagBridge|debugAccessReqDataReg[48] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|_GEN_479[48]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[48] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N21
cyclonev_lcell_comb \virtualJtagBridge|Add1~77 (
// Equation(s):
// \virtualJtagBridge|Add1~77_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [17] ) + ( GND ) + ( \virtualJtagBridge|Add1~66  ))
// \virtualJtagBridge|Add1~78  = CARRY(( \virtualJtagBridge|burstAccessCountReg [17] ) + ( GND ) + ( \virtualJtagBridge|Add1~66  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~77_sumout ),
	.cout(\virtualJtagBridge|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~77 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N23
dffeas \virtualJtagBridge|burstAccessCountReg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[17] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \virtualJtagBridge|Add1~73 (
// Equation(s):
// \virtualJtagBridge|Add1~73_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [18] ) + ( GND ) + ( \virtualJtagBridge|Add1~78  ))
// \virtualJtagBridge|Add1~74  = CARRY(( \virtualJtagBridge|burstAccessCountReg [18] ) + ( GND ) + ( \virtualJtagBridge|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~73_sumout ),
	.cout(\virtualJtagBridge|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~73 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \virtualJtagBridge|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N26
dffeas \virtualJtagBridge|burstAccessCountReg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[18] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N21
cyclonev_lcell_comb \virtualJtagBridge|Add0~77 (
// Equation(s):
// \virtualJtagBridge|Add0~77_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [17] ) + ( GND ) + ( \virtualJtagBridge|Add0~66  ))
// \virtualJtagBridge|Add0~78  = CARRY(( \virtualJtagBridge|burstAccessCountReg [17] ) + ( GND ) + ( \virtualJtagBridge|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~77_sumout ),
	.cout(\virtualJtagBridge|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~77 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \virtualJtagBridge|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \virtualJtagBridge|Add0~73 (
// Equation(s):
// \virtualJtagBridge|Add0~73_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [18] ) + ( GND ) + ( \virtualJtagBridge|Add0~78  ))
// \virtualJtagBridge|Add0~74  = CARRY(( \virtualJtagBridge|burstAccessCountReg [18] ) + ( GND ) + ( \virtualJtagBridge|Add0~78  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~73_sumout ),
	.cout(\virtualJtagBridge|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~73 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \virtualJtagBridge|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N12
cyclonev_lcell_comb \virtualJtagBridge|_GEN_479[50]~2 (
// Equation(s):
// \virtualJtagBridge|_GEN_479[50]~2_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & (\virtualJtagBridge|Add0~73_sumout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\virtualJtagBridge|Add0~73_sumout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_479[50]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_479[50]~2 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_479[50]~2 .lut_mask = 64'h0000000005000500;
defparam \virtualJtagBridge|_GEN_479[50]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N14
dffeas \virtualJtagBridge|debugAccessReqDataReg[50] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|_GEN_479[50]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[50] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \virtualJtagBridge|Add1~69 (
// Equation(s):
// \virtualJtagBridge|Add1~69_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [19] ) + ( GND ) + ( \virtualJtagBridge|Add1~74  ))
// \virtualJtagBridge|Add1~70  = CARRY(( \virtualJtagBridge|burstAccessCountReg [19] ) + ( GND ) + ( \virtualJtagBridge|Add1~74  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~69_sumout ),
	.cout(\virtualJtagBridge|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~69 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~69 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N29
dffeas \virtualJtagBridge|burstAccessCountReg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[19] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N27
cyclonev_lcell_comb \virtualJtagBridge|Add0~69 (
// Equation(s):
// \virtualJtagBridge|Add0~69_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [19] ) + ( GND ) + ( \virtualJtagBridge|Add0~74  ))
// \virtualJtagBridge|Add0~70  = CARRY(( \virtualJtagBridge|burstAccessCountReg [19] ) + ( GND ) + ( \virtualJtagBridge|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~69_sumout ),
	.cout(\virtualJtagBridge|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~69 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \virtualJtagBridge|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N42
cyclonev_lcell_comb \virtualJtagBridge|_GEN_479[51]~1 (
// Equation(s):
// \virtualJtagBridge|_GEN_479[51]~1_combout  = (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  
// & (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & \virtualJtagBridge|Add0~69_sumout )))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\virtualJtagBridge|Add0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_479[51]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_479[51]~1 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_479[51]~1 .lut_mask = 64'h0002000200020002;
defparam \virtualJtagBridge|_GEN_479[51]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y5_N43
dffeas \virtualJtagBridge|debugAccessReqDataReg[51] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|_GEN_479[51]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[51] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~5 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~5_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & (!\virtualJtagBridge|Equal22~0_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\virtualJtagBridge|Equal22~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~5 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~5 .lut_mask = 64'h0000000000A000A0;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~5_wirecell (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~5_wirecell_combout  = !\virtualJtagBridge|debugAccessReqWrEnRegs_5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~5_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~5_wirecell .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~5_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~5_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N26
dffeas \virtualJtagBridge|debugAccessReqDataReg[56] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqWrEnRegs_5~5_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[56] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \virtualJtagBridge|debugAccessReqDataReg[57] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqWrEnRegs_5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[57] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y3_N0
cyclonev_ram_block \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 (
	.portawe(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\altera_internal_jtag~TCKUTAP ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\virtualJtagBridge|debugAccessReqDataReg [57],\virtualJtagBridge|debugAccessReqDataReg [56],\virtualJtagBridge|debugAccessReqDataReg [51],\virtualJtagBridge|debugAccessReqDataReg [50],\virtualJtagBridge|debugAccessReqDataReg [48],\virtualJtagBridge|debugAccessReqDataReg [47],
\virtualJtagBridge|debugAccessReqDataReg [46],\virtualJtagBridge|debugAccessReqDataReg [45],\virtualJtagBridge|debugAccessReqDataReg [44],\virtualJtagBridge|debugAccessReqDataReg [43],\virtualJtagBridge|debugAccessReqDataReg [42],\virtualJtagBridge|debugAccessReqDataReg [41],
\virtualJtagBridge|debugAccessReqDataReg [40],\virtualJtagBridge|debugAccessReqDataReg [39],\virtualJtagBridge|debugAccessReqDataReg [38],\virtualJtagBridge|debugAccessReqDataReg [37],\virtualJtagBridge|debugAccessReqDataReg [36],\virtualJtagBridge|debugAccessReqDataReg [35],
\virtualJtagBridge|debugAccessReqDataReg [34],\virtualJtagBridge|debugAccessReqDataReg [33],\virtualJtagBridge|debugAccessReqDataReg [32],\virtualJtagBridge|debugAccessReqDataReg [19],\virtualJtagBridge|debugAccessReqDataReg [18],\virtualJtagBridge|debugAccessReqDataReg [16],
\virtualJtagBridge|debugAccessReqDataReg [15],\virtualJtagBridge|debugAccessReqDataReg [14],\virtualJtagBridge|debugAccessReqDataReg [13],\virtualJtagBridge|debugAccessReqDataReg [12],\virtualJtagBridge|debugAccessReqDataReg [11],\virtualJtagBridge|debugAccessReqDataReg [10],
\virtualJtagBridge|debugAccessReqDataReg [9],\virtualJtagBridge|debugAccessReqDataReg [8],\virtualJtagBridge|debugAccessReqDataReg [7],\virtualJtagBridge|debugAccessReqDataReg [6],\virtualJtagBridge|debugAccessReqDataReg [5],\virtualJtagBridge|debugAccessReqDataReg [4],
\virtualJtagBridge|debugAccessReqDataReg [3],\virtualJtagBridge|debugAccessReqDataReg [2],\virtualJtagBridge|debugAccessReqDataReg [1],\virtualJtagBridge|debugAccessReqDataReg [0]}),
	.portaaddr({\vjtagToDatQueue|dcfifo_component|auto_generated|ram_address_a [1],\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk1_output_clock_enable = "ena1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_offset_in_bits = 1;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_width_in_bits = 1;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .logical_ram_name = "async_fifo_vjtag_to_dap:vjtagToDatQueue|dcfifo:dcfifo_component|dcfifo_1qq1:auto_generated|altsyncram_06d1:fifo_ram|ALTSYNCRAM";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .operation_mode = "dual_port";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_clear = "none";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_width = 2;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_byte_enable_clock = "none";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clear = "none";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clock = "none";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_width = 40;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_address = 0;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_bit_number = 0;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_last_address = 3;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_depth = 4;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_width = 64;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clear = "clear1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clock = "clock1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_width = 2;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clear = "clear1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clock = "clock1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_width = 40;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_address = 0;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_bit_number = 0;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_last_address = 3;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_depth = 4;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_width = 64;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_enable_clock = "clock1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N9
cyclonev_lcell_comb \debugAccessTester|_GEN_14~0 (
// Equation(s):
// \debugAccessTester|_GEN_14~0_combout  = ( !\debugAccessTester|dequeueReg~q  & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & 
// \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56])) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(gnd),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datae(gnd),
	.dataf(!\debugAccessTester|dequeueReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|_GEN_14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|_GEN_14~0 .extended_lut = "off";
defparam \debugAccessTester|_GEN_14~0 .lut_mask = 64'h00A000A000000000;
defparam \debugAccessTester|_GEN_14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N11
dffeas \debugAccessTester|enqueueReg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|_GEN_14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueReg .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueReg .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N56
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  & ( ((!\debugAccessTester|enqueueReg~q ) # 
// ((\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]) # (\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ))) # (\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q ) ) ) 
// # ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  & ( (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q  & (\debugAccessTester|enqueueReg~q  & 
// (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & !\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))) ) )

	.dataa(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q ),
	.datab(!\debugAccessTester|enqueueReg~q ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .lut_mask = 64'h2000DFFF2000DFFF;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N38
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N57
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  ) ) # ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  $ ((((!\debugAccessTester|enqueueReg~q ) # 
// (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q )) # (\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ))) ) )

	.dataa(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datab(!\debugAccessTester|enqueueReg~q ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .lut_mask = 64'h02FD02FD00FF00FF;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N58
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  $ 
// (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N31
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8 .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  ) ) # ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  $ (((!\debugAccessTester|enqueueReg~q ) # 
// (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ))) ) )

	.dataa(gnd),
	.datab(!\debugAccessTester|enqueueReg~q ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .lut_mask = 64'h03FC03FC00FF00FF;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N55
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N16
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N3
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \virtualJtagBridge|debugAccessRespRdEnRegs_0~q  ) )

	.dataa(!\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555500000000;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N29
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N29
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N6
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y3_N8
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N22
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N1
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N27
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \virtualJtagBridge|debugAccessRespRdEnRegs_0~q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]) # (\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))) ) ) # ( 
// !\virtualJtagBridge|debugAccessRespRdEnRegs_0~q  & ( \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) )

	.dataa(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F0F0F0F4B0F4B0F;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N53
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N5
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N6
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N7
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N46
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N9
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]

	.dataa(gnd),
	.datab(!\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N10
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N59
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N19
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N40
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N49
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N35
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N54
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ( \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & ( \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( 
// (\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2] & (\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0] & (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1])))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & ( \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( 
// (\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2] & (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0] & (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1])))) ) ) ) # ( \datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( 
// (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2] & (\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0] & (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1])))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( 
// (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2] & (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0] & (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1])))) ) ) )

	.dataa(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(!\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'h9000009009000009;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N18
cyclonev_lcell_comb \virtualJtagBridge|_T_1 (
// Equation(s):
// \virtualJtagBridge|_T_1~combout  = ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( !\virtualJtagBridge|debugAccessRespRdEnRegs_0~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ),
	.datad(gnd),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_T_1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_T_1 .extended_lut = "off";
defparam \virtualJtagBridge|_T_1 .lut_mask = 64'hF0F00000F0F00000;
defparam \virtualJtagBridge|_T_1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N38
dffeas \virtualJtagBridge|debugAccessRespRdEnRegs_0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|_T_1~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessRespRdEnRegs_0 .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessRespRdEnRegs_0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N51
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) ) # ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ) # 
// ((\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))) ) )

	.dataa(!\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ),
	.datab(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h4B0F4B0F0F0F0F0F;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N11
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N0
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N2
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y1_N39
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] ) ) # ( 
// \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ) # 
// (!\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( 
// (\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q  & \virtualJtagBridge|debugAccessRespRdEnRegs_0~q ) ) ) )

	.dataa(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ),
	.datad(gnd),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h0505FAFA0000FFFF;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y1_N37
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N24
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N25
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N2
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N4
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N28
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N11
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N47
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N8
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .power_up = "low";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = ( \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] & ( \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [1] & (!\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] & ( \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [1] & (!\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) ) ) ) # ( \datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [1] & (\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [1] & (\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) ) ) )

	.dataa(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(!\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0009009009009000;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (!\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & \debugAccessTester|enqueueReg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datad(!\debugAccessTester|enqueueReg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h00F000F000F000F0;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N27
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[0]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[0]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [32] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[0]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N15
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[21]~0 (
// Equation(s):
// \debugAccessTester|enqueueDataReg[21]~0_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]) # (!\RESET_N~input_o ) ) ) # ( 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & ( !\RESET_N~input_o  ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(gnd),
	.datac(!\RESET_N~input_o ),
	.datad(gnd),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[21]~0 .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[21]~0 .lut_mask = 64'hF0F0FAFAF0F0FAFA;
defparam \debugAccessTester|enqueueDataReg[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N28
dffeas \debugAccessTester|enqueueDataReg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[0] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N28
dffeas \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE .is_wysiwyg = "true";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N0
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|ram_address_a[1] (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|ram_address_a [1] = ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q  & ( \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2] ) ) # ( 
// \datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|ram_address_a [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ram_address_a[1] .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ram_address_a[1] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|ram_address_a[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N12
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N6
cyclonev_lcell_comb \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) ) # ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N43
dffeas \debugAccessTester|enqueueDataReg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[1] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \debugAccessTester|enqueueDataReg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[2] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N13
dffeas \debugAccessTester|enqueueDataReg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[3] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N57
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[4]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[4]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [36] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[4]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N59
dffeas \debugAccessTester|enqueueDataReg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[4] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N25
dffeas \debugAccessTester|enqueueDataReg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[5] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N51
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[6]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[6]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [38] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[6]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N53
dffeas \debugAccessTester|enqueueDataReg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[6] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N33
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[7]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[7]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [39] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[7]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N34
dffeas \debugAccessTester|enqueueDataReg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[7] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \debugAccessTester|enqueueDataReg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[8] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \debugAccessTester|enqueueDataReg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[9] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N45
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[10]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[10]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [42] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[10]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N46
dffeas \debugAccessTester|enqueueDataReg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[10] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N6
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[11]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[11]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [43] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[11]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N7
dffeas \debugAccessTester|enqueueDataReg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[11] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N27
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[12]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[12]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [44] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[12]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \debugAccessTester|enqueueDataReg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[12] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N38
dffeas \debugAccessTester|enqueueDataReg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[13] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N39
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[14]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[14]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [46] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[14]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N40
dffeas \debugAccessTester|enqueueDataReg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[14] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N10
dffeas \debugAccessTester|enqueueDataReg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [47]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[15] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N59
dffeas \debugAccessTester|enqueueDataReg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[16] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y2_N0
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[17]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[17]~feeder_combout  = \virtualJtagBridge|dataInReg [18]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[17]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|debugAccessReqDataReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N2
dffeas \virtualJtagBridge|debugAccessReqDataReg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[17] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N39
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[20]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[20]~feeder_combout  = \virtualJtagBridge|dataInReg [21]

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataInReg [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[20]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \virtualJtagBridge|debugAccessReqDataReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y6_N41
dffeas \virtualJtagBridge|debugAccessReqDataReg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[20] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y6_N20
dffeas \virtualJtagBridge|debugAccessReqDataReg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataInReg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[21] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N21
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[22]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[22]~feeder_combout  = \virtualJtagBridge|dataInReg [23]

	.dataa(!\virtualJtagBridge|dataInReg [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[22]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|debugAccessReqDataReg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y6_N23
dffeas \virtualJtagBridge|debugAccessReqDataReg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[22] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N36
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqDataReg[23]~feeder (
// Equation(s):
// \virtualJtagBridge|debugAccessReqDataReg[23]~feeder_combout  = \virtualJtagBridge|dataInReg [24]

	.dataa(!\virtualJtagBridge|dataInReg [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqDataReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[23]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqDataReg[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \virtualJtagBridge|debugAccessReqDataReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y6_N38
dffeas \virtualJtagBridge|debugAccessReqDataReg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqDataReg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|debugAccessReqDataReg[16]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[23] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \virtualJtagBridge|_GEN_479[49]~3 (
// Equation(s):
// \virtualJtagBridge|_GEN_479[49]~3_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & \virtualJtagBridge|Add0~77_sumout )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\virtualJtagBridge|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_479[49]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_479[49]~3 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_479[49]~3 .lut_mask = 64'h0000000002020202;
defparam \virtualJtagBridge|_GEN_479[49]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N43
dffeas \virtualJtagBridge|debugAccessReqDataReg[49] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|_GEN_479[49]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[49] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \virtualJtagBridge|Add1~85 (
// Equation(s):
// \virtualJtagBridge|Add1~85_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [20] ) + ( GND ) + ( \virtualJtagBridge|Add1~70  ))
// \virtualJtagBridge|Add1~86  = CARRY(( \virtualJtagBridge|burstAccessCountReg [20] ) + ( GND ) + ( \virtualJtagBridge|Add1~70  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~85_sumout ),
	.cout(\virtualJtagBridge|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~85 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~85 .lut_mask = 64'h0000FFFF00003333;
defparam \virtualJtagBridge|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N32
dffeas \virtualJtagBridge|burstAccessCountReg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[20] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N30
cyclonev_lcell_comb \virtualJtagBridge|Add0~85 (
// Equation(s):
// \virtualJtagBridge|Add0~85_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [20] ) + ( GND ) + ( \virtualJtagBridge|Add0~70  ))
// \virtualJtagBridge|Add0~86  = CARRY(( \virtualJtagBridge|burstAccessCountReg [20] ) + ( GND ) + ( \virtualJtagBridge|Add0~70  ))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|burstAccessCountReg [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~85_sumout ),
	.cout(\virtualJtagBridge|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~85 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \virtualJtagBridge|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N45
cyclonev_lcell_comb \virtualJtagBridge|_GEN_479[52]~5 (
// Equation(s):
// \virtualJtagBridge|_GEN_479[52]~5_combout  = ( \virtualJtagBridge|Add0~85_sumout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_479[52]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_479[52]~5 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_479[52]~5 .lut_mask = 64'h0000000000500050;
defparam \virtualJtagBridge|_GEN_479[52]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N46
dffeas \virtualJtagBridge|debugAccessReqDataReg[52] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|_GEN_479[52]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[52] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \virtualJtagBridge|Add1~89 (
// Equation(s):
// \virtualJtagBridge|Add1~89_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [21] ) + ( GND ) + ( \virtualJtagBridge|Add1~86  ))
// \virtualJtagBridge|Add1~90  = CARRY(( \virtualJtagBridge|burstAccessCountReg [21] ) + ( GND ) + ( \virtualJtagBridge|Add1~86  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~89_sumout ),
	.cout(\virtualJtagBridge|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~89 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~89 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N35
dffeas \virtualJtagBridge|burstAccessCountReg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[21] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N33
cyclonev_lcell_comb \virtualJtagBridge|Add0~89 (
// Equation(s):
// \virtualJtagBridge|Add0~89_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [21] ) + ( GND ) + ( \virtualJtagBridge|Add0~86  ))
// \virtualJtagBridge|Add0~90  = CARRY(( \virtualJtagBridge|burstAccessCountReg [21] ) + ( GND ) + ( \virtualJtagBridge|Add0~86  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~89_sumout ),
	.cout(\virtualJtagBridge|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~89 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \virtualJtagBridge|_GEN_479[53]~6 (
// Equation(s):
// \virtualJtagBridge|_GEN_479[53]~6_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & (\virtualJtagBridge|Add0~89_sumout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\virtualJtagBridge|Add0~89_sumout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_479[53]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_479[53]~6 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_479[53]~6 .lut_mask = 64'h0000000000220022;
defparam \virtualJtagBridge|_GEN_479[53]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N22
dffeas \virtualJtagBridge|debugAccessReqDataReg[53] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|_GEN_479[53]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[53] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \virtualJtagBridge|Add1~93 (
// Equation(s):
// \virtualJtagBridge|Add1~93_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [22] ) + ( GND ) + ( \virtualJtagBridge|Add1~90  ))
// \virtualJtagBridge|Add1~94  = CARRY(( \virtualJtagBridge|burstAccessCountReg [22] ) + ( GND ) + ( \virtualJtagBridge|Add1~90  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~93_sumout ),
	.cout(\virtualJtagBridge|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~93 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~93 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \virtualJtagBridge|burstAccessCountReg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[22] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N36
cyclonev_lcell_comb \virtualJtagBridge|Add0~93 (
// Equation(s):
// \virtualJtagBridge|Add0~93_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [22] ) + ( GND ) + ( \virtualJtagBridge|Add0~90  ))
// \virtualJtagBridge|Add0~94  = CARRY(( \virtualJtagBridge|burstAccessCountReg [22] ) + ( GND ) + ( \virtualJtagBridge|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~93_sumout ),
	.cout(\virtualJtagBridge|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~93 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \virtualJtagBridge|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N24
cyclonev_lcell_comb \virtualJtagBridge|_GEN_479[54]~7 (
// Equation(s):
// \virtualJtagBridge|_GEN_479[54]~7_combout  = ( \virtualJtagBridge|Add0~93_sumout  & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 
// [3] & (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_479[54]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_479[54]~7 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_479[54]~7 .lut_mask = 64'h0000000003000300;
defparam \virtualJtagBridge|_GEN_479[54]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y5_N25
dffeas \virtualJtagBridge|debugAccessReqDataReg[54] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|_GEN_479[54]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[54] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \virtualJtagBridge|Add1~81 (
// Equation(s):
// \virtualJtagBridge|Add1~81_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [23] ) + ( GND ) + ( \virtualJtagBridge|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|burstAccessCountReg [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add1~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add1~81 .extended_lut = "off";
defparam \virtualJtagBridge|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \virtualJtagBridge|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N41
dffeas \virtualJtagBridge|burstAccessCountReg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|burstAccessCountReg[14]~1_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|burstAccessCountReg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|burstAccessCountReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|burstAccessCountReg[23] .is_wysiwyg = "true";
defparam \virtualJtagBridge|burstAccessCountReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N39
cyclonev_lcell_comb \virtualJtagBridge|Add0~81 (
// Equation(s):
// \virtualJtagBridge|Add0~81_sumout  = SUM(( \virtualJtagBridge|burstAccessCountReg [23] ) + ( GND ) + ( \virtualJtagBridge|Add0~94  ))

	.dataa(!\virtualJtagBridge|burstAccessCountReg [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\virtualJtagBridge|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\virtualJtagBridge|Add0~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|Add0~81 .extended_lut = "off";
defparam \virtualJtagBridge|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \virtualJtagBridge|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \virtualJtagBridge|_GEN_479[55]~4 (
// Equation(s):
// \virtualJtagBridge|_GEN_479[55]~4_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & \virtualJtagBridge|Add0~81_sumout ) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\virtualJtagBridge|Add0~81_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_479[55]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_479[55]~4 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_479[55]~4 .lut_mask = 64'h0000111100000000;
defparam \virtualJtagBridge|_GEN_479[55]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \virtualJtagBridge|debugAccessReqDataReg[55] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|_GEN_479[55]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqDataReg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqDataReg[55] .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqDataReg[55] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y2_N0
cyclonev_ram_block \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 (
	.portawe(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\altera_internal_jtag~TCKUTAP ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\virtualJtagBridge|debugAccessReqDataReg [55],\virtualJtagBridge|debugAccessReqDataReg [54],\virtualJtagBridge|debugAccessReqDataReg [53],\virtualJtagBridge|debugAccessReqDataReg [52],
\virtualJtagBridge|debugAccessReqDataReg [49],\virtualJtagBridge|debugAccessReqDataReg [23],\virtualJtagBridge|debugAccessReqDataReg [22],\virtualJtagBridge|debugAccessReqDataReg [21],\virtualJtagBridge|debugAccessReqDataReg [20],\virtualJtagBridge|debugAccessReqDataReg [17]}),
	.portaaddr({\vjtagToDatQueue|dcfifo_component|auto_generated|ram_address_a [1],\vjtagToDatQueue|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\vjtagToDatQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .clk1_output_clock_enable = "ena1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .data_interleave_offset_in_bits = 1;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .data_interleave_width_in_bits = 1;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .logical_ram_name = "async_fifo_vjtag_to_dap:vjtagToDatQueue|dcfifo:dcfifo_component|dcfifo_1qq1:auto_generated|altsyncram_06d1:fifo_ram|ALTSYNCRAM";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .mixed_port_feed_through_mode = "dont_care";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .operation_mode = "dual_port";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_address_clear = "none";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_address_width = 2;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_byte_enable_clock = "none";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_data_out_clear = "none";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_data_out_clock = "none";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_data_width = 40;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_first_address = 0;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_first_bit_number = 17;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_last_address = 3;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_logical_ram_depth = 4;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_logical_ram_width = 64;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_address_clear = "clear1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_address_clock = "clock1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_address_width = 2;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_data_out_clear = "clear1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_data_out_clock = "clock1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_data_width = 40;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_first_address = 0;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_first_bit_number = 17;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_last_address = 3;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_logical_ram_depth = 4;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_logical_ram_width = 64;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .port_b_read_enable_clock = "clock1";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N30
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[17]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[17]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [49] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[17]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N32
dffeas \debugAccessTester|enqueueDataReg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[17] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N21
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[18]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[18]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [50] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[18]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N23
dffeas \debugAccessTester|enqueueDataReg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[18] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N48
cyclonev_lcell_comb \debugAccessTester|enqueueDataReg[19]~feeder (
// Equation(s):
// \debugAccessTester|enqueueDataReg[19]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [51] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|enqueueDataReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[19]~feeder .extended_lut = "off";
defparam \debugAccessTester|enqueueDataReg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|enqueueDataReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N49
dffeas \debugAccessTester|enqueueDataReg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|enqueueDataReg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[19] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N4
dffeas \debugAccessTester|enqueueDataReg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[20] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N55
dffeas \debugAccessTester|enqueueDataReg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[21] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N43
dffeas \debugAccessTester|enqueueDataReg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[22] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N46
dffeas \debugAccessTester|enqueueDataReg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|enqueueDataReg[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|enqueueDataReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|enqueueDataReg[23] .is_wysiwyg = "true";
defparam \debugAccessTester|enqueueDataReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y3_N0
cyclonev_ram_block \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(\datToVjtagQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\datToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\debugAccessTester|enqueueDataReg [23],\debugAccessTester|enqueueDataReg [22],\debugAccessTester|enqueueDataReg [21],
\debugAccessTester|enqueueDataReg [20],\debugAccessTester|enqueueDataReg [19],\debugAccessTester|enqueueDataReg [18],\debugAccessTester|enqueueDataReg [17],\debugAccessTester|enqueueDataReg [16],\debugAccessTester|enqueueDataReg [15],\debugAccessTester|enqueueDataReg [14],
\debugAccessTester|enqueueDataReg [13],\debugAccessTester|enqueueDataReg [12],\debugAccessTester|enqueueDataReg [11],\debugAccessTester|enqueueDataReg [10],\debugAccessTester|enqueueDataReg [9],\debugAccessTester|enqueueDataReg [8],\debugAccessTester|enqueueDataReg [7],
\debugAccessTester|enqueueDataReg [6],\debugAccessTester|enqueueDataReg [5],\debugAccessTester|enqueueDataReg [4],\debugAccessTester|enqueueDataReg [3],\debugAccessTester|enqueueDataReg [2],\debugAccessTester|enqueueDataReg [1],\debugAccessTester|enqueueDataReg [0]}),
	.portaaddr({\datToVjtagQueue|dcfifo_component|auto_generated|ram_address_a [1],\datToVjtagQueue|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\datToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "async_fifo_dap_to_vjtag:datToVjtagQueue|dcfifo:dcfifo_component|dcfifo_4pq1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 2;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 40;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 3;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 4;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 32;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "clear1";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 2;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "clear1";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 40;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 3;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 4;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 32;
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N0
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[0]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[0]~feeder_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[0]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|preDataOutReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N53
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N42
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  ) ) # ( 
// !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ) # 
// (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) )

	.dataa(gnd),
	.datab(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h333C333C33333333;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N52
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N24
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) ) # ( 
// !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ ((((!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) # (\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ))) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3393339333333333;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N20
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N27
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ 
// (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'hA5A5A5A55A5A5A5A;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N29
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N18
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// ((!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0])) # (\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) ) # ( 
// !\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) ) # ( \virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & ( 
// !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & 
// \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )) ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h000000A0FFFFFF5F;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N23
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N55
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder_combout  = \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N1
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~2 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~2 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~2 .lut_mask = 64'h0000000000000000;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N19
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N6
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ( \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0] & ( 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & (\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2])))) ) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0] & ( 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2])))) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0] & ( 
// (!\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & (\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2])))) ) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0] & ( 
// (!\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2])))) ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(!\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'h8400008421000021;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \virtualJtagBridge|_T_26 (
// Equation(s):
// \virtualJtagBridge|_T_26~combout  = ( !\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] ) )

	.dataa(gnd),
	.datab(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_T_26~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_T_26 .extended_lut = "off";
defparam \virtualJtagBridge|_T_26 .lut_mask = 64'hCCCCCCCC00000000;
defparam \virtualJtagBridge|_T_26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \virtualJtagBridge|debugAccessRespRdEnRegs_5 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|_T_26~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessRespRdEnRegs_5 .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessRespRdEnRegs_5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N6
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \virtualJtagBridge|debugAccessRespRdEnRegs_5~q  ) )

	.dataa(gnd),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h3333333300000000;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pllSysClk|pll_sysclk_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pllSysClk|pll_sysclk_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "460.0 mhz";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 23;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 23;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 5;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 5;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y3_N1
cyclonev_pll_output_counter \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN3 ),
	.tclk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 129;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 128;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "1.789709 mhz";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 3;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X5_Y6_N5
dffeas \virtualJtagBridge|irInReg_accessTarget[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_accessTarget [1]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_accessTarget[1] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_accessTarget[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y6_N11
dffeas \virtualJtagBridge|irInReg_accessTarget[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_accessTarget [3]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_accessTarget[3] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_accessTarget[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N20
dffeas \virtualJtagBridge|irInReg_accessTarget[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_accessTarget [2]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_accessTarget[2] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_accessTarget[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y6_N17
dffeas \virtualJtagBridge|irInReg_accessTarget[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\virtualJtagBridge|shiftCountReg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|irInReg_accessTarget [0]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|irInReg_accessTarget[0] .is_wysiwyg = "true";
defparam \virtualJtagBridge|irInReg_accessTarget[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N51
cyclonev_lcell_comb \virtualJtagBridge|_GEN_140 (
// Equation(s):
// \virtualJtagBridge|_GEN_140~combout  = ( \virtualJtagBridge|irInReg_accessTarget [0] & ( (!\virtualJtagBridge|debugAccessReqWrEnRegs_5~q  & (((!\virtualJtagBridge|irInReg_accessTarget [2]) # (\virtualJtagBridge|irInReg_accessTarget [3])) # 
// (\virtualJtagBridge|irInReg_accessTarget [1]))) ) ) # ( !\virtualJtagBridge|irInReg_accessTarget [0] & ( !\virtualJtagBridge|debugAccessReqWrEnRegs_5~q  ) )

	.dataa(!\virtualJtagBridge|irInReg_accessTarget [1]),
	.datab(!\virtualJtagBridge|irInReg_accessTarget [3]),
	.datac(!\virtualJtagBridge|irInReg_accessTarget [2]),
	.datad(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~q ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|irInReg_accessTarget [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_140~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_140 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_140 .lut_mask = 64'hFF00FF00F700F700;
defparam \virtualJtagBridge|_GEN_140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N9
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~1 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( (\RESET_N~input_o  
// & ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( \RESET_N~input_o  ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\RESET_N~input_o ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~1 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~1 .lut_mask = 64'h00FF00FF00AF00AF;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N45
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~0 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout  = ( !\auto_hub|instrument
// ation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~0 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~0 .lut_mask = 64'h1333000033330000;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N51
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~2 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout  = ( \virtualJtagBridge|Equal22~0_combout  & ( (\virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout  & ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// !\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout )))) ) ) # ( !\virtualJtagBridge|Equal22~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (\virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout  & !\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout ),
	.datad(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~2 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~2 .lut_mask = 64'h020002000E0C0E0C;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N27
cyclonev_lcell_comb \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0 (
// Equation(s):
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0 .extended_lut = "off";
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0 .lut_mask = 64'h0000000000005555;
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N42
cyclonev_lcell_comb \virtualJtagBridge|debugAccessFirstReadReg~3 (
// Equation(s):
// \virtualJtagBridge|debugAccessFirstReadReg~3_combout  = ( \virtualJtagBridge|burstAccessCountReg~0_combout  & ( \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessFirstReadReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessFirstReadReg~3 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessFirstReadReg~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \virtualJtagBridge|debugAccessFirstReadReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N57
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~6 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~6_combout  = ( !\virtualJtagBridge|debugAccessReqWrEnRegs_5~q  & ( 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~6 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~6 .lut_mask = 64'hFFF7FFF700000000;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N21
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~4 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~4_combout  = ( \auto_hub|instrumenta
// tion_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( (\virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout  & 
// !\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (\virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout  & ((!\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout ) # (!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ))) ) )

	.dataa(gnd),
	.datab(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout ),
	.datac(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout ),
	.datad(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~4 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~4 .lut_mask = 64'h3330333033003300;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N51
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~7 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~7_combout  = ( \virtualJtagBridge|debugAccessReqWrEnRegs_5~4_combout  & ( (\virtualJtagBridge|debugAccessFirstReadReg~3_combout  & (!\virtualJtagBridge|debugAccessReqWrEnRegs_5~6_combout  & 
// ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ) # (\virtualJtagBridge|Equal22~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~3_combout ),
	.datab(!\virtualJtagBridge|Equal22~0_combout ),
	.datac(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~6_combout ),
	.datad(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~7 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~7 .lut_mask = 64'h0000000010501050;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N54
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~3 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout  = ( \virtualJtagBridge|LessThan0~0_combout  & ( \virtualJtagBridge|Equal22~0_combout  & ( (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & 
// (!\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout  & (!\auto_hub|instrumen
// tation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & \virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout ))) ) ) ) # 
// ( !\virtualJtagBridge|LessThan0~0_combout  & ( \virtualJtagBridge|Equal22~0_combout  & ( (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (!\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout ))) ) ) ) # ( \virtualJtagBridge|LessThan0~0_combout  & ( !\virtualJtagBridge|Equal22~0_combout  & ( (\virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout  & 
// ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ) # ((!\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])))) ) ) ) # ( 
// !\virtualJtagBridge|LessThan0~0_combout  & ( !\virtualJtagBridge|Equal22~0_combout  & ( (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (!\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout ))) ) ) )

	.dataa(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datab(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~1_combout ),
	.datae(!\virtualJtagBridge|LessThan0~0_combout ),
	.dataf(!\virtualJtagBridge|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~3 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~3 .lut_mask = 64'h004000EA00400040;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N6
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_5~8 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~8_combout  = ( \virtualJtagBridge|debugAccessReqWrEnRegs_5~7_combout  & ( \virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout  ) ) # ( !\virtualJtagBridge|debugAccessReqWrEnRegs_5~7_combout  & ( 
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout  & ( (!\virtualJtagBridge|_GEN_140~combout  & (\virtualJtagBridge|irInReg_isValid~q  & (\virtualJtagBridge|irInReg_isWrite~q  & !\virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout ))) ) ) ) # ( 
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~7_combout  & ( !\virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout  & ( (!\virtualJtagBridge|_GEN_140~combout  & (\virtualJtagBridge|irInReg_isValid~q  & (!\virtualJtagBridge|irInReg_isWrite~q  & 
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout ))) ) ) ) # ( !\virtualJtagBridge|debugAccessReqWrEnRegs_5~7_combout  & ( !\virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout  & ( (!\virtualJtagBridge|_GEN_140~combout  & 
// (\virtualJtagBridge|irInReg_isValid~q  & (!\virtualJtagBridge|irInReg_isWrite~q  & \virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout ))) ) ) )

	.dataa(!\virtualJtagBridge|_GEN_140~combout ),
	.datab(!\virtualJtagBridge|irInReg_isValid~q ),
	.datac(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datad(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout ),
	.datae(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~7_combout ),
	.dataf(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~8 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~8 .lut_mask = 64'h002000200200FFFF;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N8
dffeas \virtualJtagBridge|debugAccessReqWrEnRegs_5 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqWrEnRegs_5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqWrEnRegs_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5 .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N35
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout  = ( \virtualJtagBridge|debugAccessReqWrEnRegs_5~q  & ( \vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( 
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  ) ) ) # ( !\virtualJtagBridge|debugAccessReqWrEnRegs_5~q  & ( \vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( 
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  ) ) ) # ( \virtualJtagBridge|debugAccessReqWrEnRegs_5~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( 
// !\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  $ (((\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ) # (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q ))) ) ) ) # ( 
// !\virtualJtagBridge|debugAccessReqWrEnRegs_5~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  ) ) )

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q ),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datac(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.datad(gnd),
	.datae(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~q ),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .lut_mask = 64'h0F0F87870F0F0F0F;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder_combout  = \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout 

	.dataa(gnd),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder .lut_mask = 64'h3333333333333333;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = !\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  $ (!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  $ 
// (!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ))

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.datac(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h9696969696969696;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N34
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8 .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  $ 
// (((!\virtualJtagBridge|debugAccessReqWrEnRegs_5~q ) # (\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))) ) ) # ( !\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & ( 
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  ) )

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datab(gnd),
	.datac(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datad(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~q ),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .lut_mask = 64'h5555555555A555A5;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N41
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  ) ) # ( 
// !\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  $ (((!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ) # 
// ((!\virtualJtagBridge|debugAccessReqWrEnRegs_5~q ) # (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q )))) ) )

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.datac(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q ),
	.datad(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~q ),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .lut_mask = 64'h3363336333333333;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N58
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N26
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N29
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \vgaOut|_GEN_21~2 (
// Equation(s):
// \vgaOut|_GEN_21~2_combout  = ( !\vgaOut|debugAccessReqDequeueReg~q  & ( !\vgaOut|_GEN_21~0_combout  ) )

	.dataa(!\vgaOut|_GEN_21~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaOut|debugAccessReqDequeueReg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|_GEN_21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|_GEN_21~2 .extended_lut = "off";
defparam \vgaOut|_GEN_21~2 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \vgaOut|_GEN_21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N53
dffeas \vgaOut|debugAccessReqDequeueReg (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|_GEN_21~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessReqDequeueReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessReqDequeueReg .is_wysiwyg = "true";
defparam \vgaOut|debugAccessReqDequeueReg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( !\vgaOut|_GEN_21~0_combout  & ( \vgaOut|debugAccessReqDequeueReg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaOut|_GEN_21~0_combout ),
	.dataf(!\vgaOut|debugAccessReqDequeueReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h00000000FFFF0000;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N35
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N7
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N3
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N4
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2]~feeder .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N43
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) ) # ( 
// !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\vgaOut|debugAccessReqDequeueReg~q ) # ((\vgaOut|_GEN_21~0_combout ) # 
// (\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))) ) )

	.dataa(!\vgaOut|debugAccessReqDequeueReg~q ),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\vgaOut|_GEN_21~0_combout ),
	.datad(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h40BF40BF00FF00FF;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N46
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N13
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N2
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N30
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N32
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N14
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \vgaOut|_GEN_21~0 (
// Equation(s):
// \vgaOut|_GEN_21~0_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1] & ( \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [2] & ( (\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [2] 
// & (\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [0] $ (\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0])))) ) ) ) # ( 
// !\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1] & ( \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [2] & ( (\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [0] $ (\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0])))) ) ) ) # ( 
// \vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1] & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [2] & ( (!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [0] $ (\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0])))) ) ) ) # ( 
// !\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1] & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [2] & ( (!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [1] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [0] $ (\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0])))) ) ) )

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [0]),
	.datac(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.datae(!\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [1]),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|_GEN_21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|_GEN_21~0 .extended_lut = "off";
defparam \vgaOut|_GEN_21~0 .lut_mask = 64'h9000009009000009;
defparam \vgaOut|_GEN_21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \vgaOut|debugAccessReqDequeueReg~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((\vgaOut|_GEN_21~0_combout ) # (\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))) ) ) # ( !\vgaOut|debugAccessReqDequeueReg~q  & ( 
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) )

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\vgaOut|_GEN_21~0_combout ),
	.datad(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessReqDequeueReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h00FF00FF40BF40BF;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N8
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) ) ) # ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) ) ) # ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) ) ) # ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) ) )

	.dataa(gnd),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'hCCCC33333333CCCC;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N37
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \vgaOut|debugAccessReqDequeueReg~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (((!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # (\vgaOut|_GEN_21~0_combout ))) ) ) # ( !\vgaOut|debugAccessReqDequeueReg~q  & ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  ) )

	.dataa(gnd),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\vgaOut|_GEN_21~0_combout ),
	.datad(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessReqDequeueReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h00FF00FF30CF30CF;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N26
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N33
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N34
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N38
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N49
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = ( \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// (!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [2] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( !\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// (!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [2] & (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( \vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [2] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( !\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [2] & (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) )

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(!\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [0]),
	.datae(!\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h1001400420028008;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \virtualJtagBridge|debugAccessReqWrEnRegs_5~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~q ),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h0000FFFF00000000;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|ram_address_a[1] (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|ram_address_a [1] = ( !\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1] & ( \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q  ) ) # ( 
// \vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1] & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|ram_address_a [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ram_address_a[1] .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ram_address_a[1] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|ram_address_a[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N57
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) ) # ( 
// !\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 (
	.portawe(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\altera_internal_jtag~TCKUTAP ),
	.clk1(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\virtualJtagBridge|debugAccessReqDataReg [57],\virtualJtagBridge|debugAccessReqDataReg [56],\virtualJtagBridge|debugAccessReqDataReg [47],\virtualJtagBridge|debugAccessReqDataReg [46],\virtualJtagBridge|debugAccessReqDataReg [45],\virtualJtagBridge|debugAccessReqDataReg [44],
\virtualJtagBridge|debugAccessReqDataReg [43],\virtualJtagBridge|debugAccessReqDataReg [42],\virtualJtagBridge|debugAccessReqDataReg [41],\virtualJtagBridge|debugAccessReqDataReg [40],\virtualJtagBridge|debugAccessReqDataReg [39],\virtualJtagBridge|debugAccessReqDataReg [38],
\virtualJtagBridge|debugAccessReqDataReg [37],\virtualJtagBridge|debugAccessReqDataReg [36],\virtualJtagBridge|debugAccessReqDataReg [35],\virtualJtagBridge|debugAccessReqDataReg [34],\virtualJtagBridge|debugAccessReqDataReg [33],\virtualJtagBridge|debugAccessReqDataReg [32],
\virtualJtagBridge|debugAccessReqDataReg [23],\virtualJtagBridge|debugAccessReqDataReg [22],\virtualJtagBridge|debugAccessReqDataReg [21],\virtualJtagBridge|debugAccessReqDataReg [20],\virtualJtagBridge|debugAccessReqDataReg [17],\virtualJtagBridge|debugAccessReqDataReg [16],
\virtualJtagBridge|debugAccessReqDataReg [15],\virtualJtagBridge|debugAccessReqDataReg [14],\virtualJtagBridge|debugAccessReqDataReg [13],\virtualJtagBridge|debugAccessReqDataReg [12],\virtualJtagBridge|debugAccessReqDataReg [11],\virtualJtagBridge|debugAccessReqDataReg [10],
\virtualJtagBridge|debugAccessReqDataReg [9],\virtualJtagBridge|debugAccessReqDataReg [8],\virtualJtagBridge|debugAccessReqDataReg [7],\virtualJtagBridge|debugAccessReqDataReg [6],\virtualJtagBridge|debugAccessReqDataReg [5],\virtualJtagBridge|debugAccessReqDataReg [4],
\virtualJtagBridge|debugAccessReqDataReg [3],\virtualJtagBridge|debugAccessReqDataReg [2],\virtualJtagBridge|debugAccessReqDataReg [1],\virtualJtagBridge|debugAccessReqDataReg [0]}),
	.portaaddr({\vjtagToFbQueue|dcfifo_component|auto_generated|ram_address_a [1],\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk1_output_clock_enable = "ena1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_offset_in_bits = 1;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_width_in_bits = 1;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .logical_ram_name = "async_fifo_vjtag_to_dap:vjtagToFbQueue|dcfifo:dcfifo_component|dcfifo_1qq1:auto_generated|altsyncram_06d1:fifo_ram|ALTSYNCRAM";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .operation_mode = "dual_port";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_clear = "none";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_width = 2;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_byte_enable_clock = "none";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clear = "none";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clock = "none";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_width = 40;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_address = 0;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_bit_number = 0;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_last_address = 3;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_depth = 4;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_width = 64;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clear = "clear1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clock = "clock1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_width = 2;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clear = "clear1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clock = "clock1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_width = 40;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_address = 0;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_bit_number = 0;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_last_address = 3;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_depth = 4;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_width = 64;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_enable_clock = "clock1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[17]~0 (
// Equation(s):
// \vgaOut|ppuFbDataReg[17]~0_combout  = ( \vgaOut|_GEN_21~0_combout  ) # ( !\vgaOut|_GEN_21~0_combout  & ( (!\RESET_N~input_o ) # (\vgaOut|debugAccessReqDequeueReg~q ) ) )

	.dataa(!\vgaOut|debugAccessReqDequeueReg~q ),
	.datab(!\RESET_N~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaOut|_GEN_21~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[17]~0 .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[17]~0 .lut_mask = 64'hDDDDFFFFDDDDFFFF;
defparam \vgaOut|ppuFbDataReg[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N56
dffeas \vgaOut|ppuFbAddrReg[13] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[13] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \vgaOut|_GEN_22 (
// Equation(s):
// \vgaOut|_GEN_22~combout  = (!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & (\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & (!\vgaOut|debugAccessReqDequeueReg~q  & !\vgaOut|_GEN_21~0_combout )))

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datac(!\vgaOut|debugAccessReqDequeueReg~q ),
	.datad(!\vgaOut|_GEN_21~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|_GEN_22~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|_GEN_22 .extended_lut = "off";
defparam \vgaOut|_GEN_22 .lut_mask = 64'h2000200020002000;
defparam \vgaOut|_GEN_22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \vgaOut|ppuFbRdEnReg (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|_GEN_22~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbRdEnReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbRdEnReg .is_wysiwyg = "true";
defparam \vgaOut|ppuFbRdEnReg .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N47
dffeas \frameBuffer|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaOut|ppuFbAddrReg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgaOut|ppuFbRdEnReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N14
dffeas \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\frameBuffer|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N38
dffeas \vgaOut|ppuFbAddrReg[15] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [47]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[15] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \vgaOut|_GEN_21~1 (
// Equation(s):
// \vgaOut|_GEN_21~1_combout  = (\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & (!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & (!\vgaOut|debugAccessReqDequeueReg~q  & !\vgaOut|_GEN_21~0_combout )))

	.dataa(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datac(!\vgaOut|debugAccessReqDequeueReg~q ),
	.datad(!\vgaOut|_GEN_21~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|_GEN_21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|_GEN_21~1 .extended_lut = "off";
defparam \vgaOut|_GEN_21~1 .lut_mask = 64'h4000400040004000;
defparam \vgaOut|_GEN_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \vgaOut|ppuFbWrEnReg (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|_GEN_21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbWrEnReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbWrEnReg .is_wysiwyg = "true";
defparam \vgaOut|ppuFbWrEnReg .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N41
dffeas \vgaOut|ppuFbAddrReg[14] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[14] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3] = ( \vgaOut|ppuFbAddrReg [14] & ( (\vgaOut|ppuFbAddrReg [15] & (\vgaOut|ppuFbWrEnReg~q  & \vgaOut|ppuFbAddrReg [13])) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [15]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbAddrReg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w[3] .lut_mask = 64'h0000000001010101;
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y45_N1
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y44_N0
cyclonev_pll_refclk_select \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK3_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y38_N0
cyclonev_fractional_pll \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pllVga|pll_vga_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pllVga|pll_vga_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 1;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y42_N0
cyclonev_pll_reconfig \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 1;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y42_N1
cyclonev_pll_output_counter \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN3 ),
	.tclk0(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 1;
defparam \pllVga|pll_vga_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 3;
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \vgaOut|Add1~1 (
// Equation(s):
// \vgaOut|Add1~1_sumout  = SUM(( \vgaOut|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \vgaOut|Add1~2  = CARRY(( \vgaOut|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~1_sumout ),
	.cout(\vgaOut|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~1 .extended_lut = "off";
defparam \vgaOut|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \vgaOut|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N3
cyclonev_lcell_comb \vgaOut|Add1~13 (
// Equation(s):
// \vgaOut|Add1~13_sumout  = SUM(( \vgaOut|yCounter [1] ) + ( GND ) + ( \vgaOut|Add1~2  ))
// \vgaOut|Add1~14  = CARRY(( \vgaOut|yCounter [1] ) + ( GND ) + ( \vgaOut|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~13_sumout ),
	.cout(\vgaOut|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~13 .extended_lut = "off";
defparam \vgaOut|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N0
cyclonev_lcell_comb \vgaOut|Add0~33 (
// Equation(s):
// \vgaOut|Add0~33_sumout  = SUM(( \vgaOut|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \vgaOut|Add0~34  = CARRY(( \vgaOut|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~33_sumout ),
	.cout(\vgaOut|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~33 .extended_lut = "off";
defparam \vgaOut|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \vgaOut|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N2
dffeas \vgaOut|xCounter[0] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[0] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N3
cyclonev_lcell_comb \vgaOut|Add0~37 (
// Equation(s):
// \vgaOut|Add0~37_sumout  = SUM(( \vgaOut|xCounter [1] ) + ( GND ) + ( \vgaOut|Add0~34  ))
// \vgaOut|Add0~38  = CARRY(( \vgaOut|xCounter [1] ) + ( GND ) + ( \vgaOut|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~37_sumout ),
	.cout(\vgaOut|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~37 .extended_lut = "off";
defparam \vgaOut|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \vgaOut|xCounter[1] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[1] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N6
cyclonev_lcell_comb \vgaOut|Add0~25 (
// Equation(s):
// \vgaOut|Add0~25_sumout  = SUM(( \vgaOut|xCounter [2] ) + ( GND ) + ( \vgaOut|Add0~38  ))
// \vgaOut|Add0~26  = CARRY(( \vgaOut|xCounter [2] ) + ( GND ) + ( \vgaOut|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~25_sumout ),
	.cout(\vgaOut|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~25 .extended_lut = "off";
defparam \vgaOut|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N8
dffeas \vgaOut|xCounter[2] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[2] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N9
cyclonev_lcell_comb \vgaOut|Add0~29 (
// Equation(s):
// \vgaOut|Add0~29_sumout  = SUM(( \vgaOut|xCounter [3] ) + ( GND ) + ( \vgaOut|Add0~26  ))
// \vgaOut|Add0~30  = CARRY(( \vgaOut|xCounter [3] ) + ( GND ) + ( \vgaOut|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~29_sumout ),
	.cout(\vgaOut|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~29 .extended_lut = "off";
defparam \vgaOut|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \vgaOut|xCounter[3] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[3] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N12
cyclonev_lcell_comb \vgaOut|Add0~13 (
// Equation(s):
// \vgaOut|Add0~13_sumout  = SUM(( \vgaOut|xCounter [4] ) + ( GND ) + ( \vgaOut|Add0~30  ))
// \vgaOut|Add0~14  = CARRY(( \vgaOut|xCounter [4] ) + ( GND ) + ( \vgaOut|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~13_sumout ),
	.cout(\vgaOut|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~13 .extended_lut = "off";
defparam \vgaOut|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N14
dffeas \vgaOut|xCounter[4] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[4] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N15
cyclonev_lcell_comb \vgaOut|Add0~9 (
// Equation(s):
// \vgaOut|Add0~9_sumout  = SUM(( \vgaOut|xCounter [5] ) + ( GND ) + ( \vgaOut|Add0~14  ))
// \vgaOut|Add0~10  = CARRY(( \vgaOut|xCounter [5] ) + ( GND ) + ( \vgaOut|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~9_sumout ),
	.cout(\vgaOut|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~9 .extended_lut = "off";
defparam \vgaOut|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \vgaOut|xCounter[5] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[5] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N18
cyclonev_lcell_comb \vgaOut|Add0~17 (
// Equation(s):
// \vgaOut|Add0~17_sumout  = SUM(( \vgaOut|xCounter [6] ) + ( GND ) + ( \vgaOut|Add0~10  ))
// \vgaOut|Add0~18  = CARRY(( \vgaOut|xCounter [6] ) + ( GND ) + ( \vgaOut|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~17_sumout ),
	.cout(\vgaOut|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~17 .extended_lut = "off";
defparam \vgaOut|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N20
dffeas \vgaOut|xCounter[6] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[6] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N21
cyclonev_lcell_comb \vgaOut|Add0~21 (
// Equation(s):
// \vgaOut|Add0~21_sumout  = SUM(( \vgaOut|xCounter [7] ) + ( GND ) + ( \vgaOut|Add0~18  ))
// \vgaOut|Add0~22  = CARRY(( \vgaOut|xCounter [7] ) + ( GND ) + ( \vgaOut|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~21_sumout ),
	.cout(\vgaOut|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~21 .extended_lut = "off";
defparam \vgaOut|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \vgaOut|xCounter[7] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[7] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N51
cyclonev_lcell_comb \vgaOut|xCounter[5]~1 (
// Equation(s):
// \vgaOut|xCounter[5]~1_combout  = ( !\vgaOut|xCounter [6] & ( (!\vgaOut|xCounter [5] & !\vgaOut|xCounter [7]) ) )

	.dataa(gnd),
	.datab(!\vgaOut|xCounter [5]),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [7]),
	.datae(gnd),
	.dataf(!\vgaOut|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|xCounter[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|xCounter[5]~1 .extended_lut = "off";
defparam \vgaOut|xCounter[5]~1 .lut_mask = 64'hCC00CC0000000000;
defparam \vgaOut|xCounter[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N42
cyclonev_lcell_comb \vgaOut|xCounter[5]~0 (
// Equation(s):
// \vgaOut|xCounter[5]~0_combout  = ( \vgaOut|xCounter [1] & ( \vgaOut|xCounter [2] & ( (\vgaOut|xCounter [3] & (\vgaOut|xCounter [4] & \vgaOut|xCounter [0])) ) ) )

	.dataa(!\vgaOut|xCounter [3]),
	.datab(!\vgaOut|xCounter [4]),
	.datac(!\vgaOut|xCounter [0]),
	.datad(gnd),
	.datae(!\vgaOut|xCounter [1]),
	.dataf(!\vgaOut|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|xCounter[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|xCounter[5]~0 .extended_lut = "off";
defparam \vgaOut|xCounter[5]~0 .lut_mask = 64'h0000000000000101;
defparam \vgaOut|xCounter[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N24
cyclonev_lcell_comb \vgaOut|Add0~5 (
// Equation(s):
// \vgaOut|Add0~5_sumout  = SUM(( \vgaOut|xCounter [8] ) + ( GND ) + ( \vgaOut|Add0~22  ))
// \vgaOut|Add0~6  = CARRY(( \vgaOut|xCounter [8] ) + ( GND ) + ( \vgaOut|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~5_sumout ),
	.cout(\vgaOut|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~5 .extended_lut = "off";
defparam \vgaOut|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N26
dffeas \vgaOut|xCounter[8] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[8] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N27
cyclonev_lcell_comb \vgaOut|Add0~1 (
// Equation(s):
// \vgaOut|Add0~1_sumout  = SUM(( \vgaOut|xCounter [9] ) + ( GND ) + ( \vgaOut|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add0~1 .extended_lut = "off";
defparam \vgaOut|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \vgaOut|xCounter[9] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|xCounter[5]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|xCounter[9] .is_wysiwyg = "true";
defparam \vgaOut|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N24
cyclonev_lcell_comb \vgaOut|xCounter[5]~2 (
// Equation(s):
// \vgaOut|xCounter[5]~2_combout  = ( \vgaOut|xCounter [8] & ( (!\RESET_N~input_o ) # ((\vgaOut|xCounter [9] & ((!\vgaOut|xCounter[5]~1_combout ) # (\vgaOut|xCounter[5]~0_combout )))) ) ) # ( !\vgaOut|xCounter [8] & ( !\RESET_N~input_o  ) )

	.dataa(!\vgaOut|xCounter[5]~1_combout ),
	.datab(!\vgaOut|xCounter[5]~0_combout ),
	.datac(!\RESET_N~input_o ),
	.datad(!\vgaOut|xCounter [9]),
	.datae(gnd),
	.dataf(!\vgaOut|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|xCounter[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|xCounter[5]~2 .extended_lut = "off";
defparam \vgaOut|xCounter[5]~2 .lut_mask = 64'hF0F0F0F0F0FBF0FB;
defparam \vgaOut|xCounter[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \vgaOut|yCounter[1] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[1] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N6
cyclonev_lcell_comb \vgaOut|Add1~17 (
// Equation(s):
// \vgaOut|Add1~17_sumout  = SUM(( \vgaOut|yCounter [2] ) + ( GND ) + ( \vgaOut|Add1~14  ))
// \vgaOut|Add1~18  = CARRY(( \vgaOut|yCounter [2] ) + ( GND ) + ( \vgaOut|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~17_sumout ),
	.cout(\vgaOut|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~17 .extended_lut = "off";
defparam \vgaOut|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N8
dffeas \vgaOut|yCounter[2] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[2] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N9
cyclonev_lcell_comb \vgaOut|Add1~21 (
// Equation(s):
// \vgaOut|Add1~21_sumout  = SUM(( \vgaOut|yCounter [3] ) + ( GND ) + ( \vgaOut|Add1~18  ))
// \vgaOut|Add1~22  = CARRY(( \vgaOut|yCounter [3] ) + ( GND ) + ( \vgaOut|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~21_sumout ),
	.cout(\vgaOut|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~21 .extended_lut = "off";
defparam \vgaOut|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \vgaOut|yCounter[3] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[3] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N12
cyclonev_lcell_comb \vgaOut|Add1~25 (
// Equation(s):
// \vgaOut|Add1~25_sumout  = SUM(( \vgaOut|yCounter [4] ) + ( GND ) + ( \vgaOut|Add1~22  ))
// \vgaOut|Add1~26  = CARRY(( \vgaOut|yCounter [4] ) + ( GND ) + ( \vgaOut|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~25_sumout ),
	.cout(\vgaOut|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~25 .extended_lut = "off";
defparam \vgaOut|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N14
dffeas \vgaOut|yCounter[4] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[4] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N15
cyclonev_lcell_comb \vgaOut|Add1~29 (
// Equation(s):
// \vgaOut|Add1~29_sumout  = SUM(( \vgaOut|yCounter [5] ) + ( GND ) + ( \vgaOut|Add1~26  ))
// \vgaOut|Add1~30  = CARRY(( \vgaOut|yCounter [5] ) + ( GND ) + ( \vgaOut|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~29_sumout ),
	.cout(\vgaOut|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~29 .extended_lut = "off";
defparam \vgaOut|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \vgaOut|yCounter[5] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[5] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N18
cyclonev_lcell_comb \vgaOut|Add1~33 (
// Equation(s):
// \vgaOut|Add1~33_sumout  = SUM(( \vgaOut|yCounter [6] ) + ( GND ) + ( \vgaOut|Add1~30  ))
// \vgaOut|Add1~34  = CARRY(( \vgaOut|yCounter [6] ) + ( GND ) + ( \vgaOut|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~33_sumout ),
	.cout(\vgaOut|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~33 .extended_lut = "off";
defparam \vgaOut|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N20
dffeas \vgaOut|yCounter[6] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[6] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N21
cyclonev_lcell_comb \vgaOut|Add1~37 (
// Equation(s):
// \vgaOut|Add1~37_sumout  = SUM(( \vgaOut|yCounter [7] ) + ( GND ) + ( \vgaOut|Add1~34  ))
// \vgaOut|Add1~38  = CARRY(( \vgaOut|yCounter [7] ) + ( GND ) + ( \vgaOut|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~37_sumout ),
	.cout(\vgaOut|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~37 .extended_lut = "off";
defparam \vgaOut|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \vgaOut|yCounter[7] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[7] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N24
cyclonev_lcell_comb \vgaOut|Add1~5 (
// Equation(s):
// \vgaOut|Add1~5_sumout  = SUM(( \vgaOut|yCounter [8] ) + ( GND ) + ( \vgaOut|Add1~38  ))
// \vgaOut|Add1~6  = CARRY(( \vgaOut|yCounter [8] ) + ( GND ) + ( \vgaOut|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~5_sumout ),
	.cout(\vgaOut|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~5 .extended_lut = "off";
defparam \vgaOut|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N26
dffeas \vgaOut|yCounter[8] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[8] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N27
cyclonev_lcell_comb \vgaOut|Add1~9 (
// Equation(s):
// \vgaOut|Add1~9_sumout  = SUM(( \vgaOut|yCounter [9] ) + ( GND ) + ( \vgaOut|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add1~9 .extended_lut = "off";
defparam \vgaOut|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaOut|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \vgaOut|yCounter[9] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[9] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N30
cyclonev_lcell_comb \vgaOut|vsyncPrefetchReg~0 (
// Equation(s):
// \vgaOut|vsyncPrefetchReg~0_combout  = ( !\vgaOut|yCounter [4] & ( (!\vgaOut|yCounter [6] & (!\vgaOut|yCounter [5] & (!\vgaOut|yCounter [8] & !\vgaOut|yCounter [7]))) ) )

	.dataa(!\vgaOut|yCounter [6]),
	.datab(!\vgaOut|yCounter [5]),
	.datac(!\vgaOut|yCounter [8]),
	.datad(!\vgaOut|yCounter [7]),
	.datae(gnd),
	.dataf(!\vgaOut|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|vsyncPrefetchReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|vsyncPrefetchReg~0 .extended_lut = "off";
defparam \vgaOut|vsyncPrefetchReg~0 .lut_mask = 64'h8000800000000000;
defparam \vgaOut|vsyncPrefetchReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N54
cyclonev_lcell_comb \vgaOut|yCounter[1]~0 (
// Equation(s):
// \vgaOut|yCounter[1]~0_combout  = ( \vgaOut|yCounter [2] & ( \vgaOut|yCounter [3] ) ) # ( !\vgaOut|yCounter [2] & ( (\vgaOut|yCounter [3] & (\vgaOut|yCounter [0] & \vgaOut|yCounter [1])) ) )

	.dataa(gnd),
	.datab(!\vgaOut|yCounter [3]),
	.datac(!\vgaOut|yCounter [0]),
	.datad(!\vgaOut|yCounter [1]),
	.datae(gnd),
	.dataf(!\vgaOut|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|yCounter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|yCounter[1]~0 .extended_lut = "off";
defparam \vgaOut|yCounter[1]~0 .lut_mask = 64'h0003000333333333;
defparam \vgaOut|yCounter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N57
cyclonev_lcell_comb \vgaOut|yCounter[1]~1 (
// Equation(s):
// \vgaOut|yCounter[1]~1_combout  = ( \RESET_N~input_o  & ( (\vgaOut|yCounter [9] & ((!\vgaOut|vsyncPrefetchReg~0_combout ) # (\vgaOut|yCounter[1]~0_combout ))) ) ) # ( !\RESET_N~input_o  )

	.dataa(!\vgaOut|yCounter [9]),
	.datab(gnd),
	.datac(!\vgaOut|vsyncPrefetchReg~0_combout ),
	.datad(!\vgaOut|yCounter[1]~0_combout ),
	.datae(gnd),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|yCounter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|yCounter[1]~1 .extended_lut = "off";
defparam \vgaOut|yCounter[1]~1 .lut_mask = 64'hFFFFFFFF50555055;
defparam \vgaOut|yCounter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N2
dffeas \vgaOut|yCounter[0] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|yCounter[1]~1_combout ),
	.sload(gnd),
	.ena(\vgaOut|xCounter[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|yCounter[0] .is_wysiwyg = "true";
defparam \vgaOut|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N30
cyclonev_lcell_comb \vgaOut|Add3~9 (
// Equation(s):
// \vgaOut|Add3~9_sumout  = SUM(( \vgaOut|yCounter [1] ) + ( \vgaOut|yCounter [0] ) + ( !VCC ))
// \vgaOut|Add3~10  = CARRY(( \vgaOut|yCounter [1] ) + ( \vgaOut|yCounter [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|yCounter [0]),
	.datad(!\vgaOut|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add3~9_sumout ),
	.cout(\vgaOut|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add3~9 .extended_lut = "off";
defparam \vgaOut|Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \vgaOut|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N33
cyclonev_lcell_comb \vgaOut|Add3~13 (
// Equation(s):
// \vgaOut|Add3~13_sumout  = SUM(( \vgaOut|yCounter [2] ) + ( GND ) + ( \vgaOut|Add3~10  ))
// \vgaOut|Add3~14  = CARRY(( \vgaOut|yCounter [2] ) + ( GND ) + ( \vgaOut|Add3~10  ))

	.dataa(!\vgaOut|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add3~13_sumout ),
	.cout(\vgaOut|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add3~13 .extended_lut = "off";
defparam \vgaOut|Add3~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaOut|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \vgaOut|Add3~17 (
// Equation(s):
// \vgaOut|Add3~17_sumout  = SUM(( \vgaOut|yCounter [3] ) + ( GND ) + ( \vgaOut|Add3~14  ))
// \vgaOut|Add3~18  = CARRY(( \vgaOut|yCounter [3] ) + ( GND ) + ( \vgaOut|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add3~17_sumout ),
	.cout(\vgaOut|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add3~17 .extended_lut = "off";
defparam \vgaOut|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaOut|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N39
cyclonev_lcell_comb \vgaOut|Add3~21 (
// Equation(s):
// \vgaOut|Add3~21_sumout  = SUM(( \vgaOut|yCounter [4] ) + ( GND ) + ( \vgaOut|Add3~18  ))
// \vgaOut|Add3~22  = CARRY(( \vgaOut|yCounter [4] ) + ( GND ) + ( \vgaOut|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add3~21_sumout ),
	.cout(\vgaOut|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add3~21 .extended_lut = "off";
defparam \vgaOut|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaOut|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \vgaOut|Add3~25 (
// Equation(s):
// \vgaOut|Add3~25_sumout  = SUM(( \vgaOut|yCounter [5] ) + ( VCC ) + ( \vgaOut|Add3~22  ))
// \vgaOut|Add3~26  = CARRY(( \vgaOut|yCounter [5] ) + ( VCC ) + ( \vgaOut|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add3~25_sumout ),
	.cout(\vgaOut|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add3~25 .extended_lut = "off";
defparam \vgaOut|Add3~25 .lut_mask = 64'h0000000000000F0F;
defparam \vgaOut|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \vgaOut|LessThan6~0 (
// Equation(s):
// \vgaOut|LessThan6~0_combout  = ( \vgaOut|Add3~17_sumout  & ( \vgaOut|Add3~25_sumout  ) ) # ( !\vgaOut|Add3~17_sumout  & ( \vgaOut|Add3~25_sumout  & ( (!\vgaOut|yCounter [0]) # (((\vgaOut|Add3~9_sumout ) # (\vgaOut|Add3~13_sumout )) # 
// (\vgaOut|Add3~21_sumout )) ) ) )

	.dataa(!\vgaOut|yCounter [0]),
	.datab(!\vgaOut|Add3~21_sumout ),
	.datac(!\vgaOut|Add3~13_sumout ),
	.datad(!\vgaOut|Add3~9_sumout ),
	.datae(!\vgaOut|Add3~17_sumout ),
	.dataf(!\vgaOut|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|LessThan6~0 .extended_lut = "off";
defparam \vgaOut|LessThan6~0 .lut_mask = 64'h00000000BFFFFFFF;
defparam \vgaOut|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N54
cyclonev_lcell_comb \vgaOut|LessThan5~0 (
// Equation(s):
// \vgaOut|LessThan5~0_combout  = ( !\vgaOut|xCounter [1] & ( \vgaOut|xCounter [5] & ( (!\vgaOut|xCounter [3] & (!\vgaOut|xCounter [2] & (!\vgaOut|xCounter [0] & \vgaOut|xCounter [4]))) ) ) )

	.dataa(!\vgaOut|xCounter [3]),
	.datab(!\vgaOut|xCounter [2]),
	.datac(!\vgaOut|xCounter [0]),
	.datad(!\vgaOut|xCounter [4]),
	.datae(!\vgaOut|xCounter [1]),
	.dataf(!\vgaOut|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|LessThan5~0 .extended_lut = "off";
defparam \vgaOut|LessThan5~0 .lut_mask = 64'h0000000000800000;
defparam \vgaOut|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N48
cyclonev_lcell_comb \vgaOut|LessThan0~0 (
// Equation(s):
// \vgaOut|LessThan0~0_combout  = ( \vgaOut|xCounter [4] & ( \vgaOut|xCounter [5] ) )

	.dataa(gnd),
	.datab(!\vgaOut|xCounter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|LessThan0~0 .extended_lut = "off";
defparam \vgaOut|LessThan0~0 .lut_mask = 64'h0000000033333333;
defparam \vgaOut|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \vgaOut|_GEN_34~1 (
// Equation(s):
// \vgaOut|_GEN_34~1_combout  = ( \vgaOut|LessThan5~0_combout  & ( \vgaOut|LessThan0~0_combout  & ( (!\vgaOut|xCounter [9] & (!\vgaOut|xCounter [6] & (!\vgaOut|xCounter [7] & !\vgaOut|xCounter [8]))) # (\vgaOut|xCounter [9] & (((\vgaOut|xCounter [8]) # 
// (\vgaOut|xCounter [7])))) ) ) ) # ( !\vgaOut|LessThan5~0_combout  & ( \vgaOut|LessThan0~0_combout  & ( !\vgaOut|xCounter [9] $ ((((\vgaOut|xCounter [8]) # (\vgaOut|xCounter [7])) # (\vgaOut|xCounter [6]))) ) ) ) # ( \vgaOut|LessThan5~0_combout  & ( 
// !\vgaOut|LessThan0~0_combout  & ( (!\vgaOut|xCounter [9] & (((!\vgaOut|xCounter [7] & !\vgaOut|xCounter [8])))) # (\vgaOut|xCounter [9] & (((\vgaOut|xCounter [6] & \vgaOut|xCounter [7])) # (\vgaOut|xCounter [8]))) ) ) ) # ( !\vgaOut|LessThan5~0_combout  & 
// ( !\vgaOut|LessThan0~0_combout  & ( !\vgaOut|xCounter [9] $ (((\vgaOut|xCounter [8]) # (\vgaOut|xCounter [7]))) ) ) )

	.dataa(!\vgaOut|xCounter [6]),
	.datab(!\vgaOut|xCounter [9]),
	.datac(!\vgaOut|xCounter [7]),
	.datad(!\vgaOut|xCounter [8]),
	.datae(!\vgaOut|LessThan5~0_combout ),
	.dataf(!\vgaOut|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|_GEN_34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|_GEN_34~1 .extended_lut = "off";
defparam \vgaOut|_GEN_34~1 .lut_mask = 64'hC333C13393338333;
defparam \vgaOut|_GEN_34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N48
cyclonev_lcell_comb \vgaOut|LessThan2~0 (
// Equation(s):
// \vgaOut|LessThan2~0_combout  = ( \vgaOut|yCounter [2] & ( (\vgaOut|yCounter [4] & (\vgaOut|yCounter [3] & (\vgaOut|yCounter [0] & \vgaOut|yCounter [1]))) ) )

	.dataa(!\vgaOut|yCounter [4]),
	.datab(!\vgaOut|yCounter [3]),
	.datac(!\vgaOut|yCounter [0]),
	.datad(!\vgaOut|yCounter [1]),
	.datae(gnd),
	.dataf(!\vgaOut|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|LessThan2~0 .extended_lut = "off";
defparam \vgaOut|LessThan2~0 .lut_mask = 64'h0000000000010001;
defparam \vgaOut|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N30
cyclonev_lcell_comb \vgaOut|LessThan1~0 (
// Equation(s):
// \vgaOut|LessThan1~0_combout  = ( \vgaOut|xCounter [8] & ( \vgaOut|xCounter [5] & ( \vgaOut|xCounter [9] ) ) ) # ( !\vgaOut|xCounter [8] & ( \vgaOut|xCounter [5] & ( (\vgaOut|xCounter [7] & (\vgaOut|xCounter [9] & ((\vgaOut|xCounter [4]) # 
// (\vgaOut|xCounter [6])))) ) ) ) # ( \vgaOut|xCounter [8] & ( !\vgaOut|xCounter [5] & ( \vgaOut|xCounter [9] ) ) ) # ( !\vgaOut|xCounter [8] & ( !\vgaOut|xCounter [5] & ( (\vgaOut|xCounter [6] & (\vgaOut|xCounter [7] & \vgaOut|xCounter [9])) ) ) )

	.dataa(!\vgaOut|xCounter [6]),
	.datab(!\vgaOut|xCounter [4]),
	.datac(!\vgaOut|xCounter [7]),
	.datad(!\vgaOut|xCounter [9]),
	.datae(!\vgaOut|xCounter [8]),
	.dataf(!\vgaOut|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|LessThan1~0 .extended_lut = "off";
defparam \vgaOut|LessThan1~0 .lut_mask = 64'h000500FF000700FF;
defparam \vgaOut|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N33
cyclonev_lcell_comb \vgaOut|LessThan2~1 (
// Equation(s):
// \vgaOut|LessThan2~1_combout  = ( !\vgaOut|yCounter [8] & ( (!\vgaOut|yCounter [6] & (!\vgaOut|yCounter [5] & !\vgaOut|yCounter [7])) ) )

	.dataa(!\vgaOut|yCounter [6]),
	.datab(!\vgaOut|yCounter [5]),
	.datac(gnd),
	.datad(!\vgaOut|yCounter [7]),
	.datae(gnd),
	.dataf(!\vgaOut|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|LessThan2~1 .extended_lut = "off";
defparam \vgaOut|LessThan2~1 .lut_mask = 64'h8800880000000000;
defparam \vgaOut|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N51
cyclonev_lcell_comb \vgaOut|LessThan3~0 (
// Equation(s):
// \vgaOut|LessThan3~0_combout  = ( \vgaOut|yCounter [6] & ( (\vgaOut|yCounter [5] & \vgaOut|yCounter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|yCounter [5]),
	.datad(!\vgaOut|yCounter [7]),
	.datae(gnd),
	.dataf(!\vgaOut|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|LessThan3~0 .extended_lut = "off";
defparam \vgaOut|LessThan3~0 .lut_mask = 64'h00000000000F000F;
defparam \vgaOut|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N36
cyclonev_lcell_comb \vgaOut|_GEN_34~0 (
// Equation(s):
// \vgaOut|_GEN_34~0_combout  = ( !\vgaOut|yCounter [9] & ( \vgaOut|yCounter [8] & ( (!\vgaOut|LessThan1~0_combout  & ((!\vgaOut|LessThan2~0_combout  & (!\vgaOut|LessThan2~1_combout )) # (\vgaOut|LessThan2~0_combout  & ((!\vgaOut|LessThan3~0_combout ))))) ) 
// ) ) # ( !\vgaOut|yCounter [9] & ( !\vgaOut|yCounter [8] & ( (!\vgaOut|LessThan1~0_combout  & ((!\vgaOut|LessThan2~1_combout ) # (\vgaOut|LessThan2~0_combout ))) ) ) )

	.dataa(!\vgaOut|LessThan2~0_combout ),
	.datab(!\vgaOut|LessThan1~0_combout ),
	.datac(!\vgaOut|LessThan2~1_combout ),
	.datad(!\vgaOut|LessThan3~0_combout ),
	.datae(!\vgaOut|yCounter [9]),
	.dataf(!\vgaOut|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|_GEN_34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|_GEN_34~0 .extended_lut = "off";
defparam \vgaOut|_GEN_34~0 .lut_mask = 64'hC4C40000C4800000;
defparam \vgaOut|_GEN_34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N45
cyclonev_lcell_comb \vgaOut|Add3~29 (
// Equation(s):
// \vgaOut|Add3~29_sumout  = SUM(( \vgaOut|yCounter [6] ) + ( VCC ) + ( \vgaOut|Add3~26  ))
// \vgaOut|Add3~30  = CARRY(( \vgaOut|yCounter [6] ) + ( VCC ) + ( \vgaOut|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add3~29_sumout ),
	.cout(\vgaOut|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add3~29 .extended_lut = "off";
defparam \vgaOut|Add3~29 .lut_mask = 64'h0000000000000F0F;
defparam \vgaOut|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \vgaOut|Add3~33 (
// Equation(s):
// \vgaOut|Add3~33_sumout  = SUM(( \vgaOut|yCounter [7] ) + ( VCC ) + ( \vgaOut|Add3~30  ))
// \vgaOut|Add3~34  = CARRY(( \vgaOut|yCounter [7] ) + ( VCC ) + ( \vgaOut|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add3~33_sumout ),
	.cout(\vgaOut|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add3~33 .extended_lut = "off";
defparam \vgaOut|Add3~33 .lut_mask = 64'h0000000000000F0F;
defparam \vgaOut|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N51
cyclonev_lcell_comb \vgaOut|Add3~1 (
// Equation(s):
// \vgaOut|Add3~1_sumout  = SUM(( \vgaOut|yCounter [8] ) + ( VCC ) + ( \vgaOut|Add3~34  ))
// \vgaOut|Add3~2  = CARRY(( \vgaOut|yCounter [8] ) + ( VCC ) + ( \vgaOut|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add3~1_sumout ),
	.cout(\vgaOut|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add3~1 .extended_lut = "off";
defparam \vgaOut|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \vgaOut|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \vgaOut|Add3~5 (
// Equation(s):
// \vgaOut|Add3~5_sumout  = SUM(( \vgaOut|yCounter [9] ) + ( VCC ) + ( \vgaOut|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|yCounter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaOut|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaOut|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add3~5 .extended_lut = "off";
defparam \vgaOut|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \vgaOut|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \vgaOut|LessThan6~1 (
// Equation(s):
// \vgaOut|LessThan6~1_combout  = ( \vgaOut|Add3~33_sumout  & ( \vgaOut|Add3~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaOut|Add3~29_sumout ),
	.datae(gnd),
	.dataf(!\vgaOut|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|LessThan6~1 .extended_lut = "off";
defparam \vgaOut|LessThan6~1 .lut_mask = 64'h0000000000FF00FF;
defparam \vgaOut|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \vgaOut|_GEN_34~2 (
// Equation(s):
// \vgaOut|_GEN_34~2_combout  = ( !\vgaOut|Add3~5_sumout  & ( \vgaOut|LessThan6~1_combout  & ( (!\vgaOut|_GEN_34~1_combout  & (\vgaOut|_GEN_34~0_combout  & ((!\vgaOut|LessThan6~0_combout ) # (!\vgaOut|Add3~1_sumout )))) ) ) ) # ( !\vgaOut|Add3~5_sumout  & ( 
// !\vgaOut|LessThan6~1_combout  & ( (!\vgaOut|_GEN_34~1_combout  & \vgaOut|_GEN_34~0_combout ) ) ) )

	.dataa(!\vgaOut|LessThan6~0_combout ),
	.datab(!\vgaOut|_GEN_34~1_combout ),
	.datac(!\vgaOut|_GEN_34~0_combout ),
	.datad(!\vgaOut|Add3~1_sumout ),
	.datae(!\vgaOut|Add3~5_sumout ),
	.dataf(!\vgaOut|LessThan6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|_GEN_34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|_GEN_34~2 .extended_lut = "off";
defparam \vgaOut|_GEN_34~2 .lut_mask = 64'h0C0C00000C080000;
defparam \vgaOut|_GEN_34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N14
dffeas \vgaOut|vgaFbRdEnReg (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|_GEN_34~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbRdEnReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbRdEnReg .is_wysiwyg = "true";
defparam \vgaOut|vgaFbRdEnReg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3] = ( \vgaOut|ppuFbAddrReg [14] & ( (\vgaOut|ppuFbAddrReg [13] & (\vgaOut|ppuFbAddrReg [15] & ((\vgaOut|ppuFbRdEnReg~q ) # (\vgaOut|ppuFbWrEnReg~q )))) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [13]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbRdEnReg~q ),
	.datad(!\vgaOut|ppuFbAddrReg [15]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w[3] .lut_mask = 64'h0000000000150015;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N47
dffeas \vgaOut|vgaFbAddrReg[13] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[13] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N53
dffeas \vgaOut|vgaFbAddrReg[15] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[15] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N50
dffeas \vgaOut|vgaFbAddrReg[14] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[14] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N6
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3] = ( \vgaOut|vgaFbAddrReg [14] & ( (\vgaOut|vgaFbAddrReg [13] & (\vgaOut|vgaFbRdEnReg~q  & \vgaOut|vgaFbAddrReg [15])) ) )

	.dataa(!\vgaOut|vgaFbAddrReg [13]),
	.datab(!\vgaOut|vgaFbRdEnReg~q ),
	.datac(gnd),
	.datad(!\vgaOut|vgaFbAddrReg [15]),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w[3] .lut_mask = 64'h0000000000110011;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N44
dffeas \vgaOut|ppuFbDataReg[0] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[0] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N26
dffeas \vgaOut|ppuFbAddrReg[0] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[0] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \vgaOut|ppuFbAddrReg[1]~feeder (
// Equation(s):
// \vgaOut|ppuFbAddrReg[1]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbAddrReg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[1]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbAddrReg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbAddrReg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \vgaOut|ppuFbAddrReg[1] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbAddrReg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[1] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N23
dffeas \vgaOut|ppuFbAddrReg[2] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[2] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \vgaOut|ppuFbAddrReg[3]~feeder (
// Equation(s):
// \vgaOut|ppuFbAddrReg[3]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [35] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbAddrReg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[3]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbAddrReg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbAddrReg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N50
dffeas \vgaOut|ppuFbAddrReg[3] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbAddrReg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[3] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \vgaOut|ppuFbAddrReg[4]~feeder (
// Equation(s):
// \vgaOut|ppuFbAddrReg[4]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [36] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbAddrReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[4]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbAddrReg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbAddrReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \vgaOut|ppuFbAddrReg[4] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbAddrReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[4] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \vgaOut|ppuFbAddrReg[5] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[5] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \vgaOut|ppuFbAddrReg[6]~feeder (
// Equation(s):
// \vgaOut|ppuFbAddrReg[6]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [38] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbAddrReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[6]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbAddrReg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbAddrReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N56
dffeas \vgaOut|ppuFbAddrReg[6] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbAddrReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[6] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \vgaOut|ppuFbAddrReg[7] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[7] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \vgaOut|ppuFbAddrReg[8]~feeder (
// Equation(s):
// \vgaOut|ppuFbAddrReg[8]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [40] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbAddrReg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[8]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbAddrReg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbAddrReg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N47
dffeas \vgaOut|ppuFbAddrReg[8] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbAddrReg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[8] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N15
cyclonev_lcell_comb \vgaOut|ppuFbAddrReg[9]~feeder (
// Equation(s):
// \vgaOut|ppuFbAddrReg[9]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [41] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbAddrReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[9]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbAddrReg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbAddrReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \vgaOut|ppuFbAddrReg[9] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbAddrReg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[9] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \vgaOut|ppuFbAddrReg[10] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[10] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \vgaOut|ppuFbAddrReg[11]~feeder (
// Equation(s):
// \vgaOut|ppuFbAddrReg[11]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [43] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbAddrReg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[11]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbAddrReg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbAddrReg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N20
dffeas \vgaOut|ppuFbAddrReg[11] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbAddrReg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[11] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \vgaOut|ppuFbAddrReg[12]~feeder (
// Equation(s):
// \vgaOut|ppuFbAddrReg[12]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [44] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbAddrReg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[12]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbAddrReg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbAddrReg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N20
dffeas \vgaOut|ppuFbAddrReg[12] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbAddrReg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbAddrReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbAddrReg[12] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbAddrReg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N24
cyclonev_lcell_comb \vgaOut|vgaFbAddrReg[0]~feeder (
// Equation(s):
// \vgaOut|vgaFbAddrReg[0]~feeder_combout  = ( \vgaOut|xCounter [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|xCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|vgaFbAddrReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[0]~feeder .extended_lut = "off";
defparam \vgaOut|vgaFbAddrReg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|vgaFbAddrReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N26
dffeas \vgaOut|vgaFbAddrReg[0] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|vgaFbAddrReg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[0] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \vgaOut|vgaFbAddrReg[1] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaOut|xCounter [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[1] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \vgaOut|vgaFbAddrReg[2] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaOut|xCounter [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[2] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N54
cyclonev_lcell_comb \vgaOut|xCounter[4]~_wirecell (
// Equation(s):
// \vgaOut|xCounter[4]~_wirecell_combout  = !\vgaOut|xCounter [4]

	.dataa(gnd),
	.datab(!\vgaOut|xCounter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|xCounter[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|xCounter[4]~_wirecell .extended_lut = "off";
defparam \vgaOut|xCounter[4]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \vgaOut|xCounter[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N56
dffeas \vgaOut|vgaFbAddrReg[3] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|xCounter[4]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[3] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N57
cyclonev_lcell_comb \vgaOut|Add2~0 (
// Equation(s):
// \vgaOut|Add2~0_combout  = ( \vgaOut|xCounter [5] & ( !\vgaOut|xCounter [4] ) ) # ( !\vgaOut|xCounter [5] & ( \vgaOut|xCounter [4] ) )

	.dataa(gnd),
	.datab(!\vgaOut|xCounter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add2~0 .extended_lut = "off";
defparam \vgaOut|Add2~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \vgaOut|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N59
dffeas \vgaOut|vgaFbAddrReg[4] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[4] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N27
cyclonev_lcell_comb \vgaOut|Add2~1 (
// Equation(s):
// \vgaOut|Add2~1_combout  = !\vgaOut|LessThan0~0_combout  $ (!\vgaOut|xCounter [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|LessThan0~0_combout ),
	.datad(!\vgaOut|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add2~1 .extended_lut = "off";
defparam \vgaOut|Add2~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \vgaOut|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \vgaOut|vgaFbAddrReg[5] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[5] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N21
cyclonev_lcell_comb \vgaOut|Add4~0 (
// Equation(s):
// \vgaOut|Add4~0_combout  = !\vgaOut|xCounter [7] $ (((\vgaOut|LessThan0~0_combout  & \vgaOut|xCounter [6])))

	.dataa(!\vgaOut|xCounter [7]),
	.datab(gnd),
	.datac(!\vgaOut|LessThan0~0_combout ),
	.datad(!\vgaOut|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add4~0 .extended_lut = "off";
defparam \vgaOut|Add4~0 .lut_mask = 64'hAAA5AAA5AAA5AAA5;
defparam \vgaOut|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \vgaOut|vgaFbAddrReg[6] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[6] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N51
cyclonev_lcell_comb \vgaOut|Add4~1 (
// Equation(s):
// \vgaOut|Add4~1_combout  = !\vgaOut|xCounter [8] $ ((((\vgaOut|xCounter [6] & \vgaOut|LessThan0~0_combout )) # (\vgaOut|xCounter [7])))

	.dataa(!\vgaOut|xCounter [8]),
	.datab(!\vgaOut|xCounter [6]),
	.datac(!\vgaOut|LessThan0~0_combout ),
	.datad(!\vgaOut|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|Add4~1 .extended_lut = "off";
defparam \vgaOut|Add4~1 .lut_mask = 64'hA955A955A955A955;
defparam \vgaOut|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N53
dffeas \vgaOut|vgaFbAddrReg[7] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[7] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N32
dffeas \vgaOut|vgaFbAddrReg[8] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[8] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N35
dffeas \vgaOut|vgaFbAddrReg[9] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[9] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N38
dffeas \vgaOut|vgaFbAddrReg[10] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[10] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N41
dffeas \vgaOut|vgaFbAddrReg[11] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[11] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N44
dffeas \vgaOut|vgaFbAddrReg[12] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vgaFbAddrReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vgaFbAddrReg[12] .is_wysiwyg = "true";
defparam \vgaOut|vgaFbAddrReg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y22_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [0]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = ( \vgaOut|ppuFbAddrReg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N43
dffeas \frameBuffer|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\frameBuffer|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaOut|ppuFbRdEnReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N53
dffeas \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\frameBuffer|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3] = ( !\vgaOut|ppuFbAddrReg [14] & ( (\vgaOut|ppuFbAddrReg [15] & (\vgaOut|ppuFbWrEnReg~q  & \vgaOut|ppuFbAddrReg [13])) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [15]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(gnd),
	.datad(!\vgaOut|ppuFbAddrReg [13]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w[3] .lut_mask = 64'h0011001100000000;
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3] = ( !\vgaOut|ppuFbAddrReg [14] & ( (\vgaOut|ppuFbAddrReg [13] & (\vgaOut|ppuFbAddrReg [15] & ((\vgaOut|ppuFbRdEnReg~q ) # (\vgaOut|ppuFbWrEnReg~q )))) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [13]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbRdEnReg~q ),
	.datad(!\vgaOut|ppuFbAddrReg [15]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w[3] .lut_mask = 64'h0015001500000000;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3] = ( !\vgaOut|vgaFbAddrReg [14] & ( \vgaOut|vgaFbAddrReg [15] & ( (\vgaOut|vgaFbRdEnReg~q  & \vgaOut|vgaFbAddrReg [13]) ) ) )

	.dataa(gnd),
	.datab(!\vgaOut|vgaFbRdEnReg~q ),
	.datac(!\vgaOut|vgaFbAddrReg [13]),
	.datad(gnd),
	.datae(!\vgaOut|vgaFbAddrReg [14]),
	.dataf(!\vgaOut|vgaFbAddrReg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w[3] .lut_mask = 64'h0000000003030000;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y24_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [0]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3] = ( \vgaOut|ppuFbAddrReg [14] & ( (!\vgaOut|ppuFbAddrReg [13] & (\vgaOut|ppuFbWrEnReg~q  & \vgaOut|ppuFbAddrReg [15])) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [13]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(gnd),
	.datad(!\vgaOut|ppuFbAddrReg [15]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w[3] .lut_mask = 64'h0000000000220022;
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3] = ( \vgaOut|ppuFbWrEnReg~q  & ( (\vgaOut|ppuFbAddrReg [15] & (\vgaOut|ppuFbAddrReg [14] & !\vgaOut|ppuFbAddrReg [13])) ) ) # ( !\vgaOut|ppuFbWrEnReg~q  & ( 
// (\vgaOut|ppuFbAddrReg [15] & (\vgaOut|ppuFbAddrReg [14] & (\vgaOut|ppuFbRdEnReg~q  & !\vgaOut|ppuFbAddrReg [13]))) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [15]),
	.datab(!\vgaOut|ppuFbAddrReg [14]),
	.datac(!\vgaOut|ppuFbRdEnReg~q ),
	.datad(!\vgaOut|ppuFbAddrReg [13]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbWrEnReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w[3] .lut_mask = 64'h0100010011001100;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N27
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3] = ( \vgaOut|vgaFbAddrReg [14] & ( (\vgaOut|vgaFbRdEnReg~q  & (\vgaOut|vgaFbAddrReg [15] & !\vgaOut|vgaFbAddrReg [13])) ) )

	.dataa(gnd),
	.datab(!\vgaOut|vgaFbRdEnReg~q ),
	.datac(!\vgaOut|vgaFbAddrReg [15]),
	.datad(!\vgaOut|vgaFbAddrReg [13]),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w[3] .lut_mask = 64'h0000000003000300;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y20_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [0]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3] = ( !\vgaOut|ppuFbAddrReg [14] & ( (\vgaOut|ppuFbAddrReg [15] & (\vgaOut|ppuFbWrEnReg~q  & !\vgaOut|ppuFbAddrReg [13])) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [15]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(gnd),
	.datad(!\vgaOut|ppuFbAddrReg [13]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w[3] .lut_mask = 64'h1100110000000000;
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3] = ( !\vgaOut|ppuFbAddrReg [14] & ( (\vgaOut|ppuFbAddrReg [15] & (!\vgaOut|ppuFbAddrReg [13] & ((\vgaOut|ppuFbRdEnReg~q ) # (\vgaOut|ppuFbWrEnReg~q )))) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [15]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbRdEnReg~q ),
	.datad(!\vgaOut|ppuFbAddrReg [13]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w[3] .lut_mask = 64'h1500150000000000;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N21
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3] = ( !\vgaOut|vgaFbAddrReg [14] & ( (\vgaOut|vgaFbAddrReg [15] & (\vgaOut|vgaFbRdEnReg~q  & !\vgaOut|vgaFbAddrReg [13])) ) )

	.dataa(gnd),
	.datab(!\vgaOut|vgaFbAddrReg [15]),
	.datac(!\vgaOut|vgaFbRdEnReg~q ),
	.datad(!\vgaOut|vgaFbAddrReg [13]),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w[3] .lut_mask = 64'h0300030000000000;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y28_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [0]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N51
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~0 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~0_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a168~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~0 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \vgaOut|debugAccessRespDataReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3] = ( \vgaOut|ppuFbWrEnReg~q  & ( (!\vgaOut|ppuFbAddrReg [15] & (!\vgaOut|ppuFbAddrReg [14] & !\vgaOut|ppuFbAddrReg [13])) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [15]),
	.datab(!\vgaOut|ppuFbAddrReg [14]),
	.datac(!\vgaOut|ppuFbAddrReg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbWrEnReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w[3] .lut_mask = 64'h0000000080808080;
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3] = ( !\vgaOut|ppuFbAddrReg [14] & ( (!\vgaOut|ppuFbAddrReg [15] & (!\vgaOut|ppuFbAddrReg [13] & ((\vgaOut|ppuFbRdEnReg~q ) # (\vgaOut|ppuFbWrEnReg~q )))) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [15]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbAddrReg [13]),
	.datad(!\vgaOut|ppuFbRdEnReg~q ),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w[3] .lut_mask = 64'h20A020A000000000;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N54
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3] = (!\vgaOut|vgaFbAddrReg [13] & (\vgaOut|vgaFbRdEnReg~q  & (!\vgaOut|vgaFbAddrReg [14] & !\vgaOut|vgaFbAddrReg [15])))

	.dataa(!\vgaOut|vgaFbAddrReg [13]),
	.datab(!\vgaOut|vgaFbRdEnReg~q ),
	.datac(!\vgaOut|vgaFbAddrReg [14]),
	.datad(!\vgaOut|vgaFbAddrReg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w[3] .lut_mask = 64'h2000200020002000;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y21_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [0]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3] = ( !\vgaOut|ppuFbAddrReg [14] & ( (\vgaOut|ppuFbWrEnReg~q  & (!\vgaOut|ppuFbAddrReg [15] & \vgaOut|ppuFbAddrReg [13])) ) )

	.dataa(gnd),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbAddrReg [15]),
	.datad(!\vgaOut|ppuFbAddrReg [13]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w[3] .lut_mask = 64'h0030003000000000;
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3] = ( !\vgaOut|ppuFbAddrReg [14] & ( (!\vgaOut|ppuFbAddrReg [15] & (\vgaOut|ppuFbAddrReg [13] & ((\vgaOut|ppuFbRdEnReg~q ) # (\vgaOut|ppuFbWrEnReg~q )))) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [15]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbRdEnReg~q ),
	.datad(!\vgaOut|ppuFbAddrReg [13]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w[3] .lut_mask = 64'h002A002A00000000;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N57
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3] = ( !\vgaOut|vgaFbAddrReg [15] & ( (\vgaOut|vgaFbAddrReg [13] & (\vgaOut|vgaFbRdEnReg~q  & !\vgaOut|vgaFbAddrReg [14])) ) )

	.dataa(!\vgaOut|vgaFbAddrReg [13]),
	.datab(gnd),
	.datac(!\vgaOut|vgaFbRdEnReg~q ),
	.datad(!\vgaOut|vgaFbAddrReg [14]),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbAddrReg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w[3] .lut_mask = 64'h0500050000000000;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y20_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [0]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3] = ( \vgaOut|ppuFbAddrReg [14] & ( (!\vgaOut|ppuFbAddrReg [15] & (\vgaOut|ppuFbWrEnReg~q  & !\vgaOut|ppuFbAddrReg [13])) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [15]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(gnd),
	.datad(!\vgaOut|ppuFbAddrReg [13]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w[3] .lut_mask = 64'h0000000022002200;
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N27
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3] = ( \vgaOut|ppuFbRdEnReg~q  & ( (!\vgaOut|ppuFbAddrReg [13] & (\vgaOut|ppuFbAddrReg [14] & !\vgaOut|ppuFbAddrReg [15])) ) ) # ( !\vgaOut|ppuFbRdEnReg~q  & ( 
// (!\vgaOut|ppuFbAddrReg [13] & (\vgaOut|ppuFbWrEnReg~q  & (\vgaOut|ppuFbAddrReg [14] & !\vgaOut|ppuFbAddrReg [15]))) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [13]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbAddrReg [14]),
	.datad(!\vgaOut|ppuFbAddrReg [15]),
	.datae(!\vgaOut|ppuFbRdEnReg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w[3] .lut_mask = 64'h02000A0002000A00;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N9
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3] = ( \vgaOut|vgaFbAddrReg [14] & ( (!\vgaOut|vgaFbAddrReg [13] & (\vgaOut|vgaFbRdEnReg~q  & !\vgaOut|vgaFbAddrReg [15])) ) )

	.dataa(!\vgaOut|vgaFbAddrReg [13]),
	.datab(!\vgaOut|vgaFbRdEnReg~q ),
	.datac(!\vgaOut|vgaFbAddrReg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w[3] .lut_mask = 64'h0000000020202020;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y28_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [0]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3] = ( \vgaOut|ppuFbAddrReg [13] & ( (\vgaOut|ppuFbWrEnReg~q  & (!\vgaOut|ppuFbAddrReg [15] & \vgaOut|ppuFbAddrReg [14])) ) )

	.dataa(gnd),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbAddrReg [15]),
	.datad(!\vgaOut|ppuFbAddrReg [14]),
	.datae(!\vgaOut|ppuFbAddrReg [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w[3] .lut_mask = 64'h0000003000000030;
defparam \frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3] = ( !\vgaOut|ppuFbAddrReg [15] & ( (\vgaOut|ppuFbAddrReg [13] & (\vgaOut|ppuFbAddrReg [14] & ((\vgaOut|ppuFbRdEnReg~q ) # (\vgaOut|ppuFbWrEnReg~q )))) ) )

	.dataa(!\vgaOut|ppuFbAddrReg [13]),
	.datab(!\vgaOut|ppuFbWrEnReg~q ),
	.datac(!\vgaOut|ppuFbRdEnReg~q ),
	.datad(!\vgaOut|ppuFbAddrReg [14]),
	.datae(gnd),
	.dataf(!\vgaOut|ppuFbAddrReg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w[3] .lut_mask = 64'h0015001500000000;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w[3] (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3] = ( \vgaOut|vgaFbAddrReg [14] & ( (\vgaOut|vgaFbAddrReg [13] & (\vgaOut|vgaFbRdEnReg~q  & !\vgaOut|vgaFbAddrReg [15])) ) )

	.dataa(!\vgaOut|vgaFbAddrReg [13]),
	.datab(!\vgaOut|vgaFbRdEnReg~q ),
	.datac(gnd),
	.datad(!\vgaOut|vgaFbAddrReg [15]),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w[3] .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w[3] .lut_mask = 64'h0000000011001100;
defparam \frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y23_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [0]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N42
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~1 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~1_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~1 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~1 .lut_mask = 64'h40704C7C43734F7F;
defparam \vgaOut|debugAccessRespDataReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N26
dffeas \frameBuffer|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaOut|ppuFbAddrReg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgaOut|ppuFbRdEnReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N58
dffeas \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\frameBuffer|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N0
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~2 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~2_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \vgaOut|debugAccessRespDataReg~0_combout  ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \vgaOut|debugAccessRespDataReg~1_combout  ) )

	.dataa(gnd),
	.datab(!\vgaOut|debugAccessRespDataReg~0_combout ),
	.datac(gnd),
	.datad(!\vgaOut|debugAccessRespDataReg~1_combout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~2 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~2 .lut_mask = 64'h00FF333300FF3333;
defparam \vgaOut|debugAccessRespDataReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \vgaOut|debugAccessRespDataReg[0] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[0] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N48
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N15
cyclonev_lcell_comb \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) ) # ( 
// !\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N27
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[1]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[1]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[1]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \vgaOut|ppuFbDataReg[1] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[1] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [1]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [1]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [1]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y16_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [1]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N42
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~4 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~4_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a73~portadataout  & 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~4 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~4 .lut_mask = 64'h00530F53F053FF53;
defparam \vgaOut|debugAccessRespDataReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [1]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [1]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y17_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [1]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y18_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [1]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X47_Y17_N3
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~3 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~3_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a97~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a97~portadataout  & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a169~portadataout  & 
// ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a97~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a121~portadataout  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a97~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~3 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~3 .lut_mask = 64'h470047CC473347FF;
defparam \vgaOut|debugAccessRespDataReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N24
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~5 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~5_combout  = ( \vgaOut|debugAccessRespDataReg~3_combout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\vgaOut|debugAccessRespDataReg~4_combout ) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~3_combout  & ( (\vgaOut|debugAccessRespDataReg~4_combout  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\vgaOut|debugAccessRespDataReg~4_combout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessRespDataReg~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~5 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~5 .lut_mask = 64'h303030303F3F3F3F;
defparam \vgaOut|debugAccessRespDataReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N25
dffeas \vgaOut|debugAccessRespDataReg[1] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[1] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \vgaOut|ppuFbDataReg[2] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[2] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y5_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [2]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y2_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [2]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y6_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [2]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y5_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [2]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N21
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~7 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~7_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a74~portadataout )) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a74~portadataout )) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|ram_block1a2~portadataout  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~7 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~7 .lut_mask = 64'h303005F53F3F05F5;
defparam \vgaOut|debugAccessRespDataReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y3_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [2]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [2]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [2]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y4_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [2]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N15
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~6 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~6_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~6 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~6 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \vgaOut|debugAccessRespDataReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N51
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~8 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~8_combout  = ( \vgaOut|debugAccessRespDataReg~6_combout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\vgaOut|debugAccessRespDataReg~7_combout ) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~6_combout  & ( (\vgaOut|debugAccessRespDataReg~7_combout  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(!\vgaOut|debugAccessRespDataReg~7_combout ),
	.datab(gnd),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\vgaOut|debugAccessRespDataReg~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~8 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~8 .lut_mask = 64'h50505F5F50505F5F;
defparam \vgaOut|debugAccessRespDataReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N52
dffeas \vgaOut|debugAccessRespDataReg[2] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[2] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \vgaOut|ppuFbDataReg[3] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[3] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [3]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y9_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [3]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y15_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [3]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [3]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N0
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~9 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~9_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a147~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a171~portadataout )) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a123~portadataout ) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a147~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a171~portadataout )) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a123~portadataout ) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~9 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~9 .lut_mask = 64'h030311DDCFCF11DD;
defparam \vgaOut|debugAccessRespDataReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y16_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [3]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [3]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y16_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [3]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [3]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N36
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~10 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~10_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a3~portadataout  & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~10 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~10 .lut_mask = 64'h404370734C4F7C7F;
defparam \vgaOut|debugAccessRespDataReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N57
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~11 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~11_combout  = ( \vgaOut|debugAccessRespDataReg~10_combout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\vgaOut|debugAccessRespDataReg~9_combout ) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~10_combout  & ( (\vgaOut|debugAccessRespDataReg~9_combout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(!\vgaOut|debugAccessRespDataReg~9_combout ),
	.datab(gnd),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\vgaOut|debugAccessRespDataReg~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~11 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~11 .lut_mask = 64'h0505F5F50505F5F5;
defparam \vgaOut|debugAccessRespDataReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N58
dffeas \vgaOut|debugAccessRespDataReg[3] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[3] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N24
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[4]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[4]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[4]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N26
dffeas \vgaOut|ppuFbDataReg[4] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[4] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y22_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [4]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y22_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [4]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [4]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y21_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [4]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X47_Y21_N27
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~12 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~12_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a172~portadataout ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\frameBuffer|altsyncram_component|auto_generated|ram_block1a172~portadataout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~12 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~12 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \vgaOut|debugAccessRespDataReg~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [4]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [4]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [4]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y20_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [4]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~13 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~13_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a76~portadataout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a52~portadataout  ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a28~portadataout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~13 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~13 .lut_mask = 64'h333300FF0F0F5555;
defparam \vgaOut|debugAccessRespDataReg~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N21
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~14 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~14_combout  = (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\vgaOut|debugAccessRespDataReg~13_combout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\vgaOut|debugAccessRespDataReg~12_combout ))

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\vgaOut|debugAccessRespDataReg~12_combout ),
	.datad(!\vgaOut|debugAccessRespDataReg~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~14 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~14 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \vgaOut|debugAccessRespDataReg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N22
dffeas \vgaOut|debugAccessRespDataReg[4] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[4] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \vgaOut|ppuFbDataReg[5] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[5] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [5]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [5]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [5]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [5]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N33
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~16 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~16_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a77~portadataout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a29~portadataout  ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a53~portadataout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~16 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~16 .lut_mask = 64'h5555333300FF0F0F;
defparam \vgaOut|debugAccessRespDataReg~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [5]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [5]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [5]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [5]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~15 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~15_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a173~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~15 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~15 .lut_mask = 64'h041526378C9DAEBF;
defparam \vgaOut|debugAccessRespDataReg~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N57
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~17 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~17_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \vgaOut|debugAccessRespDataReg~15_combout  ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \vgaOut|debugAccessRespDataReg~15_combout  & ( \vgaOut|debugAccessRespDataReg~16_combout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\vgaOut|debugAccessRespDataReg~15_combout  & ( 
// \vgaOut|debugAccessRespDataReg~16_combout  ) ) )

	.dataa(!\vgaOut|debugAccessRespDataReg~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\vgaOut|debugAccessRespDataReg~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~17 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~17 .lut_mask = 64'h555500005555FFFF;
defparam \vgaOut|debugAccessRespDataReg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N58
dffeas \vgaOut|debugAccessRespDataReg[5] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[5] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[6]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[6]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[6]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \vgaOut|ppuFbDataReg[6] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[6] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [6]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [6]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [6]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [6]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~18 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~18_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~18 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~18 .lut_mask = 64'h014589CD2367ABEF;
defparam \vgaOut|debugAccessRespDataReg~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [6]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [6]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [6]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [6]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N18
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~19 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~19_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~19 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~19 .lut_mask = 64'h031103DDCF11CFDD;
defparam \vgaOut|debugAccessRespDataReg~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N48
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~20 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~20_combout  = ( \vgaOut|debugAccessRespDataReg~19_combout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\vgaOut|debugAccessRespDataReg~18_combout ) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~19_combout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & \vgaOut|debugAccessRespDataReg~18_combout ) ) )

	.dataa(gnd),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\vgaOut|debugAccessRespDataReg~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessRespDataReg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~20 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~20 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vgaOut|debugAccessRespDataReg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N49
dffeas \vgaOut|debugAccessRespDataReg[6] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[6] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[7]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[7]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[7]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N14
dffeas \vgaOut|ppuFbDataReg[7] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[7] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y21_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [7]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [7]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [7]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y22_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [7]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N51
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~21 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~21_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~21 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~21 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \vgaOut|debugAccessRespDataReg~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [7]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [7]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [7]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y19_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [7]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N48
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~22 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~22_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~22 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~22 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \vgaOut|debugAccessRespDataReg~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N15
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~23 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~23_combout  = ( \vgaOut|debugAccessRespDataReg~21_combout  & ( \vgaOut|debugAccessRespDataReg~22_combout  ) ) # ( !\vgaOut|debugAccessRespDataReg~21_combout  & ( \vgaOut|debugAccessRespDataReg~22_combout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( \vgaOut|debugAccessRespDataReg~21_combout  & ( !\vgaOut|debugAccessRespDataReg~22_combout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaOut|debugAccessRespDataReg~21_combout ),
	.dataf(!\vgaOut|debugAccessRespDataReg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~23 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~23 .lut_mask = 64'h00005555AAAAFFFF;
defparam \vgaOut|debugAccessRespDataReg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \vgaOut|debugAccessRespDataReg[7] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[7] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[8]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[8]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[8]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \vgaOut|ppuFbDataReg[8] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[8] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y12_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [8]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [8]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [8]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [8]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N15
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~24 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~24_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a176~portadataout )) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a176~portadataout )) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a104~portadataout ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a104~portadataout ) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~24 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~24 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \vgaOut|debugAccessRespDataReg~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [8]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y13_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [8]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [8]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y11_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [8]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N42
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~25 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~25_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~25 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~25 .lut_mask = 64'h202A252F707A757F;
defparam \vgaOut|debugAccessRespDataReg~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N27
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~26 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~26_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \vgaOut|debugAccessRespDataReg~24_combout  ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \vgaOut|debugAccessRespDataReg~25_combout  ) )

	.dataa(!\vgaOut|debugAccessRespDataReg~24_combout ),
	.datab(gnd),
	.datac(!\vgaOut|debugAccessRespDataReg~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~26 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~26 .lut_mask = 64'h0F0F0F0F55555555;
defparam \vgaOut|debugAccessRespDataReg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N28
dffeas \vgaOut|debugAccessRespDataReg[8] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[8] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[9]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[9]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[9]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N35
dffeas \vgaOut|ppuFbDataReg[9] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[9] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [9]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y5_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [9]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y4_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [9]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [9]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~28 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~28_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a81~portadataout ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\frameBuffer|altsyncram_component|auto_generated|ram_block1a81~portadataout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a33~portadataout )) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a33~portadataout )) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~28 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~28 .lut_mask = 64'h05F505F50303F3F3;
defparam \vgaOut|debugAccessRespDataReg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [9]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [9]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [9]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [9]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 9;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N18
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~27 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~27_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a177~portadataout ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a177~portadataout ) ) ) ) # ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a153~portadataout ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a153~portadataout ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~27 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~27 .lut_mask = 64'h272727270055AAFF;
defparam \vgaOut|debugAccessRespDataReg~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N0
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~29 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~29_combout  = ( \vgaOut|debugAccessRespDataReg~27_combout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\vgaOut|debugAccessRespDataReg~28_combout ) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~27_combout  & ( (\vgaOut|debugAccessRespDataReg~28_combout  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\vgaOut|debugAccessRespDataReg~28_combout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessRespDataReg~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~29 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~29 .lut_mask = 64'h303030303F3F3F3F;
defparam \vgaOut|debugAccessRespDataReg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \vgaOut|debugAccessRespDataReg[9] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[9] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[10]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[10]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[10]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N8
dffeas \vgaOut|ppuFbDataReg[10] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[10] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y23_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [10]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y25_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [10]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y23_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [10]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [10]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X47_Y23_N27
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~30 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~30_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a106~portadataout  & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a130~portadataout  & 
// ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a106~portadataout  & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~30 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~30 .lut_mask = 64'h20252A2F70757A7F;
defparam \vgaOut|debugAccessRespDataReg~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [10]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y14_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [10]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [10]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [10]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~31 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~31_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a58~portadataout  & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~31 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~31 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \vgaOut|debugAccessRespDataReg~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N24
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~32 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~32_combout  = ( \vgaOut|debugAccessRespDataReg~30_combout  & ( \vgaOut|debugAccessRespDataReg~31_combout  ) ) # ( !\vgaOut|debugAccessRespDataReg~30_combout  & ( \vgaOut|debugAccessRespDataReg~31_combout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( \vgaOut|debugAccessRespDataReg~30_combout  & ( !\vgaOut|debugAccessRespDataReg~31_combout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaOut|debugAccessRespDataReg~30_combout ),
	.dataf(!\vgaOut|debugAccessRespDataReg~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~32 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~32 .lut_mask = 64'h00003333CCCCFFFF;
defparam \vgaOut|debugAccessRespDataReg~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \vgaOut|debugAccessRespDataReg[10] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[10] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \vgaOut|ppuFbDataReg[11] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[11] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [11]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [11]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y2_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [11]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [11]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N12
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~34 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~34_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~34 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~34 .lut_mask = 64'h014589CD2367ABEF;
defparam \vgaOut|debugAccessRespDataReg~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [11]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [11]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [11]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [11]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 11;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~33 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~33_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a155~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a179~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a155~portadataout  & 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a179~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a131~portadataout  & 
// ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a155~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a179~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a155~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a179~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~33 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~33 .lut_mask = 64'h0407C4C73437F4F7;
defparam \vgaOut|debugAccessRespDataReg~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N57
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~35 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~35_combout  = ( \vgaOut|debugAccessRespDataReg~33_combout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) # ( \vgaOut|debugAccessRespDataReg~33_combout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \vgaOut|debugAccessRespDataReg~34_combout  ) ) ) # ( !\vgaOut|debugAccessRespDataReg~33_combout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \vgaOut|debugAccessRespDataReg~34_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|debugAccessRespDataReg~34_combout ),
	.datad(gnd),
	.datae(!\vgaOut|debugAccessRespDataReg~33_combout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~35 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~35 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \vgaOut|debugAccessRespDataReg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N58
dffeas \vgaOut|debugAccessRespDataReg[11] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[11] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N14
dffeas \vgaOut|ppuFbDataReg[12] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[12] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [12]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [12]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [12]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [12]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N15
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~36 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~36_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a180~portadataout ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a180~portadataout ) ) ) ) # ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a156~portadataout )) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a156~portadataout )) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~36 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~36 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \vgaOut|debugAccessRespDataReg~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [12]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [12]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [12]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [12]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 12;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N12
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~37 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~37_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~37 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~37 .lut_mask = 64'h222277770A5F0A5F;
defparam \vgaOut|debugAccessRespDataReg~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N6
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~38 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~38_combout  = ( \vgaOut|debugAccessRespDataReg~36_combout  & ( \vgaOut|debugAccessRespDataReg~37_combout  ) ) # ( !\vgaOut|debugAccessRespDataReg~36_combout  & ( \vgaOut|debugAccessRespDataReg~37_combout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( \vgaOut|debugAccessRespDataReg~36_combout  & ( !\vgaOut|debugAccessRespDataReg~37_combout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\vgaOut|debugAccessRespDataReg~36_combout ),
	.dataf(!\vgaOut|debugAccessRespDataReg~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~38 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~38 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \vgaOut|debugAccessRespDataReg~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N8
dffeas \vgaOut|debugAccessRespDataReg[12] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[12] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N27
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[13]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[13]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[13]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \vgaOut|ppuFbDataReg[13] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[13] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y25_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [13]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [13]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y24_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [13]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y24_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [13]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N51
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~40 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~40_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a85~portadataout  & 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a85~portadataout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~40 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~40 .lut_mask = 64'h220522AF770577AF;
defparam \vgaOut|debugAccessRespDataReg~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y23_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [13]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [13]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y23_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [13]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y25_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [13]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N42
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~39 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~39_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a157~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a181~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a157~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a181~portadataout ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a133~portadataout ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\frameBuffer|altsyncram_component|auto_generated|ram_block1a133~portadataout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~39 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~39 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \vgaOut|debugAccessRespDataReg~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N0
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~41 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~41_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \vgaOut|debugAccessRespDataReg~39_combout  ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \vgaOut|debugAccessRespDataReg~39_combout  & ( \vgaOut|debugAccessRespDataReg~40_combout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\vgaOut|debugAccessRespDataReg~39_combout  & ( 
// \vgaOut|debugAccessRespDataReg~40_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|debugAccessRespDataReg~40_combout ),
	.datad(gnd),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\vgaOut|debugAccessRespDataReg~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~41 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~41 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \vgaOut|debugAccessRespDataReg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N1
dffeas \vgaOut|debugAccessRespDataReg[13] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[13] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N27
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[14]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[14]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[14]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N29
dffeas \vgaOut|ppuFbDataReg[14] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[14] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [14]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [14]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [14]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [14]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N57
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~42 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~42_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~portadataout  & 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~42 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~42 .lut_mask = 64'h4700473347CC47FF;
defparam \vgaOut|debugAccessRespDataReg~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [14]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [14]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [14]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [14]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N12
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~43 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~43_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a62~portadataout  & 
// ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~43 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~43 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \vgaOut|debugAccessRespDataReg~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N27
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~44 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~44_combout  = ( \vgaOut|debugAccessRespDataReg~43_combout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\vgaOut|debugAccessRespDataReg~42_combout ) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~43_combout  & ( (\vgaOut|debugAccessRespDataReg~42_combout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(!\vgaOut|debugAccessRespDataReg~42_combout ),
	.datab(gnd),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessRespDataReg~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~44 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~44 .lut_mask = 64'h05050505F5F5F5F5;
defparam \vgaOut|debugAccessRespDataReg~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N29
dffeas \vgaOut|debugAccessRespDataReg[14] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[14] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N48
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[15]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[15]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[15]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N50
dffeas \vgaOut|ppuFbDataReg[15] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[15] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [15]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [15]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y24_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [15]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y24_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [15]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N18
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~46 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~46_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a63~portadataout  & 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~46 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~46 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \vgaOut|debugAccessRespDataReg~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y27_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [15]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y29_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [15]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y31_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [15]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y29_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [15]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 15;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N39
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~45 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~45_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a183~portadataout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a159~portadataout  ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a135~portadataout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a111~portadataout  ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~45 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~45 .lut_mask = 64'h0F0F00FF33335555;
defparam \vgaOut|debugAccessRespDataReg~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N0
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~47 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~47_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \vgaOut|debugAccessRespDataReg~45_combout  ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \vgaOut|debugAccessRespDataReg~45_combout  & ( \vgaOut|debugAccessRespDataReg~46_combout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\vgaOut|debugAccessRespDataReg~45_combout  & ( 
// \vgaOut|debugAccessRespDataReg~46_combout  ) ) )

	.dataa(gnd),
	.datab(!\vgaOut|debugAccessRespDataReg~46_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\vgaOut|debugAccessRespDataReg~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~47 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~47 .lut_mask = 64'h333300003333FFFF;
defparam \vgaOut|debugAccessRespDataReg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N1
dffeas \vgaOut|debugAccessRespDataReg[15] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[15] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[16]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[16]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[16]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N17
dffeas \vgaOut|ppuFbDataReg[16] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[16] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y4_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [16]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [16]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [16]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y9_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [16]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N15
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~48 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~48_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a160~portadataout  
// & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~48 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~48 .lut_mask = 64'h018945CD23AB67EF;
defparam \vgaOut|debugAccessRespDataReg~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [16]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y7_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [16]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [16]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y8_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [16]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N51
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~49 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~49_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~49 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~49 .lut_mask = 64'h0145236789CDABEF;
defparam \vgaOut|debugAccessRespDataReg~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N54
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~50 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~50_combout  = ( \vgaOut|debugAccessRespDataReg~49_combout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\vgaOut|debugAccessRespDataReg~48_combout ) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~49_combout  & ( (\vgaOut|debugAccessRespDataReg~48_combout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\vgaOut|debugAccessRespDataReg~48_combout ),
	.datac(gnd),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessRespDataReg~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~50 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~50 .lut_mask = 64'h00330033FF33FF33;
defparam \vgaOut|debugAccessRespDataReg~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \vgaOut|debugAccessRespDataReg[16] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[16] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N39
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[17]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[17]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[17]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N41
dffeas \vgaOut|ppuFbDataReg[17] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[17] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y19_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [17]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y18_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [17]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y18_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [17]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y17_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [17]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N18
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~51 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~51_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a137~portadataout ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a137~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a161~portadataout  & 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a137~portadataout ) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a161~portadataout  & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a137~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~51 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~51 .lut_mask = 64'h04340737C4F4C7F7;
defparam \vgaOut|debugAccessRespDataReg~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y10_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [17]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y17_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [17]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y14_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [17]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [17]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N54
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~52 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~52_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a89~portadataout ))))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a89~portadataout ))))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a89~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~52 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~52 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \vgaOut|debugAccessRespDataReg~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N48
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~53 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~53_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \vgaOut|debugAccessRespDataReg~51_combout  ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \vgaOut|debugAccessRespDataReg~52_combout  ) )

	.dataa(gnd),
	.datab(!\vgaOut|debugAccessRespDataReg~51_combout ),
	.datac(!\vgaOut|debugAccessRespDataReg~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~53 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~53 .lut_mask = 64'h0F0F0F0F33333333;
defparam \vgaOut|debugAccessRespDataReg~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N49
dffeas \vgaOut|debugAccessRespDataReg[17] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[17] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 (
	.portawe(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\altera_internal_jtag~TCKUTAP ),
	.clk1(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\vjtagToFbQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\virtualJtagBridge|debugAccessReqDataReg [19],\virtualJtagBridge|debugAccessReqDataReg [18]}),
	.portaaddr({\vjtagToFbQueue|dcfifo_component|auto_generated|ram_address_a [1],\vjtagToFbQueue|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\vjtagToFbQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .clk1_output_clock_enable = "ena1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .data_interleave_offset_in_bits = 1;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .data_interleave_width_in_bits = 1;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .logical_ram_name = "async_fifo_vjtag_to_dap:vjtagToFbQueue|dcfifo:dcfifo_component|dcfifo_1qq1:auto_generated|altsyncram_06d1:fifo_ram|ALTSYNCRAM";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .mixed_port_feed_through_mode = "dont_care";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .operation_mode = "dual_port";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_address_clear = "none";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_address_width = 2;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_byte_enable_clock = "none";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_data_out_clear = "none";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_data_out_clock = "none";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_data_width = 40;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_first_address = 0;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_first_bit_number = 18;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_last_address = 3;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_logical_ram_depth = 4;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_logical_ram_width = 64;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_address_clear = "clear1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_address_clock = "clock1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_address_width = 2;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_data_out_clear = "clear1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_data_out_clock = "clock1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_data_width = 40;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_first_address = 0;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_first_bit_number = 18;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_last_address = 3;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_logical_ram_depth = 4;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_logical_ram_width = 64;
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_read_enable_clock = "clock1";
defparam \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N3
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[18]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[18]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[18]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \vgaOut|ppuFbDataReg[18] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[18] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [18]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y4_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [18]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y8_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [18]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y5_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [18]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N3
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~54 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~54_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a114~portadataout  & 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a162~portadataout ) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a162~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~54 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~54 .lut_mask = 64'h20702A7A25752F7F;
defparam \vgaOut|debugAccessRespDataReg~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [18]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y7_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [18]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y6_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [18]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [18]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 18;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N6
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~55 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~55_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a66~portadataout ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a66~portadataout ) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~55 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~55 .lut_mask = 64'h44770C0C44773F3F;
defparam \vgaOut|debugAccessRespDataReg~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N48
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~56 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~56_combout  = ( \vgaOut|debugAccessRespDataReg~55_combout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\vgaOut|debugAccessRespDataReg~54_combout ) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~55_combout  & ( (\vgaOut|debugAccessRespDataReg~54_combout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\vgaOut|debugAccessRespDataReg~54_combout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessRespDataReg~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~56 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~56 .lut_mask = 64'h03030303F3F3F3F3;
defparam \vgaOut|debugAccessRespDataReg~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N49
dffeas \vgaOut|debugAccessRespDataReg[18] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[18] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[19]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[19]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[19]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N53
dffeas \vgaOut|ppuFbDataReg[19] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[19] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [19]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [19]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y13_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [19]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y12_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [19]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X47_Y13_N51
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~58 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~58_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a91~portadataout  & 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a91~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~58 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~58 .lut_mask = 64'h00530F53F053FF53;
defparam \vgaOut|debugAccessRespDataReg~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [19]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [19]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [19]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y10_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [19]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 19;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N36
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~57 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~57_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a139~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a115~portadataout  & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a139~portadataout )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a187~portadataout  & 
// ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a139~portadataout  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a139~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~57 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~57 .lut_mask = 64'h470047CC473347FF;
defparam \vgaOut|debugAccessRespDataReg~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N27
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~59 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~59_combout  = ( \vgaOut|debugAccessRespDataReg~57_combout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) # ( \vgaOut|debugAccessRespDataReg~57_combout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \vgaOut|debugAccessRespDataReg~58_combout  ) ) ) # ( !\vgaOut|debugAccessRespDataReg~57_combout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \vgaOut|debugAccessRespDataReg~58_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|debugAccessRespDataReg~58_combout ),
	.datad(gnd),
	.datae(!\vgaOut|debugAccessRespDataReg~57_combout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~59 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~59 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \vgaOut|debugAccessRespDataReg~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N29
dffeas \vgaOut|debugAccessRespDataReg[19] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[19] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N12
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[20]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[20]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[20]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N14
dffeas \vgaOut|ppuFbDataReg[20] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[20] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y25_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [20]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [20]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [20]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y28_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [20]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N33
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~61 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~61_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~portadataout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~portadataout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~61 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~61 .lut_mask = 64'h2205770522AF77AF;
defparam \vgaOut|debugAccessRespDataReg~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [20]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [20]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y26_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [20]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y30_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [20]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 20;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N24
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~60 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~60_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a140~portadataout )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a140~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~portadataout  & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a140~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a116~portadataout  & 
// ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a140~portadataout )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~portadataout  & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~60 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~60 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \vgaOut|debugAccessRespDataReg~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N54
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~62 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~62_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \vgaOut|debugAccessRespDataReg~60_combout  ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \vgaOut|debugAccessRespDataReg~60_combout  & ( \vgaOut|debugAccessRespDataReg~61_combout  ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\vgaOut|debugAccessRespDataReg~60_combout  & ( 
// \vgaOut|debugAccessRespDataReg~61_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaOut|debugAccessRespDataReg~61_combout ),
	.datad(gnd),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\vgaOut|debugAccessRespDataReg~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~62 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~62 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \vgaOut|debugAccessRespDataReg~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N55
dffeas \vgaOut|debugAccessRespDataReg[20] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[20] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N9
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[21]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[21]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[21]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \vgaOut|ppuFbDataReg[21] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[21] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [21]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y30_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [21]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y26_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [21]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y30_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [21]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N42
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~63 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~63_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a141~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a141~portadataout ))))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a141~portadataout ))))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a141~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~63 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~63 .lut_mask = 64'h404C434F707C737F;
defparam \vgaOut|debugAccessRespDataReg~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y27_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [21]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y26_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [21]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [21]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y28_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [21]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 21;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N30
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~64 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~64_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~64 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~64 .lut_mask = 64'h440C443F770C773F;
defparam \vgaOut|debugAccessRespDataReg~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N3
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~65 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~65_combout  = ( \vgaOut|debugAccessRespDataReg~64_combout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\vgaOut|debugAccessRespDataReg~63_combout ) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~64_combout  & ( (\vgaOut|debugAccessRespDataReg~63_combout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\vgaOut|debugAccessRespDataReg~63_combout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessRespDataReg~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~65 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~65 .lut_mask = 64'h03030303F3F3F3F3;
defparam \vgaOut|debugAccessRespDataReg~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N4
dffeas \vgaOut|debugAccessRespDataReg[21] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[21] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N26
dffeas \vgaOut|ppuFbDataReg[22] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[22] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y28_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [22]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y27_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [22]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y25_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [22]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y28_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [22]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N6
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~67 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~67_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a70~portadataout ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a70~portadataout ) ) ) ) # ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~67 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~67 .lut_mask = 64'h0A5F0A5F22227777;
defparam \vgaOut|debugAccessRespDataReg~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y29_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [22]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y29_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [22]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y29_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [22]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y27_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [22]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 22;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N36
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~66 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~66_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a190~portadataout  & 
// ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a118~portadataout ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a166~portadataout  & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a166~portadataout )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~66 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~66 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \vgaOut|debugAccessRespDataReg~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N48
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~68 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~68_combout  = ( \vgaOut|debugAccessRespDataReg~66_combout  & ( (\vgaOut|debugAccessRespDataReg~67_combout ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~66_combout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & \vgaOut|debugAccessRespDataReg~67_combout ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\vgaOut|debugAccessRespDataReg~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessRespDataReg~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~68 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~68 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vgaOut|debugAccessRespDataReg~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N49
dffeas \vgaOut|debugAccessRespDataReg[22] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[22] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N33
cyclonev_lcell_comb \vgaOut|ppuFbDataReg[23]~feeder (
// Equation(s):
// \vgaOut|ppuFbDataReg[23]~feeder_combout  = ( \vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToFbQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|ppuFbDataReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[23]~feeder .extended_lut = "off";
defparam \vgaOut|ppuFbDataReg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaOut|ppuFbDataReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N35
dffeas \vgaOut|ppuFbDataReg[23] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|ppuFbDataReg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaOut|ppuFbDataReg[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|ppuFbDataReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|ppuFbDataReg[23] .is_wysiwyg = "true";
defparam \vgaOut|ppuFbDataReg[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y27_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2458w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2458w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2458w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [23]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y26_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2448w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2448w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2448w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [23]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y26_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2468w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2468w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2468w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [23]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y26_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2431w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2431w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2431w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [23]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N30
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~70 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~70_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a71~portadataout ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\frameBuffer|altsyncram_component|auto_generated|ram_block1a71~portadataout  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~70 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~70 .lut_mask = 64'h0505F5F5303F303F;
defparam \vgaOut|debugAccessRespDataReg~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y30_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2478w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2478w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2478w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [23]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y29_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2488w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2488w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2488w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [23]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y27_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2508w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2508w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [23]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y30_N0
cyclonev_ram_block \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\frameBuffer|altsyncram_component|auto_generated|decode2|w_anode2498w [3]),
	.portare(\vgaOut|ppuFbRdEnReg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\vgaOut|vgaFbRdEnReg~q ),
	.portbaddrstall(gnd),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\frameBuffer|altsyncram_component|auto_generated|rden_decode_a|w_anode2498w [3]),
	.ena1(\frameBuffer|altsyncram_component|auto_generated|rden_decode_b|w_anode2498w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vgaOut|ppuFbDataReg [23]}),
	.portaaddr({\vgaOut|ppuFbAddrReg [12],\vgaOut|ppuFbAddrReg [11],\vgaOut|ppuFbAddrReg [10],\vgaOut|ppuFbAddrReg [9],\vgaOut|ppuFbAddrReg [8],\vgaOut|ppuFbAddrReg [7],\vgaOut|ppuFbAddrReg [6],\vgaOut|ppuFbAddrReg [5],\vgaOut|ppuFbAddrReg [4],\vgaOut|ppuFbAddrReg [3],\vgaOut|ppuFbAddrReg [2],\vgaOut|ppuFbAddrReg [1],
\vgaOut|ppuFbAddrReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vgaOut|vgaFbAddrReg [12],\vgaOut|vgaFbAddrReg [11],\vgaOut|vgaFbAddrReg [10],\vgaOut|vgaFbAddrReg [9],\vgaOut|vgaFbAddrReg [8],\vgaOut|vgaFbAddrReg [7],\vgaOut|vgaFbAddrReg [6],\vgaOut|vgaFbAddrReg [5],\vgaOut|vgaFbAddrReg [4],\vgaOut|vgaFbAddrReg [3],\vgaOut|vgaFbAddrReg [2],\vgaOut|vgaFbAddrReg [1],
\vgaOut|vgaFbAddrReg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(\frameBuffer|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "dpram_framebuffer:frameBuffer|altsyncram:altsyncram_component|altsyncram_onj2:auto_generated|ALTSYNCRAM";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "bidir_dual_port";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_in_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 23;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 65536;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 24;
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_write_enable_clock = "clock1";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .power_up_uninitialized = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N12
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~69 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~69_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a191~portadataout ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a191~portadataout ) ) ) ) # ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a143~portadataout ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a143~portadataout ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~69 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~69 .lut_mask = 64'h272727270055AAFF;
defparam \vgaOut|debugAccessRespDataReg~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N57
cyclonev_lcell_comb \vgaOut|debugAccessRespDataReg~71 (
// Equation(s):
// \vgaOut|debugAccessRespDataReg~71_combout  = ( \vgaOut|debugAccessRespDataReg~69_combout  & ( (\vgaOut|debugAccessRespDataReg~70_combout ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\vgaOut|debugAccessRespDataReg~69_combout  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2] & \vgaOut|debugAccessRespDataReg~70_combout ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\vgaOut|debugAccessRespDataReg~70_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|debugAccessRespDataReg~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|debugAccessRespDataReg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg~71 .extended_lut = "off";
defparam \vgaOut|debugAccessRespDataReg~71 .lut_mask = 64'h2222222277777777;
defparam \vgaOut|debugAccessRespDataReg~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N59
dffeas \vgaOut|debugAccessRespDataReg[23] (
	.clk(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|debugAccessRespDataReg~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|debugAccessRespDataReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|debugAccessRespDataReg[23] .is_wysiwyg = "true";
defparam \vgaOut|debugAccessRespDataReg[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y2_N0
cyclonev_ram_block \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\pllSysClk|pll_sysclk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\fbToVjtagQueue|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\vgaOut|debugAccessRespDataReg [23],\vgaOut|debugAccessRespDataReg [22],\vgaOut|debugAccessRespDataReg [21],
\vgaOut|debugAccessRespDataReg [20],\vgaOut|debugAccessRespDataReg [19],\vgaOut|debugAccessRespDataReg [18],\vgaOut|debugAccessRespDataReg [17],\vgaOut|debugAccessRespDataReg [16],\vgaOut|debugAccessRespDataReg [15],\vgaOut|debugAccessRespDataReg [14],\vgaOut|debugAccessRespDataReg [13],
\vgaOut|debugAccessRespDataReg [12],\vgaOut|debugAccessRespDataReg [11],\vgaOut|debugAccessRespDataReg [10],\vgaOut|debugAccessRespDataReg [9],\vgaOut|debugAccessRespDataReg [8],\vgaOut|debugAccessRespDataReg [7],\vgaOut|debugAccessRespDataReg [6],\vgaOut|debugAccessRespDataReg [5],
\vgaOut|debugAccessRespDataReg [4],\vgaOut|debugAccessRespDataReg [3],\vgaOut|debugAccessRespDataReg [2],\vgaOut|debugAccessRespDataReg [1],\vgaOut|debugAccessRespDataReg [0]}),
	.portaaddr({\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\fbToVjtagQueue|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "async_fifo_dap_to_vjtag:fbToVjtagQueue|dcfifo:dcfifo_component|dcfifo_4pq1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 2;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 40;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 3;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 4;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 32;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "clear1";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 2;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "clear1";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 40;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 3;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 4;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 32;
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N12
cyclonev_lcell_comb \virtualJtagBridge|_GEN_85~0 (
// Equation(s):
// \virtualJtagBridge|_GEN_85~0_combout  = ( \virtualJtagBridge|irInReg_accessTarget [2] & ( \virtualJtagBridge|irInReg_accessTarget [0] & ( (!\virtualJtagBridge|irInReg_accessTarget [1] & (!\virtualJtagBridge|irInReg_accessTarget [3] & 
// (!\virtualJtagBridge|irInReg_isWrite~q  & \virtualJtagBridge|irInReg_isValid~q ))) ) ) )

	.dataa(!\virtualJtagBridge|irInReg_accessTarget [1]),
	.datab(!\virtualJtagBridge|irInReg_accessTarget [3]),
	.datac(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datad(!\virtualJtagBridge|irInReg_isValid~q ),
	.datae(!\virtualJtagBridge|irInReg_accessTarget [2]),
	.dataf(!\virtualJtagBridge|irInReg_accessTarget [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_85~0 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_85~0 .lut_mask = 64'h0000000000000080;
defparam \virtualJtagBridge|_GEN_85~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N33
cyclonev_lcell_comb \virtualJtagBridge|_GEN_85~1 (
// Equation(s):
// \virtualJtagBridge|_GEN_85~1_combout  = ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \virtualJtagBridge|debugAccessFirstReadReg~q  & ( (\virtualJtagBridge|_GEN_85~0_combout  & 
// !\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.dataf(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_85~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_85~1 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_85~1 .lut_mask = 64'h000000000F000000;
defparam \virtualJtagBridge|_GEN_85~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N6
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg[9]~5 (
// Equation(s):
// \virtualJtagBridge|dataOutReg[9]~5_combout  = ( !\virtualJtagBridge|irInReg_isWrite~q  & ( \virtualJtagBridge|irInReg_isValid~q  & ( (!\virtualJtagBridge|irInReg_accessTarget [1] & (\virtualJtagBridge|irInReg_accessTarget [3] & 
// (!\virtualJtagBridge|irInReg_accessTarget [2] & !\virtualJtagBridge|irInReg_accessTarget [0]))) # (\virtualJtagBridge|irInReg_accessTarget [1] & (!\virtualJtagBridge|irInReg_accessTarget [3] & (\virtualJtagBridge|irInReg_accessTarget [2]))) ) ) )

	.dataa(!\virtualJtagBridge|irInReg_accessTarget [1]),
	.datab(!\virtualJtagBridge|irInReg_accessTarget [3]),
	.datac(!\virtualJtagBridge|irInReg_accessTarget [2]),
	.datad(!\virtualJtagBridge|irInReg_accessTarget [0]),
	.datae(!\virtualJtagBridge|irInReg_isWrite~q ),
	.dataf(!\virtualJtagBridge|irInReg_isValid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[9]~5 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg[9]~5 .lut_mask = 64'h0000000024040000;
defparam \virtualJtagBridge|dataOutReg[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N0
cyclonev_lcell_comb \virtualJtagBridge|_GEN_25~0 (
// Equation(s):
// \virtualJtagBridge|_GEN_25~0_combout  = ( !\virtualJtagBridge|irInReg_accessTarget [2] & ( \virtualJtagBridge|irInReg_isValid~q  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & (\virtualJtagBridge|irInReg_accessTarget [0] & 
// (!\virtualJtagBridge|irInReg_accessTarget [1] & !\virtualJtagBridge|irInReg_accessTarget [3]))) ) ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(!\virtualJtagBridge|irInReg_accessTarget [0]),
	.datac(!\virtualJtagBridge|irInReg_accessTarget [1]),
	.datad(!\virtualJtagBridge|irInReg_accessTarget [3]),
	.datae(!\virtualJtagBridge|irInReg_accessTarget [2]),
	.dataf(!\virtualJtagBridge|irInReg_isValid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_25~0 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_25~0 .lut_mask = 64'h0000000020000000;
defparam \virtualJtagBridge|_GEN_25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N39
cyclonev_lcell_comb \virtualJtagBridge|debugAccessRespRdEnRegs_1~_wirecell (
// Equation(s):
// \virtualJtagBridge|debugAccessRespRdEnRegs_1~_wirecell_combout  = !\virtualJtagBridge|debugAccessRespRdEnRegs_1~q 

	.dataa(!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessRespRdEnRegs_1~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessRespRdEnRegs_1~_wirecell .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessRespRdEnRegs_1~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \virtualJtagBridge|debugAccessRespRdEnRegs_1~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \virtualJtagBridge|debugAccessRespRdEnRegs_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|debugAccessRespRdEnRegs_1~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessRespRdEnRegs_1 .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessRespRdEnRegs_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N18
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg[21]~6 (
// Equation(s):
// \virtualJtagBridge|dataOutReg[21]~6_combout  = ( !\virtualJtagBridge|debugAccessRespRdEnRegs_1~q  & ( \virtualJtagBridge|debugAccessFirstReadReg~q  & ( (\virtualJtagBridge|_GEN_25~0_combout ) # (\virtualJtagBridge|dataOutReg[9]~5_combout ) ) ) )

	.dataa(!\virtualJtagBridge|dataOutReg[9]~5_combout ),
	.datab(gnd),
	.datac(!\virtualJtagBridge|_GEN_25~0_combout ),
	.datad(gnd),
	.datae(!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.dataf(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[21]~6 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg[21]~6 .lut_mask = 64'h000000005F5F0000;
defparam \virtualJtagBridge|dataOutReg[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N30
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg[9]~4 (
// Equation(s):
// \virtualJtagBridge|dataOutReg[9]~4_combout  = ( !\virtualJtagBridge|irInReg_accessTarget [2] & ( \virtualJtagBridge|irInReg_accessTarget [0] & ( (\virtualJtagBridge|irInReg_accessTarget [1] & (\virtualJtagBridge|irInReg_isValid~q  & 
// (!\virtualJtagBridge|irInReg_isWrite~q  & !\virtualJtagBridge|irInReg_accessTarget [3]))) ) ) ) # ( \virtualJtagBridge|irInReg_accessTarget [2] & ( !\virtualJtagBridge|irInReg_accessTarget [0] & ( (!\virtualJtagBridge|irInReg_accessTarget [1] & 
// (\virtualJtagBridge|irInReg_isValid~q  & (!\virtualJtagBridge|irInReg_isWrite~q  & !\virtualJtagBridge|irInReg_accessTarget [3]))) ) ) ) # ( !\virtualJtagBridge|irInReg_accessTarget [2] & ( !\virtualJtagBridge|irInReg_accessTarget [0] & ( 
// (\virtualJtagBridge|irInReg_accessTarget [1] & (\virtualJtagBridge|irInReg_isValid~q  & (!\virtualJtagBridge|irInReg_isWrite~q  & !\virtualJtagBridge|irInReg_accessTarget [3]))) ) ) )

	.dataa(!\virtualJtagBridge|irInReg_accessTarget [1]),
	.datab(!\virtualJtagBridge|irInReg_isValid~q ),
	.datac(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datad(!\virtualJtagBridge|irInReg_accessTarget [3]),
	.datae(!\virtualJtagBridge|irInReg_accessTarget [2]),
	.dataf(!\virtualJtagBridge|irInReg_accessTarget [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[9]~4 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg[9]~4 .lut_mask = 64'h1000200010000000;
defparam \virtualJtagBridge|dataOutReg[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N24
cyclonev_lcell_comb \virtualJtagBridge|debugAccessFirstReadReg~0 (
// Equation(s):
// \virtualJtagBridge|debugAccessFirstReadReg~0_combout  = ( !\virtualJtagBridge|irInReg_accessTarget [2] & ( !\virtualJtagBridge|irInReg_accessTarget [0] & ( (!\virtualJtagBridge|irInReg_accessTarget [1] & (\virtualJtagBridge|irInReg_isValid~q  & 
// (!\virtualJtagBridge|irInReg_isWrite~q  & !\virtualJtagBridge|irInReg_accessTarget [3]))) ) ) )

	.dataa(!\virtualJtagBridge|irInReg_accessTarget [1]),
	.datab(!\virtualJtagBridge|irInReg_isValid~q ),
	.datac(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datad(!\virtualJtagBridge|irInReg_accessTarget [3]),
	.datae(!\virtualJtagBridge|irInReg_accessTarget [2]),
	.dataf(!\virtualJtagBridge|irInReg_accessTarget [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessFirstReadReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessFirstReadReg~0 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessFirstReadReg~0 .lut_mask = 64'h2000000000000000;
defparam \virtualJtagBridge|debugAccessFirstReadReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N30
cyclonev_lcell_comb \virtualJtagBridge|debugAccessFirstReadReg~1 (
// Equation(s):
// \virtualJtagBridge|debugAccessFirstReadReg~1_combout  = ( \virtualJtagBridge|debugAccessRespRdEnRegs_0~q  & ( \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  & 
// ((!\virtualJtagBridge|dataOutReg[9]~4_combout ) # (\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ))) ) ) ) # ( !\virtualJtagBridge|debugAccessRespRdEnRegs_0~q  & ( \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( 
// (\virtualJtagBridge|debugAccessFirstReadReg~q  & ((!\virtualJtagBridge|dataOutReg[9]~4_combout ) # (\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ))) ) ) ) # ( \virtualJtagBridge|debugAccessRespRdEnRegs_0~q  & ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  & ((!\virtualJtagBridge|dataOutReg[9]~4_combout ) # (\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ))) ) ) ) # ( 
// !\virtualJtagBridge|debugAccessRespRdEnRegs_0~q  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  & (!\virtualJtagBridge|debugAccessFirstReadReg~0_combout  & 
// ((!\virtualJtagBridge|dataOutReg[9]~4_combout ) # (\virtualJtagBridge|debugAccessRespRdEnRegs_1~q )))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~4_combout ),
	.datac(!\virtualJtagBridge|debugAccessFirstReadReg~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.datae(!\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessFirstReadReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessFirstReadReg~1 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessFirstReadReg~1 .lut_mask = 64'h4050445544554455;
defparam \virtualJtagBridge|debugAccessFirstReadReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N12
cyclonev_lcell_comb \virtualJtagBridge|debugAccessFirstReadReg~2 (
// Equation(s):
// \virtualJtagBridge|debugAccessFirstReadReg~2_combout  = ( \virtualJtagBridge|burstAccessCountReg~0_combout  & ( \virtualJtagBridge|debugAccessFirstReadReg~1_combout  & ( (!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout  & 
// (((!\virtualJtagBridge|_GEN_85~1_combout  & !\virtualJtagBridge|dataOutReg[21]~6_combout )))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # ((!\virtualJtagBridge|_GEN_85~1_combout  & 
// !\virtualJtagBridge|dataOutReg[21]~6_combout )))) ) ) ) # ( !\virtualJtagBridge|burstAccessCountReg~0_combout  & ( \virtualJtagBridge|debugAccessFirstReadReg~1_combout  & ( (!\virtualJtagBridge|_GEN_85~1_combout  & 
// !\virtualJtagBridge|dataOutReg[21]~6_combout ) ) ) ) # ( \virtualJtagBridge|burstAccessCountReg~0_combout  & ( !\virtualJtagBridge|debugAccessFirstReadReg~1_combout  & ( (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) ) ) )

	.dataa(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\virtualJtagBridge|_GEN_85~1_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[21]~6_combout ),
	.datae(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.dataf(!\virtualJtagBridge|debugAccessFirstReadReg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessFirstReadReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessFirstReadReg~2 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessFirstReadReg~2 .lut_mask = 64'h00004444F000F444;
defparam \virtualJtagBridge|debugAccessFirstReadReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N14
dffeas \virtualJtagBridge|debugAccessFirstReadReg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessFirstReadReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessFirstReadReg .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessFirstReadReg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N6
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[2]~2 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[2]~2_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state 
// [8] & ( (\RESET_N~input_o  & (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( \RESET_N~input_o  ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\RESET_N~input_o ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[2]~2 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[2]~2 .lut_mask = 64'h00FF00FF00FD00FD;
defparam \virtualJtagBridge|preDataOutReg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N57
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[2]~22 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[2]~22_combout  = ( \virtualJtagBridge|irInReg_isValid~q  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & !\virtualJtagBridge|irInReg_accessTarget [3]) ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(gnd),
	.datac(!\virtualJtagBridge|irInReg_accessTarget [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|irInReg_isValid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[2]~22 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[2]~22 .lut_mask = 64'h00000000A0A0A0A0;
defparam \virtualJtagBridge|preDataOutReg[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N54
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[2]~23 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[2]~23_combout  = !\virtualJtagBridge|irInReg_accessTarget [2] $ (((!\virtualJtagBridge|irInReg_accessTarget [0] & !\virtualJtagBridge|irInReg_accessTarget [1])))

	.dataa(gnd),
	.datab(!\virtualJtagBridge|irInReg_accessTarget [0]),
	.datac(!\virtualJtagBridge|irInReg_accessTarget [2]),
	.datad(!\virtualJtagBridge|irInReg_accessTarget [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[2]~23 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[2]~23 .lut_mask = 64'h3CF03CF03CF03CF0;
defparam \virtualJtagBridge|preDataOutReg[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N24
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[2]~3 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[2]~3_combout  = ( \virtualJtagBridge|preDataOutReg[2]~23_combout  & ( \virtualJtagBridge|dataOutReg[9]~5_combout  & ( (!\virtualJtagBridge|preDataOutReg[2]~2_combout ) # ((!\virtualJtagBridge|debugAccessFirstReadReg~q  & 
// !\virtualJtagBridge|debugAccessRespRdEnRegs_1~q )) ) ) ) # ( !\virtualJtagBridge|preDataOutReg[2]~23_combout  & ( \virtualJtagBridge|dataOutReg[9]~5_combout  & ( (!\virtualJtagBridge|preDataOutReg[2]~2_combout ) # 
// ((!\virtualJtagBridge|debugAccessFirstReadReg~q  & !\virtualJtagBridge|debugAccessRespRdEnRegs_1~q )) ) ) ) # ( \virtualJtagBridge|preDataOutReg[2]~23_combout  & ( !\virtualJtagBridge|dataOutReg[9]~5_combout  & ( 
// (!\virtualJtagBridge|preDataOutReg[2]~2_combout ) # ((!\virtualJtagBridge|debugAccessFirstReadReg~q  & (!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q  & \virtualJtagBridge|preDataOutReg[2]~22_combout ))) ) ) ) # ( 
// !\virtualJtagBridge|preDataOutReg[2]~23_combout  & ( !\virtualJtagBridge|dataOutReg[9]~5_combout  & ( !\virtualJtagBridge|preDataOutReg[2]~2_combout  ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.datac(!\virtualJtagBridge|preDataOutReg[2]~2_combout ),
	.datad(!\virtualJtagBridge|preDataOutReg[2]~22_combout ),
	.datae(!\virtualJtagBridge|preDataOutReg[2]~23_combout ),
	.dataf(!\virtualJtagBridge|dataOutReg[9]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[2]~3 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[2]~3 .lut_mask = 64'hF0F0F0F8F8F8F8F8;
defparam \virtualJtagBridge|preDataOutReg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N9
cyclonev_lcell_comb \virtualJtagBridge|_GEN_88[31]~0 (
// Equation(s):
// \virtualJtagBridge|_GEN_88[31]~0_combout  = ( !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & (\virtualJtagBridge|_GEN_85~0_combout  & 
// !\virtualJtagBridge|debugAccessFirstReadReg~q )) ) )

	.dataa(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datab(gnd),
	.datac(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_88[31]~0 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_88[31]~0 .lut_mask = 64'h0A000A0000000000;
defparam \virtualJtagBridge|_GEN_88[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N6
cyclonev_lcell_comb \virtualJtagBridge|_GEN_28[31]~0 (
// Equation(s):
// \virtualJtagBridge|_GEN_28[31]~0_combout  = ( !\virtualJtagBridge|debugAccessFirstReadReg~q  & ( (\virtualJtagBridge|_GEN_25~0_combout  & !\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|_GEN_25~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_28[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_28[31]~0 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_28[31]~0 .lut_mask = 64'h0F000F0000000000;
defparam \virtualJtagBridge|_GEN_28[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N57
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[2]~1 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[2]~1_combout  = ( !\virtualJtagBridge|debugAccessFirstReadReg~q  & ( (!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q  & \virtualJtagBridge|dataOutReg[9]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~5_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[2]~1 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[2]~1 .lut_mask = 64'h00F000F000000000;
defparam \virtualJtagBridge|preDataOutReg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N36
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[2]~0 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[2]~0_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q  & \virtualJtagBridge|dataOutReg[9]~4_combout ) ) ) # ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q  & (((\virtualJtagBridge|debugAccessFirstReadReg~0_combout  & !\virtualJtagBridge|debugAccessRespRdEnRegs_0~q )) # 
// (\virtualJtagBridge|dataOutReg[9]~4_combout ))) # (\virtualJtagBridge|debugAccessRespRdEnRegs_1~q  & (((\virtualJtagBridge|debugAccessFirstReadReg~0_combout  & !\virtualJtagBridge|debugAccessRespRdEnRegs_0~q )))) ) )

	.dataa(!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~4_combout ),
	.datac(!\virtualJtagBridge|debugAccessFirstReadReg~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessRespRdEnRegs_0~q ),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[2]~0 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[2]~0 .lut_mask = 64'h2F222F2222222222;
defparam \virtualJtagBridge|preDataOutReg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N42
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[2]~4 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[2]~4_combout  = ( \virtualJtagBridge|preDataOutReg[2]~0_combout  & ( \virtualJtagBridge|_GEN_88[31]~0_combout  ) ) # ( !\virtualJtagBridge|preDataOutReg[2]~0_combout  & ( \virtualJtagBridge|_GEN_88[31]~0_combout  ) ) # ( 
// \virtualJtagBridge|preDataOutReg[2]~0_combout  & ( !\virtualJtagBridge|_GEN_88[31]~0_combout  & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # ((!\virtualJtagBridge|preDataOutReg[2]~2_combout ) # ((\virtualJtagBridge|preDataOutReg[2]~1_combout ) # 
// (\virtualJtagBridge|_GEN_28[31]~0_combout ))) ) ) ) # ( !\virtualJtagBridge|preDataOutReg[2]~0_combout  & ( !\virtualJtagBridge|_GEN_88[31]~0_combout  & ( (!\virtualJtagBridge|preDataOutReg[2]~2_combout ) # ((\virtualJtagBridge|preDataOutReg[2]~1_combout 
// ) # (\virtualJtagBridge|_GEN_28[31]~0_combout )) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|preDataOutReg[2]~2_combout ),
	.datac(!\virtualJtagBridge|_GEN_28[31]~0_combout ),
	.datad(!\virtualJtagBridge|preDataOutReg[2]~1_combout ),
	.datae(!\virtualJtagBridge|preDataOutReg[2]~0_combout ),
	.dataf(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[2]~4 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[2]~4 .lut_mask = 64'hCFFFEFFFFFFFFFFF;
defparam \virtualJtagBridge|preDataOutReg[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \virtualJtagBridge|preDataOutReg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[0]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[0] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~5 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~5_combout  = ( \virtualJtagBridge|shiftCountReg~1_combout  & ( !\virtualJtagBridge|burstAccessCountReg~0_combout  ) ) # ( !\virtualJtagBridge|shiftCountReg~1_combout  & ( (!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1]))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~5 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~5 .lut_mask = 64'h0A5F0A5FCCCCCCCC;
defparam \virtualJtagBridge|preDataOutReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N33
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[1]~24 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[1]~24_combout  = ( !\virtualJtagBridge|debugAccessRespRdEnRegs_1~q  & ( !\virtualJtagBridge|shiftCountReg~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[1]~24 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[1]~24 .lut_mask = 64'hF0F0F0F000000000;
defparam \virtualJtagBridge|preDataOutReg[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N45
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[1]~6 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[1]~6_combout  = ( \virtualJtagBridge|preDataOutReg[2]~23_combout  & ( \virtualJtagBridge|dataOutReg[9]~5_combout  & ( (!\RESET_N~input_o ) # ((\virtualJtagBridge|preDataOutReg[1]~24_combout  & 
// !\virtualJtagBridge|debugAccessFirstReadReg~q )) ) ) ) # ( !\virtualJtagBridge|preDataOutReg[2]~23_combout  & ( \virtualJtagBridge|dataOutReg[9]~5_combout  & ( (!\RESET_N~input_o ) # ((\virtualJtagBridge|preDataOutReg[1]~24_combout  & 
// !\virtualJtagBridge|debugAccessFirstReadReg~q )) ) ) ) # ( \virtualJtagBridge|preDataOutReg[2]~23_combout  & ( !\virtualJtagBridge|dataOutReg[9]~5_combout  & ( (!\RESET_N~input_o ) # ((\virtualJtagBridge|preDataOutReg[1]~24_combout  & 
// (\virtualJtagBridge|preDataOutReg[2]~22_combout  & !\virtualJtagBridge|debugAccessFirstReadReg~q ))) ) ) ) # ( !\virtualJtagBridge|preDataOutReg[2]~23_combout  & ( !\virtualJtagBridge|dataOutReg[9]~5_combout  & ( !\RESET_N~input_o  ) ) )

	.dataa(!\virtualJtagBridge|preDataOutReg[1]~24_combout ),
	.datab(!\virtualJtagBridge|preDataOutReg[2]~22_combout ),
	.datac(!\RESET_N~input_o ),
	.datad(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datae(!\virtualJtagBridge|preDataOutReg[2]~23_combout ),
	.dataf(!\virtualJtagBridge|dataOutReg[9]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[1]~6 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[1]~6 .lut_mask = 64'hF0F0F1F0F5F0F5F0;
defparam \virtualJtagBridge|preDataOutReg[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N5
dffeas \virtualJtagBridge|preDataOutReg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[1] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N9
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[2]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[2]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[2]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \virtualJtagBridge|preDataOutReg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[2]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[2] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N57
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~1 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~1_combout  = ( \virtualJtagBridge|irInReg_isValid~q  & ( \virtualJtagBridge|LessThan0~0_combout  & ( !\virtualJtagBridge|irInReg_isWrite~q  ) ) ) # ( !\virtualJtagBridge|irInReg_isValid~q  & ( 
// \virtualJtagBridge|LessThan0~0_combout  ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\virtualJtagBridge|irInReg_isValid~q ),
	.dataf(!\virtualJtagBridge|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~1 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~1 .lut_mask = 64'h00000000FFFFAAAA;
defparam \virtualJtagBridge|dataOutReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N27
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg[9]~0 (
// Equation(s):
// \virtualJtagBridge|dataOutReg[9]~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[9]~0 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg[9]~0 .lut_mask = 64'h1000100013001300;
defparam \virtualJtagBridge|dataOutReg[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N0
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg[9]~2 (
// Equation(s):
// \virtualJtagBridge|dataOutReg[9]~2_combout  = ( \virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & ( \virtualJtagBridge|_GEN_85~0_combout  & ( (!\virtualJtagBridge|dataOutReg~1_combout  & \virtualJtagBridge|dataOutReg[9]~0_combout ) ) ) ) # ( 
// !\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & ( \virtualJtagBridge|_GEN_85~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & 
// ((\virtualJtagBridge|debugAccessFirstReadReg~q )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (((!\virtualJtagBridge|dataOutReg~1_combout )))) ) ) ) # ( \virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & ( !\virtualJtagBridge|_GEN_85~0_combout  & ( 
// (!\virtualJtagBridge|dataOutReg~1_combout  & \virtualJtagBridge|dataOutReg[9]~0_combout ) ) ) ) # ( !\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & ( !\virtualJtagBridge|_GEN_85~0_combout  & ( (!\virtualJtagBridge|dataOutReg~1_combout  & 
// \virtualJtagBridge|dataOutReg[9]~0_combout ) ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datab(!\virtualJtagBridge|dataOutReg~1_combout ),
	.datac(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datae(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.dataf(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[9]~2 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg[9]~2 .lut_mask = 64'h0C0C0C0C0CAC0C0C;
defparam \virtualJtagBridge|dataOutReg[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N12
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[4]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[4]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[4]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \virtualJtagBridge|preDataOutReg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[4]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[4] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~23 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~23_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] 
// & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # ((!\virtualJtagBridge|_GEN_85~0_combout ) # ((\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire 
// [0]) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ))) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  
// & (\virtualJtagBridge|_GEN_85~0_combout  & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datac(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~23 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~23 .lut_mask = 64'h00001000EFFFFFFF;
defparam \virtualJtagBridge|dataOutReg~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~9 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~9_combout  = ( \virtualJtagBridge|shiftCountReg~1_combout  & ( !\virtualJtagBridge|burstAccessCountReg~0_combout  ) ) # ( !\virtualJtagBridge|shiftCountReg~1_combout  & ( (!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~9 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~9 .lut_mask = 64'h0A5F0A5FCCCCCCCC;
defparam \virtualJtagBridge|preDataOutReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N10
dffeas \virtualJtagBridge|preDataOutReg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[7] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~26 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~26_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] 
// & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] & ( (((!\virtualJtagBridge|debugAccessFirstReadReg~q ) # (!\virtualJtagBridge|_GEN_85~0_combout )) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8] & ( 
// (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & (\virtualJtagBridge|debugAccessFirstReadReg~q  & \virtualJtagBridge|_GEN_85~0_combout ))) ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datac(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datad(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~26 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~26 .lut_mask = 64'h00000008FFF7FFFF;
defparam \virtualJtagBridge|dataOutReg~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~10 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~10_combout  = ( \virtualJtagBridge|burstAccessCountReg~0_combout  & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & ((!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8]))))) ) ) # ( !\virtualJtagBridge|burstAccessCountReg~0_combout  & ( 
// ((!\virtualJtagBridge|_GEN_88[31]~0_combout  & (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8])))) # 
// (\virtualJtagBridge|shiftCountReg~1_combout ) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~10 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~10 .lut_mask = 64'h3B7F3B7F084C084C;
defparam \virtualJtagBridge|preDataOutReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N38
dffeas \virtualJtagBridge|preDataOutReg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[8] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N57
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[9]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[9]~feeder_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[9]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|preDataOutReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N58
dffeas \virtualJtagBridge|preDataOutReg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[9]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[9] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~31 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~31_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [11] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # (((!\virtualJtagBridge|_GEN_85~0_combout ) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0])) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & (\virtualJtagBridge|_GEN_85~0_combout  & 
// !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datac(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~31 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~31 .lut_mask = 64'h00000400FBFFFFFF;
defparam \virtualJtagBridge|dataOutReg~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N27
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[13]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[13]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[13]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N28
dffeas \virtualJtagBridge|preDataOutReg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[13]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[13] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N18
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[14]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[14]~feeder_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[14]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|preDataOutReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \virtualJtagBridge|preDataOutReg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[14]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[14] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~39 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~39_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [15] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (((!\virtualJtagBridge|_GEN_85~0_combout ) # (!\virtualJtagBridge|debugAccessFirstReadReg~q )) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( 
// (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & (\virtualJtagBridge|_GEN_85~0_combout  & \virtualJtagBridge|debugAccessFirstReadReg~q ))) ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datac(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~39 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~39 .lut_mask = 64'h00000008FFF7FFFF;
defparam \virtualJtagBridge|dataOutReg~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~13 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~13_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & (((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15])) # 
// (\virtualJtagBridge|_GEN_88[31]~0_combout ))) # (\virtualJtagBridge|shiftCountReg~1_combout  & (((!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( 
// (!\virtualJtagBridge|shiftCountReg~1_combout  & (!\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15])))) # (\virtualJtagBridge|shiftCountReg~1_combout  & 
// (((!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~13 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~13 .lut_mask = 64'h0ACC0ACC5FCC5FCC;
defparam \virtualJtagBridge|preDataOutReg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N35
dffeas \virtualJtagBridge|preDataOutReg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[15] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~14 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~14_combout  = ( \virtualJtagBridge|burstAccessCountReg~0_combout  & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & ((!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16]))))) ) ) # ( !\virtualJtagBridge|burstAccessCountReg~0_combout  & ( 
// ((!\virtualJtagBridge|_GEN_88[31]~0_combout  & (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16])))) # 
// (\virtualJtagBridge|shiftCountReg~1_combout ) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~14 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~14 .lut_mask = 64'h3B7F3B7F084C084C;
defparam \virtualJtagBridge|preDataOutReg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N43
dffeas \virtualJtagBridge|preDataOutReg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[16] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N48
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[17]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[17]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[17]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N49
dffeas \virtualJtagBridge|preDataOutReg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[17]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[17] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N54
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[21]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[21]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[21]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \virtualJtagBridge|preDataOutReg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[21]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[21] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~54 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~54_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [22] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # (((!\virtualJtagBridge|_GEN_85~0_combout ) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0])) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] & ( 
// (\virtualJtagBridge|debugAccessFirstReadReg~q  & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & \virtualJtagBridge|_GEN_85~0_combout ))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datac(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datad(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~54 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~54 .lut_mask = 64'h00000040FFBFFFFF;
defparam \virtualJtagBridge|dataOutReg~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~17 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~17_combout  = ( \virtualJtagBridge|shiftCountReg~1_combout  & ( !\virtualJtagBridge|burstAccessCountReg~0_combout  ) ) # ( !\virtualJtagBridge|shiftCountReg~1_combout  & ( (!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22]))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~17 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~17 .lut_mask = 64'h0A5F0A5FCCCCCCCC;
defparam \virtualJtagBridge|preDataOutReg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N29
dffeas \virtualJtagBridge|preDataOutReg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[22] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N42
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[23]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[23]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[23]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \virtualJtagBridge|preDataOutReg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[23]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[23] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N36
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[24]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[24]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[24]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \virtualJtagBridge|preDataOutReg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[24]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[24] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~59 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~59_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [25] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] & ( (((!\virtualJtagBridge|debugAccessFirstReadReg~q ) # (!\virtualJtagBridge|_GEN_85~0_combout )) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] & ( 
// (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & (\virtualJtagBridge|debugAccessFirstReadReg~q  & \virtualJtagBridge|_GEN_85~0_combout ))) ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datac(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datad(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~59 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~59 .lut_mask = 64'h00000008FFF7FFFF;
defparam \virtualJtagBridge|dataOutReg~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N39
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[27]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[27]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[27]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N40
dffeas \virtualJtagBridge|preDataOutReg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[27]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[27] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N33
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[28]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[28]~feeder_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[28]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|preDataOutReg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \virtualJtagBridge|preDataOutReg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[28]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[28] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~67 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~67_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [29] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # ((!\virtualJtagBridge|_GEN_85~0_combout ) # ((\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29] & ( 
// (\virtualJtagBridge|debugAccessFirstReadReg~q  & (\virtualJtagBridge|_GEN_85~0_combout  & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & !\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~67 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~67 .lut_mask = 64'h00001000EFFFFFFF;
defparam \virtualJtagBridge|dataOutReg~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~70 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~70_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [30] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # (((!\virtualJtagBridge|_GEN_85~0_combout ) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0])) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] & ( 
// (\virtualJtagBridge|debugAccessFirstReadReg~q  & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (\virtualJtagBridge|_GEN_85~0_combout  & !\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datac(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~70 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~70 .lut_mask = 64'h00000400FBFFFFFF;
defparam \virtualJtagBridge|dataOutReg~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N30
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[31]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[31]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[31]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \virtualJtagBridge|preDataOutReg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[31]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[31] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N39
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~72 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~72_combout  = ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & \virtualJtagBridge|preDataOutReg [31]) ) ) 
// ) # ( !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout ) # (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31]) ) ) ) # ( 
// \virtualJtagBridge|dataOutReg[9]~0_combout  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & \virtualJtagBridge|preDataOutReg [31]) ) ) ) # ( 
// !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31] & ( (\virtualJtagBridge|dataOutReg[9]~2_combout  & \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31]) ) ) )

	.dataa(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datab(!\virtualJtagBridge|preDataOutReg [31]),
	.datac(gnd),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31]),
	.datae(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~72 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~72 .lut_mask = 64'h00552222AAFF2222;
defparam \virtualJtagBridge|dataOutReg~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N0
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg[9]~3 (
// Equation(s):
// \virtualJtagBridge|dataOutReg[9]~3_combout  = ( \virtualJtagBridge|debugAccessFirstReadReg~q  & ( !\virtualJtagBridge|debugAccessRespRdEnRegs_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\virtualJtagBridge|debugAccessRespRdEnRegs_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[9]~3 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg[9]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \virtualJtagBridge|dataOutReg[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N48
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg[9]~7 (
// Equation(s):
// \virtualJtagBridge|dataOutReg[9]~7_combout  = ( \virtualJtagBridge|dataOutReg[9]~3_combout  & ( \virtualJtagBridge|dataOutReg[21]~6_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # ((!\RESET_N~input_o ) # 
// (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~3_combout  & ( \virtualJtagBridge|dataOutReg[21]~6_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # 
// ((!\RESET_N~input_o ) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )) ) ) ) # ( \virtualJtagBridge|dataOutReg[9]~3_combout  & ( !\virtualJtagBridge|dataOutReg[21]~6_combout  & ( (!\RESET_N~input_o ) # 
// ((!\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|dataOutReg[9]~4_combout )) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) ) ) # ( 
// !\virtualJtagBridge|dataOutReg[9]~3_combout  & ( !\virtualJtagBridge|dataOutReg[21]~6_combout  & ( (!\RESET_N~input_o ) # ((\virtualJtagBridge|dataOutReg[9]~0_combout  & \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )) ) ) )

	.dataa(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~4_combout ),
	.datac(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datad(!\RESET_N~input_o ),
	.datae(!\virtualJtagBridge|dataOutReg[9]~3_combout ),
	.dataf(!\virtualJtagBridge|dataOutReg[21]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[9]~7 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg[9]~7 .lut_mask = 64'hFF05FF27FFAFFFAF;
defparam \virtualJtagBridge|dataOutReg[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N12
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg[9]~8 (
// Equation(s):
// \virtualJtagBridge|dataOutReg[9]~8_combout  = ( \virtualJtagBridge|_GEN_85~1_combout  & ( \virtualJtagBridge|preDataOutReg[2]~0_combout  ) ) # ( !\virtualJtagBridge|_GEN_85~1_combout  & ( \virtualJtagBridge|preDataOutReg[2]~0_combout  & ( 
// ((\virtualJtagBridge|debugAccessFirstReadReg~q ) # (\virtualJtagBridge|shiftCountReg[2]~0_combout )) # (\virtualJtagBridge|dataOutReg[21]~6_combout ) ) ) ) # ( \virtualJtagBridge|_GEN_85~1_combout  & ( !\virtualJtagBridge|preDataOutReg[2]~0_combout  ) ) # 
// ( !\virtualJtagBridge|_GEN_85~1_combout  & ( !\virtualJtagBridge|preDataOutReg[2]~0_combout  & ( (\virtualJtagBridge|shiftCountReg[2]~0_combout ) # (\virtualJtagBridge|dataOutReg[21]~6_combout ) ) ) )

	.dataa(!\virtualJtagBridge|dataOutReg[21]~6_combout ),
	.datab(gnd),
	.datac(!\virtualJtagBridge|shiftCountReg[2]~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datae(!\virtualJtagBridge|_GEN_85~1_combout ),
	.dataf(!\virtualJtagBridge|preDataOutReg[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[9]~8 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg[9]~8 .lut_mask = 64'h5F5FFFFF5FFFFFFF;
defparam \virtualJtagBridge|dataOutReg[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y2_N40
dffeas \virtualJtagBridge|dataOutReg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[30] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~21 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~21_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & (((\virtualJtagBridge|_GEN_88[31]~0_combout ) # 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30])))) # (\virtualJtagBridge|shiftCountReg~1_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout )) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] & ( 
// (!\virtualJtagBridge|shiftCountReg~1_combout  & (((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30] & !\virtualJtagBridge|_GEN_88[31]~0_combout )))) # (\virtualJtagBridge|shiftCountReg~1_combout  & 
// (!\virtualJtagBridge|burstAccessCountReg~0_combout )) ) )

	.dataa(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30]),
	.datad(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~21 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~21 .lut_mask = 64'h4E444E444EEE4EEE;
defparam \virtualJtagBridge|preDataOutReg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N10
dffeas \virtualJtagBridge|preDataOutReg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[30] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N9
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~69 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~69_combout  = ( \virtualJtagBridge|preDataOutReg [30] & ( ((\virtualJtagBridge|LessThan0~0_combout  & ((!\virtualJtagBridge|irInReg_isValid~q ) # (!\virtualJtagBridge|irInReg_isWrite~q )))) # (\virtualJtagBridge|dataOutReg 
// [30]) ) ) # ( !\virtualJtagBridge|preDataOutReg [30] & ( (\virtualJtagBridge|dataOutReg [30] & ((!\virtualJtagBridge|LessThan0~0_combout ) # ((\virtualJtagBridge|irInReg_isValid~q  & \virtualJtagBridge|irInReg_isWrite~q )))) ) )

	.dataa(!\virtualJtagBridge|irInReg_isValid~q ),
	.datab(!\virtualJtagBridge|LessThan0~0_combout ),
	.datac(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datad(!\virtualJtagBridge|dataOutReg [30]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|preDataOutReg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~69 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~69 .lut_mask = 64'h00CD00CD32FF32FF;
defparam \virtualJtagBridge|dataOutReg~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N54
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~71 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~71_combout  = ( \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|dataOutReg~70_combout )) # 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((!\virtualJtagBridge|burstAccessCountReg~0_combout ))) ) ) # ( !\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (\virtualJtagBridge|dataOutReg~70_combout )) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\virtualJtagBridge|dataOutReg~69_combout ))) ) )

	.dataa(!\virtualJtagBridge|dataOutReg~70_combout ),
	.datab(!\virtualJtagBridge|dataOutReg~69_combout ),
	.datac(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datad(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datae(gnd),
	.dataf(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~71 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~71 .lut_mask = 64'h535353535F505F50;
defparam \virtualJtagBridge|dataOutReg~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y5_N36
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg[21]~12 (
// Equation(s):
// \virtualJtagBridge|dataOutReg[21]~12_combout  = ( \virtualJtagBridge|dataOutReg[9]~3_combout  & ( \virtualJtagBridge|dataOutReg[9]~5_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # (!\RESET_N~input_o ) ) ) ) # ( 
// !\virtualJtagBridge|dataOutReg[9]~3_combout  & ( \virtualJtagBridge|dataOutReg[9]~5_combout  & ( !\RESET_N~input_o  ) ) ) # ( \virtualJtagBridge|dataOutReg[9]~3_combout  & ( !\virtualJtagBridge|dataOutReg[9]~5_combout  & ( (!\RESET_N~input_o ) # 
// ((!\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\virtualJtagBridge|_GEN_25~0_combout ) # (\virtualJtagBridge|dataOutReg[9]~4_combout )))) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~3_combout  & ( !\virtualJtagBridge|dataOutReg[9]~5_combout  & ( 
// !\RESET_N~input_o  ) ) )

	.dataa(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~4_combout ),
	.datac(!\virtualJtagBridge|_GEN_25~0_combout ),
	.datad(!\RESET_N~input_o ),
	.datae(!\virtualJtagBridge|dataOutReg[9]~3_combout ),
	.dataf(!\virtualJtagBridge|dataOutReg[9]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[21]~12 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg[21]~12 .lut_mask = 64'hFF00FF2AFF00FFAA;
defparam \virtualJtagBridge|dataOutReg[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N2
dffeas \virtualJtagBridge|dataOutReg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\virtualJtagBridge|dataOutReg~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(vcc),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[29] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~20 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~20_combout  = ( \virtualJtagBridge|shiftCountReg~1_combout  & ( !\virtualJtagBridge|burstAccessCountReg~0_combout  ) ) # ( !\virtualJtagBridge|shiftCountReg~1_combout  & ( (!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29]))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [29]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~20 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~20 .lut_mask = 64'h0A5F0A5FCCCCCCCC;
defparam \virtualJtagBridge|preDataOutReg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N1
dffeas \virtualJtagBridge|preDataOutReg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[29] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~66 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~66_combout  = ( \virtualJtagBridge|LessThan0~0_combout  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & (((\virtualJtagBridge|preDataOutReg [29])))) # (\virtualJtagBridge|irInReg_isWrite~q  & 
// ((!\virtualJtagBridge|irInReg_isValid~q  & ((\virtualJtagBridge|preDataOutReg [29]))) # (\virtualJtagBridge|irInReg_isValid~q  & (\virtualJtagBridge|dataOutReg [29])))) ) ) # ( !\virtualJtagBridge|LessThan0~0_combout  & ( \virtualJtagBridge|dataOutReg 
// [29] ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(!\virtualJtagBridge|irInReg_isValid~q ),
	.datac(!\virtualJtagBridge|dataOutReg [29]),
	.datad(!\virtualJtagBridge|preDataOutReg [29]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~66 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~66 .lut_mask = 64'h0F0F0F0F01EF01EF;
defparam \virtualJtagBridge|dataOutReg~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N42
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~68 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~68_combout  = ( \virtualJtagBridge|burstAccessCountReg~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|dataOutReg~67_combout )) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (((\virtualJtagBridge|dataOutReg~66_combout  & !\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) ) # ( !\virtualJtagBridge|burstAccessCountReg~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (\virtualJtagBridge|dataOutReg~67_combout )) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ) # (\virtualJtagBridge|dataOutReg~66_combout )))) ) )

	.dataa(!\virtualJtagBridge|dataOutReg~67_combout ),
	.datab(!\virtualJtagBridge|dataOutReg~66_combout ),
	.datac(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~68 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~68 .lut_mask = 64'h553F5530553F5530;
defparam \virtualJtagBridge|dataOutReg~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N43
dffeas \virtualJtagBridge|dataOutReg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[28] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N24
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~65 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~65_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28] & ( \virtualJtagBridge|dataOutReg [28] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout ) # 
// (\virtualJtagBridge|preDataOutReg [28])))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|dataOutReg[9]~0_combout )) # (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28]))) ) ) ) # ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28] & ( \virtualJtagBridge|dataOutReg [28] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|preDataOutReg [28] & \virtualJtagBridge|dataOutReg[9]~0_combout )))) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|dataOutReg[9]~0_combout )) # (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28]))) ) ) ) # ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28] & ( 
// !\virtualJtagBridge|dataOutReg [28] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout ) # (\virtualJtagBridge|preDataOutReg [28])))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28] & ((!\virtualJtagBridge|dataOutReg[9]~0_combout )))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28] & ( !\virtualJtagBridge|dataOutReg [28] & ( 
// (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|preDataOutReg [28] & \virtualJtagBridge|dataOutReg[9]~0_combout )))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28] 
// & ((!\virtualJtagBridge|dataOutReg[9]~0_combout )))) ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28]),
	.datab(!\virtualJtagBridge|preDataOutReg [28]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [28]),
	.dataf(!\virtualJtagBridge|dataOutReg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~65 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~65 .lut_mask = 64'h0530F530053FF53F;
defparam \virtualJtagBridge|dataOutReg~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y3_N25
dffeas \virtualJtagBridge|dataOutReg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[27] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N42
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~64 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~64_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27] & ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [27])) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|dataOutReg [27]))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27] & ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( 
// (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [27])) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|dataOutReg [27]))) ) ) ) # ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27] 
// & ( !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout ) # (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27]) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27] & ( 
// !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( (\virtualJtagBridge|dataOutReg[9]~2_combout  & \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27]) ) ) )

	.dataa(!\virtualJtagBridge|preDataOutReg [27]),
	.datab(!\virtualJtagBridge|dataOutReg [27]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27]),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [27]),
	.dataf(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~64 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~64 .lut_mask = 64'h000FF0FF53535353;
defparam \virtualJtagBridge|dataOutReg~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y3_N43
dffeas \virtualJtagBridge|dataOutReg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[26] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~19 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~19_combout  = ( \virtualJtagBridge|burstAccessCountReg~0_combout  & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & ((!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26]))))) ) ) # ( !\virtualJtagBridge|burstAccessCountReg~0_combout  & ( 
// ((!\virtualJtagBridge|_GEN_88[31]~0_combout  & (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26])))) # 
// (\virtualJtagBridge|shiftCountReg~1_combout ) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~19 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~19 .lut_mask = 64'h3B7F3B7F084C084C;
defparam \virtualJtagBridge|preDataOutReg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N40
dffeas \virtualJtagBridge|preDataOutReg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[26] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~61 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~61_combout  = ( \virtualJtagBridge|LessThan0~0_combout  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & (((\virtualJtagBridge|preDataOutReg [26])))) # (\virtualJtagBridge|irInReg_isWrite~q  & 
// ((!\virtualJtagBridge|irInReg_isValid~q  & ((\virtualJtagBridge|preDataOutReg [26]))) # (\virtualJtagBridge|irInReg_isValid~q  & (\virtualJtagBridge|dataOutReg [26])))) ) ) # ( !\virtualJtagBridge|LessThan0~0_combout  & ( \virtualJtagBridge|dataOutReg 
// [26] ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(!\virtualJtagBridge|irInReg_isValid~q ),
	.datac(!\virtualJtagBridge|dataOutReg [26]),
	.datad(!\virtualJtagBridge|preDataOutReg [26]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~61 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~61 .lut_mask = 64'h0F0F0F0F01EF01EF;
defparam \virtualJtagBridge|dataOutReg~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~62 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~62_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [26] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26] & ( (((!\virtualJtagBridge|_GEN_85~0_combout ) # (!\virtualJtagBridge|debugAccessFirstReadReg~q )) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26] & ( 
// (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & (\virtualJtagBridge|_GEN_85~0_combout  & \virtualJtagBridge|debugAccessFirstReadReg~q ))) ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datac(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datad(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~62 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~62 .lut_mask = 64'h00000008FFF7FFFF;
defparam \virtualJtagBridge|dataOutReg~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N27
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~63 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~63_combout  = ( \virtualJtagBridge|dataOutReg~62_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & 
// ((\virtualJtagBridge|dataOutReg~61_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout ))) ) ) # ( !\virtualJtagBridge|dataOutReg~62_combout  & ( 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ((\virtualJtagBridge|dataOutReg~61_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  
// & (!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|dataOutReg~61_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~63 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~63 .lut_mask = 64'h002E002EFF2EFF2E;
defparam \virtualJtagBridge|dataOutReg~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N29
dffeas \virtualJtagBridge|dataOutReg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[25] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~18 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~18_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & (((\virtualJtagBridge|_GEN_88[31]~0_combout ) # 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25])))) # (\virtualJtagBridge|shiftCountReg~1_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout )) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] & ( 
// (!\virtualJtagBridge|shiftCountReg~1_combout  & (((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25] & !\virtualJtagBridge|_GEN_88[31]~0_combout )))) # (\virtualJtagBridge|shiftCountReg~1_combout  & 
// (!\virtualJtagBridge|burstAccessCountReg~0_combout )) ) )

	.dataa(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25]),
	.datad(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~18 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~18 .lut_mask = 64'h4E444E444EEE4EEE;
defparam \virtualJtagBridge|preDataOutReg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N7
dffeas \virtualJtagBridge|preDataOutReg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[25] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N12
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~58 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~58_combout  = ( \virtualJtagBridge|preDataOutReg [25] & ( ((\virtualJtagBridge|LessThan0~0_combout  & ((!\virtualJtagBridge|irInReg_isWrite~q ) # (!\virtualJtagBridge|irInReg_isValid~q )))) # (\virtualJtagBridge|dataOutReg 
// [25]) ) ) # ( !\virtualJtagBridge|preDataOutReg [25] & ( (\virtualJtagBridge|dataOutReg [25] & ((!\virtualJtagBridge|LessThan0~0_combout ) # ((\virtualJtagBridge|irInReg_isWrite~q  & \virtualJtagBridge|irInReg_isValid~q )))) ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(!\virtualJtagBridge|LessThan0~0_combout ),
	.datac(!\virtualJtagBridge|dataOutReg [25]),
	.datad(!\virtualJtagBridge|irInReg_isValid~q ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|preDataOutReg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~58 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~58 .lut_mask = 64'h0C0D0C0D3F2F3F2F;
defparam \virtualJtagBridge|dataOutReg~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N24
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~60 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~60_combout  = ( \virtualJtagBridge|dataOutReg~58_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & (((\virtualJtagBridge|dataOutReg~59_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((!\virtualJtagBridge|burstAccessCountReg~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) ) # ( !\virtualJtagBridge|dataOutReg~58_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (((\virtualJtagBridge|dataOutReg~59_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout  & (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|dataOutReg~59_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~60 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~60 .lut_mask = 64'h0F220F220FEE0FEE;
defparam \virtualJtagBridge|dataOutReg~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \virtualJtagBridge|dataOutReg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[24] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N36
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~57 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~57_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24] & ( \virtualJtagBridge|dataOutReg [24] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout ) # 
// (\virtualJtagBridge|preDataOutReg [24])))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|dataOutReg[9]~0_combout )) # (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24]))) ) ) ) # ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24] & ( \virtualJtagBridge|dataOutReg [24] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|preDataOutReg [24] & \virtualJtagBridge|dataOutReg[9]~0_combout )))) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|dataOutReg[9]~0_combout )) # (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24]))) ) ) ) # ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24] & ( 
// !\virtualJtagBridge|dataOutReg [24] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout ) # (\virtualJtagBridge|preDataOutReg [24])))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24] & ((!\virtualJtagBridge|dataOutReg[9]~0_combout )))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24] & ( !\virtualJtagBridge|dataOutReg [24] & ( 
// (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|preDataOutReg [24] & \virtualJtagBridge|dataOutReg[9]~0_combout )))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24] 
// & ((!\virtualJtagBridge|dataOutReg[9]~0_combout )))) ) ) )

	.dataa(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24]),
	.datab(!\virtualJtagBridge|preDataOutReg [24]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [24]),
	.dataf(!\virtualJtagBridge|dataOutReg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~57 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~57 .lut_mask = 64'h0530F530053FF53F;
defparam \virtualJtagBridge|dataOutReg~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y3_N37
dffeas \virtualJtagBridge|dataOutReg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[23] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N54
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~56 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~56_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] & ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # 
// ((!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [23])) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|dataOutReg [23])))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [23] & ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [23] & ((\virtualJtagBridge|dataOutReg[9]~0_combout )))) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout ) # (\virtualJtagBridge|dataOutReg [23])))) ) ) ) # ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] & ( 
// !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout )) # (\virtualJtagBridge|preDataOutReg [23]))) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|dataOutReg [23] & \virtualJtagBridge|dataOutReg[9]~0_combout )))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] & ( 
// !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] & ( (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [23])) # (\virtualJtagBridge|dataOutReg[9]~2_combout  
// & ((\virtualJtagBridge|dataOutReg [23]))))) ) ) )

	.dataa(!\virtualJtagBridge|preDataOutReg [23]),
	.datab(!\virtualJtagBridge|dataOutReg [23]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~56 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~56 .lut_mask = 64'h0053F0530F53FF53;
defparam \virtualJtagBridge|dataOutReg~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y3_N56
dffeas \virtualJtagBridge|dataOutReg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[22] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~53 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~53_combout  = ( \virtualJtagBridge|irInReg_isWrite~q  & ( (!\virtualJtagBridge|LessThan0~0_combout  & (((\virtualJtagBridge|dataOutReg [22])))) # (\virtualJtagBridge|LessThan0~0_combout  & 
// ((!\virtualJtagBridge|irInReg_isValid~q  & (\virtualJtagBridge|preDataOutReg [22])) # (\virtualJtagBridge|irInReg_isValid~q  & ((\virtualJtagBridge|dataOutReg [22]))))) ) ) # ( !\virtualJtagBridge|irInReg_isWrite~q  & ( 
// (!\virtualJtagBridge|LessThan0~0_combout  & ((\virtualJtagBridge|dataOutReg [22]))) # (\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|preDataOutReg [22])) ) )

	.dataa(!\virtualJtagBridge|LessThan0~0_combout ),
	.datab(!\virtualJtagBridge|irInReg_isValid~q ),
	.datac(!\virtualJtagBridge|preDataOutReg [22]),
	.datad(!\virtualJtagBridge|dataOutReg [22]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~53 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~53 .lut_mask = 64'h05AF05AF04BF04BF;
defparam \virtualJtagBridge|dataOutReg~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N9
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~55 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~55_combout  = ( \virtualJtagBridge|dataOutReg~53_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & (((\virtualJtagBridge|dataOutReg~54_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((!\virtualJtagBridge|burstAccessCountReg~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) ) # ( !\virtualJtagBridge|dataOutReg~53_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (((\virtualJtagBridge|dataOutReg~54_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout  & ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datac(!\virtualJtagBridge|dataOutReg~54_combout ),
	.datad(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~55 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~55 .lut_mask = 64'h0C2E0C2E3F2E3F2E;
defparam \virtualJtagBridge|dataOutReg~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N10
dffeas \virtualJtagBridge|dataOutReg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[21] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N54
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~52 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~52_combout  = ( \virtualJtagBridge|dataOutReg[9]~2_combout  & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|dataOutReg [21])) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~2_combout  & ( 
// \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # (\virtualJtagBridge|preDataOutReg [21]) ) ) ) # ( \virtualJtagBridge|dataOutReg[9]~2_combout  & ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (\virtualJtagBridge|dataOutReg [21])) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~2_combout  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] & ( (\virtualJtagBridge|preDataOutReg [21] & \virtualJtagBridge|dataOutReg[9]~0_combout ) 
// ) ) )

	.dataa(!\virtualJtagBridge|preDataOutReg [21]),
	.datab(!\virtualJtagBridge|dataOutReg [21]),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~52 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~52 .lut_mask = 64'h00550F33FF550F33;
defparam \virtualJtagBridge|dataOutReg~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y2_N55
dffeas \virtualJtagBridge|dataOutReg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[20] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~16 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~16_combout  = ( \virtualJtagBridge|shiftCountReg~1_combout  & ( !\virtualJtagBridge|burstAccessCountReg~0_combout  ) ) # ( !\virtualJtagBridge|shiftCountReg~1_combout  & ( (!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20]))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~16 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~16 .lut_mask = 64'h0A5F0A5FCCCCCCCC;
defparam \virtualJtagBridge|preDataOutReg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N25
dffeas \virtualJtagBridge|preDataOutReg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[20] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~49 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~49_combout  = ( \virtualJtagBridge|irInReg_isWrite~q  & ( (!\virtualJtagBridge|LessThan0~0_combout  & (((\virtualJtagBridge|dataOutReg [20])))) # (\virtualJtagBridge|LessThan0~0_combout  & 
// ((!\virtualJtagBridge|irInReg_isValid~q  & ((\virtualJtagBridge|preDataOutReg [20]))) # (\virtualJtagBridge|irInReg_isValid~q  & (\virtualJtagBridge|dataOutReg [20])))) ) ) # ( !\virtualJtagBridge|irInReg_isWrite~q  & ( 
// (!\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|dataOutReg [20])) # (\virtualJtagBridge|LessThan0~0_combout  & ((\virtualJtagBridge|preDataOutReg [20]))) ) )

	.dataa(!\virtualJtagBridge|LessThan0~0_combout ),
	.datab(!\virtualJtagBridge|irInReg_isValid~q ),
	.datac(!\virtualJtagBridge|dataOutReg [20]),
	.datad(!\virtualJtagBridge|preDataOutReg [20]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~49 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~49 .lut_mask = 64'h0A5F0A5F0B4F0B4F;
defparam \virtualJtagBridge|dataOutReg~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~50 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~50_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [20] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # (((!\virtualJtagBridge|_GEN_85~0_combout ) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0])) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] & ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire 
// [0] & \virtualJtagBridge|_GEN_85~0_combout ))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~50 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~50 .lut_mask = 64'h00000040FFBFFFFF;
defparam \virtualJtagBridge|dataOutReg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N6
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~51 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~51_combout  = ( \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\virtualJtagBridge|dataOutReg~50_combout ))) # 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout )) ) ) # ( !\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((\virtualJtagBridge|dataOutReg~50_combout ))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|dataOutReg~49_combout )) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datac(!\virtualJtagBridge|dataOutReg~49_combout ),
	.datad(!\virtualJtagBridge|dataOutReg~50_combout ),
	.datae(gnd),
	.dataf(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~51 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~51 .lut_mask = 64'h03CF03CF22EE22EE;
defparam \virtualJtagBridge|dataOutReg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N7
dffeas \virtualJtagBridge|dataOutReg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[19] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N51
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[19]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[19]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[19]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N53
dffeas \virtualJtagBridge|preDataOutReg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[19]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[19] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N0
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~48 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~48_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] & ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|preDataOutReg [19]))) 
// # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|dataOutReg [19])) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] & ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( 
// (!\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|preDataOutReg [19]))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|dataOutReg [19])) ) ) ) # ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] 
// & ( !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout ) # (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19]) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] & ( 
// !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( (\virtualJtagBridge|dataOutReg[9]~2_combout  & \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19]) ) ) )

	.dataa(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datab(!\virtualJtagBridge|dataOutReg [19]),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datad(!\virtualJtagBridge|preDataOutReg [19]),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.dataf(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~48 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~48 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \virtualJtagBridge|dataOutReg~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y3_N1
dffeas \virtualJtagBridge|dataOutReg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[18] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~15 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~15_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & ((!\virtualJtagBridge|_GEN_88[31]~0_combout ) # 
// ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18])))) # (\virtualJtagBridge|shiftCountReg~1_combout  & (((!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] 
// & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18])))) # (\virtualJtagBridge|shiftCountReg~1_combout  & 
// (((!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datac(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~15 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~15 .lut_mask = 64'h30743074B8FCB8FC;
defparam \virtualJtagBridge|preDataOutReg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \virtualJtagBridge|preDataOutReg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[18] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N51
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~45 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~45_combout  = ( \virtualJtagBridge|LessThan0~0_combout  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & (((\virtualJtagBridge|preDataOutReg [18])))) # (\virtualJtagBridge|irInReg_isWrite~q  & 
// ((!\virtualJtagBridge|irInReg_isValid~q  & ((\virtualJtagBridge|preDataOutReg [18]))) # (\virtualJtagBridge|irInReg_isValid~q  & (\virtualJtagBridge|dataOutReg [18])))) ) ) # ( !\virtualJtagBridge|LessThan0~0_combout  & ( \virtualJtagBridge|dataOutReg 
// [18] ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(!\virtualJtagBridge|dataOutReg [18]),
	.datac(!\virtualJtagBridge|irInReg_isValid~q ),
	.datad(!\virtualJtagBridge|preDataOutReg [18]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~45 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~45 .lut_mask = 64'h3333333301FB01FB;
defparam \virtualJtagBridge|dataOutReg~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~46 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~46_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [18] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # ((!\virtualJtagBridge|_GEN_85~0_combout ) # 
// ((\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ))) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] & ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  & (\virtualJtagBridge|_GEN_85~0_combout  & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & 
// !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datac(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~46 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~46 .lut_mask = 64'h00001000EFFFFFFF;
defparam \virtualJtagBridge|dataOutReg~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N39
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~47 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~47_combout  = ( \virtualJtagBridge|dataOutReg~46_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & 
// ((\virtualJtagBridge|dataOutReg~45_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout ))) ) ) # ( !\virtualJtagBridge|dataOutReg~46_combout  & ( 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ((\virtualJtagBridge|dataOutReg~45_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  
// & (!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|dataOutReg~45_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~47 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~47 .lut_mask = 64'h002E002EFF2EFF2E;
defparam \virtualJtagBridge|dataOutReg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N40
dffeas \virtualJtagBridge|dataOutReg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[17] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N24
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~44 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~44_combout  = ( \virtualJtagBridge|dataOutReg[9]~2_combout  & ( \virtualJtagBridge|dataOutReg [17] & ( (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]) # (\virtualJtagBridge|dataOutReg[9]~0_combout ) ) ) ) 
// # ( !\virtualJtagBridge|dataOutReg[9]~2_combout  & ( \virtualJtagBridge|dataOutReg [17] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]))) # 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|preDataOutReg [17])) ) ) ) # ( \virtualJtagBridge|dataOutReg[9]~2_combout  & ( !\virtualJtagBridge|dataOutReg [17] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~2_combout  & ( !\virtualJtagBridge|dataOutReg [17] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|preDataOutReg [17])) ) ) )

	.dataa(!\virtualJtagBridge|preDataOutReg [17]),
	.datab(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datae(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.dataf(!\virtualJtagBridge|dataOutReg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~44 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~44 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \virtualJtagBridge|dataOutReg~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y2_N25
dffeas \virtualJtagBridge|dataOutReg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[16] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N33
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~41 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~41_combout  = ( \virtualJtagBridge|LessThan0~0_combout  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & (\virtualJtagBridge|preDataOutReg [16])) # (\virtualJtagBridge|irInReg_isWrite~q  & ((!\virtualJtagBridge|irInReg_isValid~q 
//  & (\virtualJtagBridge|preDataOutReg [16])) # (\virtualJtagBridge|irInReg_isValid~q  & ((\virtualJtagBridge|dataOutReg [16]))))) ) ) # ( !\virtualJtagBridge|LessThan0~0_combout  & ( \virtualJtagBridge|dataOutReg [16] ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(!\virtualJtagBridge|preDataOutReg [16]),
	.datac(!\virtualJtagBridge|irInReg_isValid~q ),
	.datad(!\virtualJtagBridge|dataOutReg [16]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~41 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~41 .lut_mask = 64'h00FF00FF32373237;
defparam \virtualJtagBridge|dataOutReg~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~42 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~42_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [16] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # ((!\virtualJtagBridge|_GEN_85~0_combout ) # ((\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] & ( 
// (\virtualJtagBridge|debugAccessFirstReadReg~q  & (\virtualJtagBridge|_GEN_85~0_combout  & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & !\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~42 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~42 .lut_mask = 64'h00001000EFFFFFFF;
defparam \virtualJtagBridge|dataOutReg~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N36
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~43 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~43_combout  = ( \virtualJtagBridge|dataOutReg~42_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & 
// ((\virtualJtagBridge|dataOutReg~41_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout ))) ) ) # ( !\virtualJtagBridge|dataOutReg~42_combout  & ( 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ((\virtualJtagBridge|dataOutReg~41_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  
// & (!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|dataOutReg~41_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~43 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~43 .lut_mask = 64'h002E002EFF2EFF2E;
defparam \virtualJtagBridge|dataOutReg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N38
dffeas \virtualJtagBridge|dataOutReg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[15] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N21
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~38 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~38_combout  = ( \virtualJtagBridge|irInReg_isWrite~q  & ( (!\virtualJtagBridge|irInReg_isValid~q  & ((!\virtualJtagBridge|LessThan0~0_combout  & ((\virtualJtagBridge|dataOutReg [15]))) # 
// (\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|preDataOutReg [15])))) # (\virtualJtagBridge|irInReg_isValid~q  & (((\virtualJtagBridge|dataOutReg [15])))) ) ) # ( !\virtualJtagBridge|irInReg_isWrite~q  & ( 
// (!\virtualJtagBridge|LessThan0~0_combout  & ((\virtualJtagBridge|dataOutReg [15]))) # (\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|preDataOutReg [15])) ) )

	.dataa(!\virtualJtagBridge|irInReg_isValid~q ),
	.datab(!\virtualJtagBridge|LessThan0~0_combout ),
	.datac(!\virtualJtagBridge|preDataOutReg [15]),
	.datad(!\virtualJtagBridge|dataOutReg [15]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~38 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~38 .lut_mask = 64'h03CF03CF02DF02DF;
defparam \virtualJtagBridge|dataOutReg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N57
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~40 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~40_combout  = ( \virtualJtagBridge|dataOutReg~38_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & (((\virtualJtagBridge|dataOutReg~39_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((!\virtualJtagBridge|burstAccessCountReg~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) ) # ( !\virtualJtagBridge|dataOutReg~38_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (((\virtualJtagBridge|dataOutReg~39_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout  & (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|dataOutReg~39_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~40 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~40 .lut_mask = 64'h0F220F220FEE0FEE;
defparam \virtualJtagBridge|dataOutReg~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N59
dffeas \virtualJtagBridge|dataOutReg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[14] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N18
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~37 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~37_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [14])) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|dataOutReg [14]))) ) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( 
// (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [14])) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|dataOutReg [14]))) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] & 
// ( !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14]) # (\virtualJtagBridge|dataOutReg[9]~2_combout ) ) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( 
// !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14]) ) ) )

	.dataa(!\virtualJtagBridge|preDataOutReg [14]),
	.datab(!\virtualJtagBridge|dataOutReg [14]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.dataf(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~37 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~37 .lut_mask = 64'h00F00FFF53535353;
defparam \virtualJtagBridge|dataOutReg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y3_N19
dffeas \virtualJtagBridge|dataOutReg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[13] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y3_N48
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~36 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~36_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] & ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [13])) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|dataOutReg [13]))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] & ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( 
// (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [13])) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|dataOutReg [13]))) ) ) ) # ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] 
// & ( !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout ) # (\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] & ( 
// !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( (\virtualJtagBridge|dataOutReg[9]~2_combout  & \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]) ) ) )

	.dataa(!\virtualJtagBridge|preDataOutReg [13]),
	.datab(!\virtualJtagBridge|dataOutReg [13]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.dataf(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~36 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~36 .lut_mask = 64'h000FF0FF53535353;
defparam \virtualJtagBridge|dataOutReg~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y3_N49
dffeas \virtualJtagBridge|dataOutReg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[12] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~12 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~12_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & ((!\virtualJtagBridge|_GEN_88[31]~0_combout ) # 
// ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12])))) # (\virtualJtagBridge|shiftCountReg~1_combout  & (((!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] 
// & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12])))) # (\virtualJtagBridge|shiftCountReg~1_combout  & 
// (((!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~12 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~12 .lut_mask = 64'h0C5C0C5CACFCACFC;
defparam \virtualJtagBridge|preDataOutReg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \virtualJtagBridge|preDataOutReg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[12] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~33 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~33_combout  = ( \virtualJtagBridge|irInReg_isValid~q  & ( \virtualJtagBridge|irInReg_isWrite~q  & ( \virtualJtagBridge|dataOutReg [12] ) ) ) # ( !\virtualJtagBridge|irInReg_isValid~q  & ( \virtualJtagBridge|irInReg_isWrite~q  
// & ( (!\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|dataOutReg [12])) # (\virtualJtagBridge|LessThan0~0_combout  & ((\virtualJtagBridge|preDataOutReg [12]))) ) ) ) # ( \virtualJtagBridge|irInReg_isValid~q  & ( 
// !\virtualJtagBridge|irInReg_isWrite~q  & ( (!\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|dataOutReg [12])) # (\virtualJtagBridge|LessThan0~0_combout  & ((\virtualJtagBridge|preDataOutReg [12]))) ) ) ) # ( 
// !\virtualJtagBridge|irInReg_isValid~q  & ( !\virtualJtagBridge|irInReg_isWrite~q  & ( (!\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|dataOutReg [12])) # (\virtualJtagBridge|LessThan0~0_combout  & ((\virtualJtagBridge|preDataOutReg [12]))) 
// ) ) )

	.dataa(gnd),
	.datab(!\virtualJtagBridge|dataOutReg [12]),
	.datac(!\virtualJtagBridge|LessThan0~0_combout ),
	.datad(!\virtualJtagBridge|preDataOutReg [12]),
	.datae(!\virtualJtagBridge|irInReg_isValid~q ),
	.dataf(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~33 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~33 .lut_mask = 64'h303F303F303F3333;
defparam \virtualJtagBridge|dataOutReg~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~34 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~34_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [12] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # (((!\virtualJtagBridge|_GEN_85~0_combout ) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0])) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire 
// [0] & \virtualJtagBridge|_GEN_85~0_combout ))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~34 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~34 .lut_mask = 64'h00000040FFBFFFFF;
defparam \virtualJtagBridge|dataOutReg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N54
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~35 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~35_combout  = ( \virtualJtagBridge|dataOutReg~34_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & 
// ((\virtualJtagBridge|dataOutReg~33_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout ))) ) ) # ( !\virtualJtagBridge|dataOutReg~34_combout  & ( 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ((\virtualJtagBridge|dataOutReg~33_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  
// & (!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|dataOutReg~33_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~35 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~35 .lut_mask = 64'h002E002EFF2EFF2E;
defparam \virtualJtagBridge|dataOutReg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N56
dffeas \virtualJtagBridge|dataOutReg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[11] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~11 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~11_combout  = ( \virtualJtagBridge|shiftCountReg~1_combout  & ( !\virtualJtagBridge|burstAccessCountReg~0_combout  ) ) # ( !\virtualJtagBridge|shiftCountReg~1_combout  & ( (!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~11 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~11 .lut_mask = 64'h0A5F0A5FCCCCCCCC;
defparam \virtualJtagBridge|preDataOutReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N1
dffeas \virtualJtagBridge|preDataOutReg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[11] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N18
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~30 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~30_combout  = ( \virtualJtagBridge|irInReg_isWrite~q  & ( (!\virtualJtagBridge|irInReg_isValid~q  & ((!\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|dataOutReg [11])) # (\virtualJtagBridge|LessThan0~0_combout  
// & ((\virtualJtagBridge|preDataOutReg [11]))))) # (\virtualJtagBridge|irInReg_isValid~q  & (((\virtualJtagBridge|dataOutReg [11])))) ) ) # ( !\virtualJtagBridge|irInReg_isWrite~q  & ( (!\virtualJtagBridge|LessThan0~0_combout  & 
// (\virtualJtagBridge|dataOutReg [11])) # (\virtualJtagBridge|LessThan0~0_combout  & ((\virtualJtagBridge|preDataOutReg [11]))) ) )

	.dataa(!\virtualJtagBridge|irInReg_isValid~q ),
	.datab(!\virtualJtagBridge|LessThan0~0_combout ),
	.datac(!\virtualJtagBridge|dataOutReg [11]),
	.datad(!\virtualJtagBridge|preDataOutReg [11]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~30 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~30 .lut_mask = 64'h0C3F0C3F0D2F0D2F;
defparam \virtualJtagBridge|dataOutReg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N51
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~32 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~32_combout  = ( \virtualJtagBridge|dataOutReg~30_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & (((\virtualJtagBridge|dataOutReg~31_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((!\virtualJtagBridge|burstAccessCountReg~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) ) # ( !\virtualJtagBridge|dataOutReg~30_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (((\virtualJtagBridge|dataOutReg~31_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout  & ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datac(!\virtualJtagBridge|dataOutReg~31_combout ),
	.datad(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~32 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~32 .lut_mask = 64'h0C2E0C2E3F2E3F2E;
defparam \virtualJtagBridge|dataOutReg~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N52
dffeas \virtualJtagBridge|dataOutReg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[10] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N24
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[10]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[10]~feeder_combout  = \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[10]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \virtualJtagBridge|preDataOutReg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \virtualJtagBridge|preDataOutReg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[10]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[10] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N30
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~29 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~29_combout  = ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|preDataOutReg [10]))) 
// # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|dataOutReg [10])) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10]) # (\virtualJtagBridge|dataOutReg[9]~2_combout ) ) ) ) # ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( 
// (!\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|preDataOutReg [10]))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|dataOutReg [10])) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( 
// !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10]) ) ) )

	.dataa(!\virtualJtagBridge|dataOutReg [10]),
	.datab(!\virtualJtagBridge|preDataOutReg [10]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datad(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datae(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~29 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~29 .lut_mask = 64'h00F035350FFF3535;
defparam \virtualJtagBridge|dataOutReg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y2_N31
dffeas \virtualJtagBridge|dataOutReg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[9] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N48
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~28 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~28_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ( \virtualJtagBridge|dataOutReg [9] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout )) # 
// (\virtualJtagBridge|preDataOutReg [9]))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # (\virtualJtagBridge|dataOutReg[9]~0_combout )))) ) ) ) # ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ( \virtualJtagBridge|dataOutReg [9] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [9] & (\virtualJtagBridge|dataOutReg[9]~0_combout ))) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # (\virtualJtagBridge|dataOutReg[9]~0_combout )))) ) ) ) # ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ( 
// !\virtualJtagBridge|dataOutReg [9] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout )) # (\virtualJtagBridge|preDataOutReg [9]))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & 
// (((!\virtualJtagBridge|dataOutReg[9]~0_combout  & \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9])))) ) ) ) # ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ( !\virtualJtagBridge|dataOutReg [9] & ( 
// (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [9] & (\virtualJtagBridge|dataOutReg[9]~0_combout ))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9])))) ) ) )

	.dataa(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datab(!\virtualJtagBridge|preDataOutReg [9]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datae(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.dataf(!\virtualJtagBridge|dataOutReg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~28 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~28 .lut_mask = 64'h0252A2F20757A7F7;
defparam \virtualJtagBridge|dataOutReg~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y2_N49
dffeas \virtualJtagBridge|dataOutReg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[8] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~25 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~25_combout  = ( \virtualJtagBridge|dataOutReg [8] & ( (!\virtualJtagBridge|LessThan0~0_combout ) # (((\virtualJtagBridge|irInReg_isValid~q  & \virtualJtagBridge|irInReg_isWrite~q )) # (\virtualJtagBridge|preDataOutReg [8])) ) 
// ) # ( !\virtualJtagBridge|dataOutReg [8] & ( (\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|preDataOutReg [8] & ((!\virtualJtagBridge|irInReg_isValid~q ) # (!\virtualJtagBridge|irInReg_isWrite~q )))) ) )

	.dataa(!\virtualJtagBridge|irInReg_isValid~q ),
	.datab(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datac(!\virtualJtagBridge|LessThan0~0_combout ),
	.datad(!\virtualJtagBridge|preDataOutReg [8]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~25 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~25 .lut_mask = 64'h000E000EF1FFF1FF;
defparam \virtualJtagBridge|dataOutReg~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N48
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~27 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~27_combout  = ( \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\virtualJtagBridge|dataOutReg~26_combout ))) # 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout )) ) ) # ( !\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (\virtualJtagBridge|dataOutReg~26_combout )) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\virtualJtagBridge|dataOutReg~25_combout ))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datac(!\virtualJtagBridge|dataOutReg~26_combout ),
	.datad(!\virtualJtagBridge|dataOutReg~25_combout ),
	.datae(gnd),
	.dataf(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~27 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~27 .lut_mask = 64'h0C3F0C3F2E2E2E2E;
defparam \virtualJtagBridge|dataOutReg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N50
dffeas \virtualJtagBridge|dataOutReg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[7] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N15
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~22 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~22_combout  = ( \virtualJtagBridge|dataOutReg [7] & ( (!\virtualJtagBridge|LessThan0~0_combout ) # (((\virtualJtagBridge|irInReg_isWrite~q  & \virtualJtagBridge|irInReg_isValid~q )) # (\virtualJtagBridge|preDataOutReg [7])) ) 
// ) # ( !\virtualJtagBridge|dataOutReg [7] & ( (\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|preDataOutReg [7] & ((!\virtualJtagBridge|irInReg_isWrite~q ) # (!\virtualJtagBridge|irInReg_isValid~q )))) ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(!\virtualJtagBridge|LessThan0~0_combout ),
	.datac(!\virtualJtagBridge|irInReg_isValid~q ),
	.datad(!\virtualJtagBridge|preDataOutReg [7]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~22 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~22 .lut_mask = 64'h00320032CDFFCDFF;
defparam \virtualJtagBridge|dataOutReg~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N33
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~24 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~24_combout  = ( \virtualJtagBridge|dataOutReg~22_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & (((\virtualJtagBridge|dataOutReg~23_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((!\virtualJtagBridge|burstAccessCountReg~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) ) # ( !\virtualJtagBridge|dataOutReg~22_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (((\virtualJtagBridge|dataOutReg~23_combout )))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout  & ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datac(!\virtualJtagBridge|dataOutReg~23_combout ),
	.datad(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~24 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~24 .lut_mask = 64'h0C2E0C2E3F2E3F2E;
defparam \virtualJtagBridge|dataOutReg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \virtualJtagBridge|dataOutReg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[6] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N15
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg[6]~feeder (
// Equation(s):
// \virtualJtagBridge|preDataOutReg[6]~feeder_combout  = ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[6]~feeder .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \virtualJtagBridge|preDataOutReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N16
dffeas \virtualJtagBridge|preDataOutReg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg[6]~feeder_combout ),
	.asdata(\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[2]~3_combout ),
	.sload(\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[6] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N18
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~21 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~21_combout  = ( \virtualJtagBridge|dataOutReg[9]~2_combout  & ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # (\virtualJtagBridge|dataOutReg [6]) ) ) ) # 
// ( !\virtualJtagBridge|dataOutReg[9]~2_combout  & ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6]))) # 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|preDataOutReg [6])) ) ) ) # ( \virtualJtagBridge|dataOutReg[9]~2_combout  & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ( (\virtualJtagBridge|dataOutReg [6] & 
// \virtualJtagBridge|dataOutReg[9]~0_combout ) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~2_combout  & ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6]))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|preDataOutReg [6])) ) ) )

	.dataa(!\virtualJtagBridge|dataOutReg [6]),
	.datab(!\virtualJtagBridge|preDataOutReg [6]),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~21 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~21 .lut_mask = 64'h0F3300550F33FF55;
defparam \virtualJtagBridge|dataOutReg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y2_N20
dffeas \virtualJtagBridge|dataOutReg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[5] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~8 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~8_combout  = ( \virtualJtagBridge|shiftCountReg~1_combout  & ( !\virtualJtagBridge|burstAccessCountReg~0_combout  ) ) # ( !\virtualJtagBridge|shiftCountReg~1_combout  & ( (!\virtualJtagBridge|_GEN_88[31]~0_combout  & 
// (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~8 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~8 .lut_mask = 64'h0A5F0A5FCCCCCCCC;
defparam \virtualJtagBridge|preDataOutReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \virtualJtagBridge|preDataOutReg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[5] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~18 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~18_combout  = ( \virtualJtagBridge|preDataOutReg [5] & ( ((\virtualJtagBridge|LessThan0~0_combout  & ((!\virtualJtagBridge|irInReg_isValid~q ) # (!\virtualJtagBridge|irInReg_isWrite~q )))) # (\virtualJtagBridge|dataOutReg 
// [5]) ) ) # ( !\virtualJtagBridge|preDataOutReg [5] & ( (\virtualJtagBridge|dataOutReg [5] & ((!\virtualJtagBridge|LessThan0~0_combout ) # ((\virtualJtagBridge|irInReg_isValid~q  & \virtualJtagBridge|irInReg_isWrite~q )))) ) )

	.dataa(!\virtualJtagBridge|irInReg_isValid~q ),
	.datab(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datac(!\virtualJtagBridge|dataOutReg [5]),
	.datad(!\virtualJtagBridge|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|preDataOutReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~18 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~18 .lut_mask = 64'h0F010F010FEF0FEF;
defparam \virtualJtagBridge|dataOutReg~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~19 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~19_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] 
// & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # ((!\virtualJtagBridge|_GEN_85~0_combout ) # ((\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ) # 
// (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( 
// (\virtualJtagBridge|debugAccessFirstReadReg~q  & (\virtualJtagBridge|_GEN_85~0_combout  & (!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & !\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datac(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~19 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~19 .lut_mask = 64'h00001000EFFFFFFF;
defparam \virtualJtagBridge|dataOutReg~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N0
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~20 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~20_combout  = ( \virtualJtagBridge|dataOutReg~19_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & 
// ((\virtualJtagBridge|dataOutReg~18_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout ))) ) ) # ( !\virtualJtagBridge|dataOutReg~19_combout  & ( 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ((\virtualJtagBridge|dataOutReg~18_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  
// & (!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|dataOutReg~18_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~20 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~20 .lut_mask = 64'h002E002EFF2EFF2E;
defparam \virtualJtagBridge|dataOutReg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \virtualJtagBridge|dataOutReg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[4] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N12
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~17 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~17_combout  = ( \virtualJtagBridge|dataOutReg[9]~2_combout  & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|dataOutReg [4])) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~2_combout  & ( 
// \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # (\virtualJtagBridge|preDataOutReg [4]) ) ) ) # ( \virtualJtagBridge|dataOutReg[9]~2_combout  & ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// (\virtualJtagBridge|dataOutReg [4])) ) ) ) # ( !\virtualJtagBridge|dataOutReg[9]~2_combout  & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (\virtualJtagBridge|preDataOutReg [4] & \virtualJtagBridge|dataOutReg[9]~0_combout ) ) ) 
// )

	.dataa(!\virtualJtagBridge|preDataOutReg [4]),
	.datab(!\virtualJtagBridge|dataOutReg [4]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datae(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~17 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~17 .lut_mask = 64'h050503F3F5F503F3;
defparam \virtualJtagBridge|dataOutReg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y2_N13
dffeas \virtualJtagBridge|dataOutReg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[3] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \virtualJtagBridge|preDataOutReg~7 (
// Equation(s):
// \virtualJtagBridge|preDataOutReg~7_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( (!\virtualJtagBridge|shiftCountReg~1_combout  & (((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3])) # 
// (\virtualJtagBridge|_GEN_88[31]~0_combout ))) # (\virtualJtagBridge|shiftCountReg~1_combout  & (((!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( 
// (!\virtualJtagBridge|shiftCountReg~1_combout  & (!\virtualJtagBridge|_GEN_88[31]~0_combout  & ((\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) # (\virtualJtagBridge|shiftCountReg~1_combout  & 
// (((!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|_GEN_88[31]~0_combout ),
	.datab(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datac(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(!\virtualJtagBridge|shiftCountReg~1_combout ),
	.datae(gnd),
	.dataf(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|preDataOutReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg~7 .extended_lut = "off";
defparam \virtualJtagBridge|preDataOutReg~7 .lut_mask = 64'h0ACC0ACC5FCC5FCC;
defparam \virtualJtagBridge|preDataOutReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N4
dffeas \virtualJtagBridge|preDataOutReg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|preDataOutReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|preDataOutReg[1]~6_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|preDataOutReg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|preDataOutReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|preDataOutReg[3] .is_wysiwyg = "true";
defparam \virtualJtagBridge|preDataOutReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N39
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~14 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~14_combout  = ( \virtualJtagBridge|irInReg_isValid~q  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & ((!\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|dataOutReg [3])) # (\virtualJtagBridge|LessThan0~0_combout  
// & ((\virtualJtagBridge|preDataOutReg [3]))))) # (\virtualJtagBridge|irInReg_isWrite~q  & (\virtualJtagBridge|dataOutReg [3])) ) ) # ( !\virtualJtagBridge|irInReg_isValid~q  & ( (!\virtualJtagBridge|LessThan0~0_combout  & (\virtualJtagBridge|dataOutReg 
// [3])) # (\virtualJtagBridge|LessThan0~0_combout  & ((\virtualJtagBridge|preDataOutReg [3]))) ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(!\virtualJtagBridge|dataOutReg [3]),
	.datac(!\virtualJtagBridge|LessThan0~0_combout ),
	.datad(!\virtualJtagBridge|preDataOutReg [3]),
	.datae(!\virtualJtagBridge|irInReg_isValid~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~14 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~14 .lut_mask = 64'h303F313B303F313B;
defparam \virtualJtagBridge|dataOutReg~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~15 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~15_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] 
// & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # (((!\virtualJtagBridge|_GEN_85~0_combout ) # (\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire 
// [0])) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q )) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  
// & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & (\virtualJtagBridge|_GEN_85~0_combout  & !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datac(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~15 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~15 .lut_mask = 64'h00000400FBFFFFFF;
defparam \virtualJtagBridge|dataOutReg~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N30
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~16 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~16_combout  = ( \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & ((\virtualJtagBridge|dataOutReg~15_combout ))) # 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout )) ) ) # ( !\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout  & 
// ((\virtualJtagBridge|dataOutReg~15_combout ))) # (\virtualJtagBridge|dataOutReg[9]~0_combout  & (\virtualJtagBridge|dataOutReg~14_combout )) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datac(!\virtualJtagBridge|dataOutReg~14_combout ),
	.datad(!\virtualJtagBridge|dataOutReg~15_combout ),
	.datae(gnd),
	.dataf(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~16 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~16 .lut_mask = 64'h03CF03CF22EE22EE;
defparam \virtualJtagBridge|dataOutReg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N31
dffeas \virtualJtagBridge|dataOutReg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[2] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N42
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~13 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~13_combout  = ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( \virtualJtagBridge|dataOutReg [2] & ( (\virtualJtagBridge|dataOutReg[9]~2_combout ) # (\virtualJtagBridge|preDataOutReg [2]) ) ) ) # ( 
// !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( \virtualJtagBridge|dataOutReg [2] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & 
// ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) ) ) ) # ( \virtualJtagBridge|dataOutReg[9]~0_combout  & ( !\virtualJtagBridge|dataOutReg [2] & ( (\virtualJtagBridge|preDataOutReg [2] & !\virtualJtagBridge|dataOutReg[9]~2_combout ) ) 
// ) ) # ( !\virtualJtagBridge|dataOutReg[9]~0_combout  & ( !\virtualJtagBridge|dataOutReg [2] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) ) ) )

	.dataa(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(!\virtualJtagBridge|preDataOutReg [2]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datae(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.dataf(!\virtualJtagBridge|dataOutReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~13 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~13 .lut_mask = 64'h505F3030505F3F3F;
defparam \virtualJtagBridge|dataOutReg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y2_N43
dffeas \virtualJtagBridge|dataOutReg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[1] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~9 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~9_combout  = ( \virtualJtagBridge|dataOutReg [1] & ( \virtualJtagBridge|LessThan0~0_combout  & ( ((\virtualJtagBridge|irInReg_isWrite~q  & \virtualJtagBridge|irInReg_isValid~q )) # (\virtualJtagBridge|preDataOutReg [1]) ) ) ) 
// # ( !\virtualJtagBridge|dataOutReg [1] & ( \virtualJtagBridge|LessThan0~0_combout  & ( (\virtualJtagBridge|preDataOutReg [1] & ((!\virtualJtagBridge|irInReg_isWrite~q ) # (!\virtualJtagBridge|irInReg_isValid~q ))) ) ) ) # ( \virtualJtagBridge|dataOutReg 
// [1] & ( !\virtualJtagBridge|LessThan0~0_combout  ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(gnd),
	.datac(!\virtualJtagBridge|preDataOutReg [1]),
	.datad(!\virtualJtagBridge|irInReg_isValid~q ),
	.datae(!\virtualJtagBridge|dataOutReg [1]),
	.dataf(!\virtualJtagBridge|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~9 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~9 .lut_mask = 64'h0000FFFF0F0A0F5F;
defparam \virtualJtagBridge|dataOutReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~10 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~10_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] 
// & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ( (!\virtualJtagBridge|debugAccessFirstReadReg~q ) # ((!\virtualJtagBridge|_GEN_85~0_combout ) # ((\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire 
// [0]) # (\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ))) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ( (\virtualJtagBridge|debugAccessFirstReadReg~q  
// & (\virtualJtagBridge|_GEN_85~0_combout  & (!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q  & !\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]))) ) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~q ),
	.datab(!\virtualJtagBridge|_GEN_85~0_combout ),
	.datac(!\virtualJtagBridge|debugAccessRespRdEnRegs_5~q ),
	.datad(!\fbToVjtagQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~10 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~10 .lut_mask = 64'h00001000EFFFFFFF;
defparam \virtualJtagBridge|dataOutReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N3
cyclonev_lcell_comb \virtualJtagBridge|dataOutReg~11 (
// Equation(s):
// \virtualJtagBridge|dataOutReg~11_combout  = ( \virtualJtagBridge|dataOutReg~10_combout  & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & 
// ((\virtualJtagBridge|dataOutReg~9_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & (!\virtualJtagBridge|burstAccessCountReg~0_combout ))) ) ) # ( !\virtualJtagBridge|dataOutReg~10_combout  & ( 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & ((\virtualJtagBridge|dataOutReg~9_combout ))) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  
// & (!\virtualJtagBridge|burstAccessCountReg~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|burstAccessCountReg~0_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\virtualJtagBridge|dataOutReg~9_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|dataOutReg~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|dataOutReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg~11 .extended_lut = "off";
defparam \virtualJtagBridge|dataOutReg~11 .lut_mask = 64'h002E002EFF2EFF2E;
defparam \virtualJtagBridge|dataOutReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N5
dffeas \virtualJtagBridge|dataOutReg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|dataOutReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[21]~12_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|dataOutReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|dataOutReg[0] .is_wysiwyg = "true";
defparam \virtualJtagBridge|dataOutReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N0
cyclonev_lcell_comb \virtualJtagBridge|tdoReg~0 (
// Equation(s):
// \virtualJtagBridge|tdoReg~0_combout  = ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( (!\virtualJtagBridge|dataOutReg[9]~0_combout ) # 
// ((!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [0])) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|dataOutReg [0])))) ) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] & 
// ( \datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (((!\virtualJtagBridge|dataOutReg[9]~0_combout )) # (\virtualJtagBridge|preDataOutReg [0]))) # 
// (\virtualJtagBridge|dataOutReg[9]~2_combout  & (((\virtualJtagBridge|dataOutReg [0] & \virtualJtagBridge|dataOutReg[9]~0_combout )))) ) ) ) # ( \fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( 
// !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( (!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [0] & ((\virtualJtagBridge|dataOutReg[9]~0_combout )))) # (\virtualJtagBridge|dataOutReg[9]~2_combout  
// & (((!\virtualJtagBridge|dataOutReg[9]~0_combout ) # (\virtualJtagBridge|dataOutReg [0])))) ) ) ) # ( !\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( !\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( 
// (\virtualJtagBridge|dataOutReg[9]~0_combout  & ((!\virtualJtagBridge|dataOutReg[9]~2_combout  & (\virtualJtagBridge|preDataOutReg [0])) # (\virtualJtagBridge|dataOutReg[9]~2_combout  & ((\virtualJtagBridge|dataOutReg [0]))))) ) ) )

	.dataa(!\virtualJtagBridge|preDataOutReg [0]),
	.datab(!\virtualJtagBridge|dataOutReg [0]),
	.datac(!\virtualJtagBridge|dataOutReg[9]~2_combout ),
	.datad(!\virtualJtagBridge|dataOutReg[9]~0_combout ),
	.datae(!\fbToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.dataf(!\datToVjtagQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|tdoReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|tdoReg~0 .extended_lut = "off";
defparam \virtualJtagBridge|tdoReg~0 .lut_mask = 64'h00530F53F053FF53;
defparam \virtualJtagBridge|tdoReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y2_N2
dffeas \virtualJtagBridge|tdoReg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|tdoReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\virtualJtagBridge|dataOutReg[9]~7_combout ),
	.sload(gnd),
	.ena(\virtualJtagBridge|dataOutReg[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|tdoReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|tdoReg .is_wysiwyg = "true";
defparam \virtualJtagBridge|tdoReg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .lut_mask = 64'h8888888800000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h8888888880808080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0033000055775555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h33303330CCC0CCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h0A0A0A0A28282828;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h5556555600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h00017FFE00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0F0F0F0F00003030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h55F555F505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h80B080B000300030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1 .lut_mask = 64'h000F333F333F333F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h404040404C4C4C4C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h11101110DDD01110;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h000000AA080008AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\virtualJtagBridge|tdoReg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [24]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'h08000C0C00000C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hABABABFFAFAFAFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N48
cyclonev_lcell_comb \virtualJtagBridge|_GEN_135 (
// Equation(s):
// \virtualJtagBridge|_GEN_135~combout  = ( \virtualJtagBridge|irInReg_accessTarget [0] & ( !\virtualJtagBridge|debugAccessReqWrEnRegs_0~q  ) ) # ( !\virtualJtagBridge|irInReg_accessTarget [0] & ( (!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q  & 
// (((\virtualJtagBridge|irInReg_accessTarget [2]) # (\virtualJtagBridge|irInReg_accessTarget [3])) # (\virtualJtagBridge|irInReg_accessTarget [1]))) ) )

	.dataa(!\virtualJtagBridge|irInReg_accessTarget [1]),
	.datab(!\virtualJtagBridge|irInReg_accessTarget [3]),
	.datac(!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q ),
	.datad(!\virtualJtagBridge|irInReg_accessTarget [2]),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|irInReg_accessTarget [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|_GEN_135~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|_GEN_135 .extended_lut = "off";
defparam \virtualJtagBridge|_GEN_135 .lut_mask = 64'h70F070F0F0F0F0F0;
defparam \virtualJtagBridge|_GEN_135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N42
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_0~0 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_0~0_combout  = ( \auto_hub|instrumenta
// tion_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( !\virtualJtagBridge|debugAccessReqWrEnRegs_0~q  ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( (!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q  
// & (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0~0 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0~0 .lut_mask = 64'h7F007F00FF00FF00;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N48
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_0~1 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_0~1_combout  = ( !\virtualJtagBridge|debugAccessReqWrEnRegs_0~0_combout  & ( (\virtualJtagBridge|debugAccessFirstReadReg~3_combout  & (\virtualJtagBridge|debugAccessReqWrEnRegs_5~4_combout  & 
// ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ) # (\virtualJtagBridge|Equal22~0_combout )))) ) )

	.dataa(!\virtualJtagBridge|debugAccessFirstReadReg~3_combout ),
	.datab(!\virtualJtagBridge|Equal22~0_combout ),
	.datac(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~4_combout ),
	.datad(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datae(gnd),
	.dataf(!\virtualJtagBridge|debugAccessReqWrEnRegs_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0~1 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0~1 .lut_mask = 64'h0105010500000000;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N3
cyclonev_lcell_comb \virtualJtagBridge|debugAccessReqWrEnRegs_0~2 (
// Equation(s):
// \virtualJtagBridge|debugAccessReqWrEnRegs_0~2_combout  = ( \virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout  & ( \virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout  & ( \virtualJtagBridge|debugAccessReqWrEnRegs_0~1_combout  ) ) ) # ( 
// !\virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout  & ( \virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout  & ( (!\virtualJtagBridge|irInReg_isWrite~q  & (!\virtualJtagBridge|_GEN_135~combout  & \virtualJtagBridge|irInReg_isValid~q )) ) ) ) # ( 
// \virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout  & ( !\virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout  & ( ((\virtualJtagBridge|irInReg_isWrite~q  & (!\virtualJtagBridge|_GEN_135~combout  & \virtualJtagBridge|irInReg_isValid~q ))) # 
// (\virtualJtagBridge|debugAccessReqWrEnRegs_0~1_combout ) ) ) )

	.dataa(!\virtualJtagBridge|irInReg_isWrite~q ),
	.datab(!\virtualJtagBridge|_GEN_135~combout ),
	.datac(!\virtualJtagBridge|debugAccessReqWrEnRegs_0~1_combout ),
	.datad(!\virtualJtagBridge|irInReg_isValid~q ),
	.datae(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~3_combout ),
	.dataf(!\virtualJtagBridge|debugAccessReqWrEnRegs_5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\virtualJtagBridge|debugAccessReqWrEnRegs_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0~2 .extended_lut = "off";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0~2 .lut_mask = 64'h00000F4F00880F0F;
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y5_N5
dffeas \virtualJtagBridge|debugAccessReqWrEnRegs_0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\virtualJtagBridge|debugAccessReqWrEnRegs_0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\virtualJtagBridge|debugAccessReqWrEnRegs_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0 .is_wysiwyg = "true";
defparam \virtualJtagBridge|debugAccessReqWrEnRegs_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( !\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( \virtualJtagBridge|debugAccessReqWrEnRegs_0~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\virtualJtagBridge|debugAccessReqWrEnRegs_0~q ),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h00FF00FF00000000;
defparam \vjtagToDatQueue|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N6
cyclonev_lcell_comb \debugAccessTester|counterReg[10]~1 (
// Equation(s):
// \debugAccessTester|counterReg[10]~1_combout  = ( \debugAccessTester|dequeueReg~q  & ( !\RESET_N~input_o  ) ) # ( !\debugAccessTester|dequeueReg~q  & ( (!\RESET_N~input_o ) # 
// ((!\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] $ (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56])))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datac(!\RESET_N~input_o ),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datae(gnd),
	.dataf(!\debugAccessTester|dequeueReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg[10]~1 .extended_lut = "off";
defparam \debugAccessTester|counterReg[10]~1 .lut_mask = 64'hF4F8F4F8F0F0F0F0;
defparam \debugAccessTester|counterReg[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N50
dffeas \debugAccessTester|latestOffsetReg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[1] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \debugAccessTester|Add0~13 (
// Equation(s):
// \debugAccessTester|Add0~13_sumout  = SUM(( \debugAccessTester|counterReg [0] ) + ( VCC ) + ( !VCC ))
// \debugAccessTester|Add0~14  = CARRY(( \debugAccessTester|counterReg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~13_sumout ),
	.cout(\debugAccessTester|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~13 .extended_lut = "off";
defparam \debugAccessTester|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \debugAccessTester|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \debugAccessTester|counterReg~4 (
// Equation(s):
// \debugAccessTester|counterReg~4_combout  = ( \debugAccessTester|Add0~13_sumout  & ( ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0]) ) ) # ( !\debugAccessTester|Add0~13_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) 
// # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~4 .extended_lut = "off";
defparam \debugAccessTester|counterReg~4 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \debugAccessTester|counterReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N2
dffeas \debugAccessTester|counterReg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[0] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \debugAccessTester|Add0~9 (
// Equation(s):
// \debugAccessTester|Add0~9_sumout  = SUM(( \debugAccessTester|counterReg [1] ) + ( GND ) + ( \debugAccessTester|Add0~14  ))
// \debugAccessTester|Add0~10  = CARRY(( \debugAccessTester|counterReg [1] ) + ( GND ) + ( \debugAccessTester|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~9_sumout ),
	.cout(\debugAccessTester|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~9 .extended_lut = "off";
defparam \debugAccessTester|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debugAccessTester|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N9
cyclonev_lcell_comb \debugAccessTester|counterReg~3 (
// Equation(s):
// \debugAccessTester|counterReg~3_combout  = ( \debugAccessTester|Add0~9_sumout  & ( ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1]) ) ) # ( !\debugAccessTester|Add0~9_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) 
// # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~3 .extended_lut = "off";
defparam \debugAccessTester|counterReg~3 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \debugAccessTester|counterReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \debugAccessTester|counterReg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[1] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \Equal0~0_combout  & ( \Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal0~0_combout ),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h000000000000FFFF;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \_GEN_13[1]~2 (
// Equation(s):
// \_GEN_13[1]~2_combout  = ( \Equal0~3_combout  & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\debugAccessTester|counterReg [1]))) # (\SW[0]~input_o  & (\debugAccessTester|latestOffsetReg [1])) ) ) ) # ( !\Equal0~3_combout  & ( \SW[1]~input_o  ) ) # ( 
// \Equal0~3_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\debugAccessTester|latestOffsetReg [1])) # (\SW[0]~input_o  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) ) ) ) # ( !\Equal0~3_combout  & ( 
// !\SW[1]~input_o  ) )

	.dataa(!\debugAccessTester|latestOffsetReg [1]),
	.datab(!\SW[0]~input_o ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\debugAccessTester|counterReg [1]),
	.datae(!\Equal0~3_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[1]~2 .extended_lut = "off";
defparam \_GEN_13[1]~2 .lut_mask = 64'hFFFF4747FFFF11DD;
defparam \_GEN_13[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N0
cyclonev_lcell_comb \Add0~157 (
// Equation(s):
// \Add0~157_sumout  = SUM(( counter[0] ) + ( VCC ) + ( !VCC ))
// \Add0~158  = CARRY(( counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~157_sumout ),
	.cout(\Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \Add0~157 .extended_lut = "off";
defparam \Add0~157 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N2
dffeas \counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~157_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N3
cyclonev_lcell_comb \Add0~153 (
// Equation(s):
// \Add0~153_sumout  = SUM(( counter[1] ) + ( GND ) + ( \Add0~158  ))
// \Add0~154  = CARRY(( counter[1] ) + ( GND ) + ( \Add0~158  ))

	.dataa(!counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~153_sumout ),
	.cout(\Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \Add0~153 .extended_lut = "off";
defparam \Add0~153 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~153_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N6
cyclonev_lcell_comb \Add0~149 (
// Equation(s):
// \Add0~149_sumout  = SUM(( counter[2] ) + ( GND ) + ( \Add0~154  ))
// \Add0~150  = CARRY(( counter[2] ) + ( GND ) + ( \Add0~154  ))

	.dataa(gnd),
	.datab(!counter[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~149_sumout ),
	.cout(\Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \Add0~149 .extended_lut = "off";
defparam \Add0~149 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N8
dffeas \counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~149_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N9
cyclonev_lcell_comb \Add0~145 (
// Equation(s):
// \Add0~145_sumout  = SUM(( counter[3] ) + ( GND ) + ( \Add0~150  ))
// \Add0~146  = CARRY(( counter[3] ) + ( GND ) + ( \Add0~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~145_sumout ),
	.cout(\Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \Add0~145 .extended_lut = "off";
defparam \Add0~145 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~145_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N12
cyclonev_lcell_comb \Add0~141 (
// Equation(s):
// \Add0~141_sumout  = SUM(( counter[4] ) + ( GND ) + ( \Add0~146  ))
// \Add0~142  = CARRY(( counter[4] ) + ( GND ) + ( \Add0~146  ))

	.dataa(gnd),
	.datab(!counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~141_sumout ),
	.cout(\Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \Add0~141 .extended_lut = "off";
defparam \Add0~141 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N14
dffeas \counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~141_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N15
cyclonev_lcell_comb \Add0~137 (
// Equation(s):
// \Add0~137_sumout  = SUM(( counter[5] ) + ( GND ) + ( \Add0~142  ))
// \Add0~138  = CARRY(( counter[5] ) + ( GND ) + ( \Add0~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~137_sumout ),
	.cout(\Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \Add0~137 .extended_lut = "off";
defparam \Add0~137 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N17
dffeas \counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~137_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N18
cyclonev_lcell_comb \Add0~133 (
// Equation(s):
// \Add0~133_sumout  = SUM(( counter[6] ) + ( GND ) + ( \Add0~138  ))
// \Add0~134  = CARRY(( counter[6] ) + ( GND ) + ( \Add0~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~133_sumout ),
	.cout(\Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \Add0~133 .extended_lut = "off";
defparam \Add0~133 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N20
dffeas \counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~133_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N21
cyclonev_lcell_comb \Add0~129 (
// Equation(s):
// \Add0~129_sumout  = SUM(( counter[7] ) + ( GND ) + ( \Add0~134  ))
// \Add0~130  = CARRY(( counter[7] ) + ( GND ) + ( \Add0~134  ))

	.dataa(!counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~129_sumout ),
	.cout(\Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \Add0~129 .extended_lut = "off";
defparam \Add0~129 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~129_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N24
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( counter[8] ) + ( GND ) + ( \Add0~130  ))
// \Add0~126  = CARRY(( counter[8] ) + ( GND ) + ( \Add0~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(\Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N26
dffeas \counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N27
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( counter[9] ) + ( GND ) + ( \Add0~126  ))
// \Add0~122  = CARRY(( counter[9] ) + ( GND ) + ( \Add0~126  ))

	.dataa(!counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N30
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( counter[10] ) + ( GND ) + ( \Add0~122  ))
// \Add0~118  = CARRY(( counter[10] ) + ( GND ) + ( \Add0~122  ))

	.dataa(gnd),
	.datab(!counter[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N32
dffeas \counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N33
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( counter[11] ) + ( GND ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( counter[11] ) + ( GND ) + ( \Add0~118  ))

	.dataa(!counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N35
dffeas \counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N36
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( counter[12] ) + ( GND ) + ( \Add0~114  ))
// \Add0~110  = CARRY(( counter[12] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N38
dffeas \counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N39
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( counter[13] ) + ( GND ) + ( \Add0~110  ))
// \Add0~106  = CARRY(( counter[13] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N41
dffeas \counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N42
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( counter[14] ) + ( GND ) + ( \Add0~106  ))
// \Add0~102  = CARRY(( counter[14] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N44
dffeas \counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N45
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( counter[15] ) + ( GND ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( counter[15] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N47
dffeas \counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N48
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( counter[16] ) + ( GND ) + ( \Add0~98  ))
// \Add0~18  = CARRY(( counter[16] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N50
dffeas \counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N51
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( counter[17] ) + ( GND ) + ( \Add0~18  ))
// \Add0~26  = CARRY(( counter[17] ) + ( GND ) + ( \Add0~18  ))

	.dataa(!counter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N53
dffeas \counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( !\SW[1]~input_o  & ( (\Equal0~0_combout  & (\Equal0~1_combout  & !\SW[0]~input_o )) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h1010101000000000;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N26
dffeas \numReg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[1]~2_combout ),
	.asdata(counter[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[1] .is_wysiwyg = "true";
defparam \numReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N47
dffeas \debugAccessTester|latestOffsetReg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[2] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \debugAccessTester|Add0~5 (
// Equation(s):
// \debugAccessTester|Add0~5_sumout  = SUM(( \debugAccessTester|counterReg [2] ) + ( GND ) + ( \debugAccessTester|Add0~10  ))
// \debugAccessTester|Add0~6  = CARRY(( \debugAccessTester|counterReg [2] ) + ( GND ) + ( \debugAccessTester|Add0~10  ))

	.dataa(gnd),
	.datab(!\debugAccessTester|counterReg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~5_sumout ),
	.cout(\debugAccessTester|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~5 .extended_lut = "off";
defparam \debugAccessTester|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debugAccessTester|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \debugAccessTester|counterReg~2 (
// Equation(s):
// \debugAccessTester|counterReg~2_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # ((\debugAccessTester|Add0~5_sumout ) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2] & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & \debugAccessTester|Add0~5_sumout )) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(!\debugAccessTester|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~2 .extended_lut = "off";
defparam \debugAccessTester|counterReg~2 .lut_mask = 64'h04040404BFBFBFBF;
defparam \debugAccessTester|counterReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N8
dffeas \debugAccessTester|counterReg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[2] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \_GEN_13[2]~3 (
// Equation(s):
// \_GEN_13[2]~3_combout  = ( \Equal0~3_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ))) # (\SW[1]~input_o  & 
// (\debugAccessTester|latestOffsetReg [2])) ) ) ) # ( !\Equal0~3_combout  & ( \SW[0]~input_o  ) ) # ( \Equal0~3_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (\debugAccessTester|latestOffsetReg [2])) # (\SW[1]~input_o  & 
// ((\debugAccessTester|counterReg [2]))) ) ) ) # ( !\Equal0~3_combout  & ( !\SW[0]~input_o  ) )

	.dataa(!\debugAccessTester|latestOffsetReg [2]),
	.datab(!\SW[1]~input_o ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\debugAccessTester|counterReg [2]),
	.datae(!\Equal0~3_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[2]~3 .extended_lut = "off";
defparam \_GEN_13[2]~3 .lut_mask = 64'hFFFF4477FFFF1D1D;
defparam \_GEN_13[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N54
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( counter[18] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( counter[18] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N56
dffeas \counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N20
dffeas \numReg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[2]~3_combout ),
	.asdata(counter[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[2] .is_wysiwyg = "true";
defparam \numReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \numReg[23]~0 (
// Equation(s):
// \numReg[23]~0_combout  = ( \Equal0~0_combout  & ( \SW[1]~input_o  & ( (\Equal0~1_combout  & \SW[0]~input_o ) ) ) ) # ( \Equal0~0_combout  & ( !\SW[1]~input_o  & ( \Equal0~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\Equal0~1_combout ),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\numReg[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \numReg[23]~0 .extended_lut = "off";
defparam \numReg[23]~0 .lut_mask = 64'h0000333300000033;
defparam \numReg[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \debugAccessTester|Add0~1 (
// Equation(s):
// \debugAccessTester|Add0~1_sumout  = SUM(( \debugAccessTester|counterReg [3] ) + ( GND ) + ( \debugAccessTester|Add0~6  ))
// \debugAccessTester|Add0~2  = CARRY(( \debugAccessTester|counterReg [3] ) + ( GND ) + ( \debugAccessTester|Add0~6  ))

	.dataa(!\debugAccessTester|counterReg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~1_sumout ),
	.cout(\debugAccessTester|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~1 .extended_lut = "off";
defparam \debugAccessTester|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debugAccessTester|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \debugAccessTester|counterReg~0 (
// Equation(s):
// \debugAccessTester|counterReg~0_combout  = ( \debugAccessTester|Add0~1_sumout  & ( ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3]) ) ) # ( !\debugAccessTester|Add0~1_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) 
// # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~0 .extended_lut = "off";
defparam \debugAccessTester|counterReg~0 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \debugAccessTester|counterReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N26
dffeas \debugAccessTester|counterReg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[3] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N14
dffeas \debugAccessTester|latestOffsetReg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[3] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \numReg[23]~1 (
// Equation(s):
// \numReg[23]~1_combout  = ( \Equal0~0_combout  & ( \SW[1]~input_o  & ( (\Equal0~1_combout  & !\SW[0]~input_o ) ) ) ) # ( \Equal0~0_combout  & ( !\SW[1]~input_o  & ( (\Equal0~1_combout  & \SW[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\Equal0~1_combout ),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\numReg[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \numReg[23]~1 .extended_lut = "off";
defparam \numReg[23]~1 .lut_mask = 64'h0000003300003300;
defparam \numReg[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N57
cyclonev_lcell_comb \_GEN_13[3]~1 (
// Equation(s):
// \_GEN_13[3]~1_combout  = ( \numReg[23]~1_combout  & ( (!\numReg[23]~0_combout  & ((\debugAccessTester|counterReg [3]))) # (\numReg[23]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q )) ) ) # ( !\numReg[23]~1_combout  & ( 
// (\numReg[23]~0_combout  & \debugAccessTester|latestOffsetReg [3]) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\numReg[23]~0_combout ),
	.datac(!\debugAccessTester|counterReg [3]),
	.datad(!\debugAccessTester|latestOffsetReg [3]),
	.datae(gnd),
	.dataf(!\numReg[23]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[3]~1 .extended_lut = "off";
defparam \_GEN_13[3]~1 .lut_mask = 64'h003300331D1D1D1D;
defparam \_GEN_13[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N57
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( counter[19] ) + ( GND ) + ( \Add0~30  ))
// \Add0~22  = CARRY(( counter[19] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N59
dffeas \counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N59
dffeas \numReg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[3]~1_combout ),
	.asdata(counter[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[3] .is_wysiwyg = "true";
defparam \numReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \debugAccessTester|latestOffsetReg[0]~feeder (
// Equation(s):
// \debugAccessTester|latestOffsetReg[0]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [32] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|latestOffsetReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[0]~feeder .extended_lut = "off";
defparam \debugAccessTester|latestOffsetReg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|latestOffsetReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N20
dffeas \debugAccessTester|latestOffsetReg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|latestOffsetReg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[0] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N3
cyclonev_lcell_comb \_GEN_13[0]~0 (
// Equation(s):
// \_GEN_13[0]~0_combout  = ( \debugAccessTester|counterReg [0] & ( \numReg[23]~0_combout  & ( (!\numReg[23]~1_combout  & ((\debugAccessTester|latestOffsetReg [0]))) # (\numReg[23]~1_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) ) ) ) # ( !\debugAccessTester|counterReg [0] & ( 
// \numReg[23]~0_combout  & ( (!\numReg[23]~1_combout  & ((\debugAccessTester|latestOffsetReg [0]))) # (\numReg[23]~1_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) ) ) ) # ( \debugAccessTester|counterReg [0] & ( 
// !\numReg[23]~0_combout  & ( \numReg[23]~1_combout  ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\debugAccessTester|latestOffsetReg [0]),
	.datac(!\numReg[23]~1_combout ),
	.datad(gnd),
	.datae(!\debugAccessTester|counterReg [0]),
	.dataf(!\numReg[23]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[0]~0 .extended_lut = "off";
defparam \_GEN_13[0]~0 .lut_mask = 64'h00000F0F35353535;
defparam \_GEN_13[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N5
dffeas \numReg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[0]~0_combout ),
	.asdata(counter[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[0] .is_wysiwyg = "true";
defparam \numReg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N36
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_0~0 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_0~0_combout  = ( numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # (!numReg[1] $ (!numReg[2])) ) ) ) # ( !numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # ((!numReg[1] & !numReg[2])) ) ) ) # ( numReg[3] & ( !numReg[0] & ( 
// !\numVisibleReg~q  ) ) ) # ( !numReg[3] & ( !numReg[0] & ( (!\numVisibleReg~q ) # ((!numReg[1] & numReg[2])) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!numReg[1]),
	.datac(!numReg[2]),
	.datad(gnd),
	.datae(!numReg[3]),
	.dataf(!numReg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0~0 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_0~0 .lut_mask = 64'hAEAEAAAAEAEABEBE;
defparam \sevenSegmentLed|digitsOutReg_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N37
dffeas \sevenSegmentLed|digitsOutReg_0[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0[0] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_0[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N18
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_0~1 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_0~1_combout  = ( numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # (numReg[1]) ) ) ) # ( !numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # ((!numReg[1] & numReg[2])) ) ) ) # ( numReg[3] & ( !numReg[0] & ( 
// (!\numVisibleReg~q ) # (numReg[2]) ) ) ) # ( !numReg[3] & ( !numReg[0] & ( (!\numVisibleReg~q ) # ((numReg[1] & numReg[2])) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!numReg[1]),
	.datac(!numReg[2]),
	.datad(gnd),
	.datae(!numReg[3]),
	.dataf(!numReg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0~1 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_0~1 .lut_mask = 64'hABABAFAFAEAEBBBB;
defparam \sevenSegmentLed|digitsOutReg_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N19
dffeas \sevenSegmentLed|digitsOutReg_0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0[1] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_0[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N42
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_0~2 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_0~2_combout  = ( numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((numReg[2] & numReg[1]))) ) ) ) # ( !numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # (!\RESET_N~input_o ) ) ) ) # ( numReg[3] & ( 
// !numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # (numReg[2])) ) ) ) # ( !numReg[3] & ( !numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((!numReg[2] & numReg[1]))) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!\RESET_N~input_o ),
	.datac(!numReg[2]),
	.datad(!numReg[1]),
	.datae(!numReg[3]),
	.dataf(!numReg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0~2 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_0~2 .lut_mask = 64'hEEFEEFEFEEEEEEEF;
defparam \sevenSegmentLed|digitsOutReg_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N43
dffeas \sevenSegmentLed|digitsOutReg_0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0[2] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_0[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N0
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_0~3 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_0~3_combout  = ( numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # ((numReg[1] & numReg[2])) ) ) ) # ( !numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # (!numReg[1] $ (numReg[2])) ) ) ) # ( numReg[3] & ( !numReg[0] & ( 
// (!\numVisibleReg~q ) # ((numReg[1] & !numReg[2])) ) ) ) # ( !numReg[3] & ( !numReg[0] & ( (!\numVisibleReg~q ) # ((!numReg[1] & numReg[2])) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!numReg[1]),
	.datac(!numReg[2]),
	.datad(gnd),
	.datae(!numReg[3]),
	.dataf(!numReg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0~3 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_0~3 .lut_mask = 64'hAEAEBABAEBEBABAB;
defparam \sevenSegmentLed|digitsOutReg_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N1
dffeas \sevenSegmentLed|digitsOutReg_0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0[3] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N12
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_0~4 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_0~4_combout  = ( numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((!numReg[2] & !numReg[1]))) ) ) ) # ( !numReg[3] & ( numReg[0] ) ) # ( numReg[3] & ( !numReg[0] & ( (!\numVisibleReg~q ) # 
// (!\RESET_N~input_o ) ) ) ) # ( !numReg[3] & ( !numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((numReg[2] & !numReg[1]))) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!\RESET_N~input_o ),
	.datac(!numReg[2]),
	.datad(!numReg[1]),
	.datae(!numReg[3]),
	.dataf(!numReg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0~4 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_0~4 .lut_mask = 64'hEFEEEEEEFFFFFEEE;
defparam \sevenSegmentLed|digitsOutReg_0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N13
dffeas \sevenSegmentLed|digitsOutReg_0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0[4] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N54
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_0~5 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_0~5_combout  = ( numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((numReg[2] & !numReg[1]))) ) ) ) # ( !numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # (!numReg[2])) ) ) ) 
// # ( numReg[3] & ( !numReg[0] & ( (!\numVisibleReg~q ) # (!\RESET_N~input_o ) ) ) ) # ( !numReg[3] & ( !numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((!numReg[2] & numReg[1]))) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!\RESET_N~input_o ),
	.datac(!numReg[2]),
	.datad(!numReg[1]),
	.datae(!numReg[3]),
	.dataf(!numReg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0~5 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_0~5 .lut_mask = 64'hEEFEEEEEFEFEEFEE;
defparam \sevenSegmentLed|digitsOutReg_0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N55
dffeas \sevenSegmentLed|digitsOutReg_0[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0[5] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_0[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N48
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_0~6 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_0~6_combout  = ( numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # (!\RESET_N~input_o ) ) ) ) # ( !numReg[3] & ( numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # (!numReg[2] $ (numReg[1]))) ) ) ) # ( numReg[3] & 
// ( !numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((numReg[2] & !numReg[1]))) ) ) ) # ( !numReg[3] & ( !numReg[0] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((!numReg[2] & !numReg[1]))) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!\RESET_N~input_o ),
	.datac(!numReg[2]),
	.datad(!numReg[1]),
	.datae(!numReg[3]),
	.dataf(!numReg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0~6 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_0~6 .lut_mask = 64'hFEEEEFEEFEEFEEEE;
defparam \sevenSegmentLed|digitsOutReg_0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N49
dffeas \sevenSegmentLed|digitsOutReg_0[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_0[6] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \debugAccessTester|Add0~17 (
// Equation(s):
// \debugAccessTester|Add0~17_sumout  = SUM(( \debugAccessTester|counterReg [4] ) + ( GND ) + ( \debugAccessTester|Add0~2  ))
// \debugAccessTester|Add0~18  = CARRY(( \debugAccessTester|counterReg [4] ) + ( GND ) + ( \debugAccessTester|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~17_sumout ),
	.cout(\debugAccessTester|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~17 .extended_lut = "off";
defparam \debugAccessTester|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debugAccessTester|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N3
cyclonev_lcell_comb \debugAccessTester|counterReg~5 (
// Equation(s):
// \debugAccessTester|counterReg~5_combout  = ( \debugAccessTester|Add0~17_sumout  & ( ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]) ) ) # ( !\debugAccessTester|Add0~17_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) 
// # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~5 .extended_lut = "off";
defparam \debugAccessTester|counterReg~5 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \debugAccessTester|counterReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \debugAccessTester|counterReg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[4] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \debugAccessTester|Add0~29 (
// Equation(s):
// \debugAccessTester|Add0~29_sumout  = SUM(( \debugAccessTester|counterReg [5] ) + ( GND ) + ( \debugAccessTester|Add0~18  ))
// \debugAccessTester|Add0~30  = CARRY(( \debugAccessTester|counterReg [5] ) + ( GND ) + ( \debugAccessTester|Add0~18  ))

	.dataa(!\debugAccessTester|counterReg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~29_sumout ),
	.cout(\debugAccessTester|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~29 .extended_lut = "off";
defparam \debugAccessTester|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \debugAccessTester|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N27
cyclonev_lcell_comb \debugAccessTester|counterReg~8 (
// Equation(s):
// \debugAccessTester|counterReg~8_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # ((\debugAccessTester|Add0~29_sumout ) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & \debugAccessTester|Add0~29_sumout )) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(!\debugAccessTester|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~8 .extended_lut = "off";
defparam \debugAccessTester|counterReg~8 .lut_mask = 64'h04040404BFBFBFBF;
defparam \debugAccessTester|counterReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \debugAccessTester|counterReg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[5] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N55
dffeas \debugAccessTester|latestOffsetReg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[5] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N18
cyclonev_lcell_comb \_GEN_13[5]~7 (
// Equation(s):
// \_GEN_13[5]~7_combout  = ( \numReg[23]~0_combout  & ( (!\numReg[23]~1_combout  & (\debugAccessTester|latestOffsetReg [5])) # (\numReg[23]~1_combout  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ))) ) ) # ( !\numReg[23]~0_combout  & ( 
// (\numReg[23]~1_combout  & \debugAccessTester|counterReg [5]) ) )

	.dataa(!\numReg[23]~1_combout ),
	.datab(!\debugAccessTester|counterReg [5]),
	.datac(!\debugAccessTester|latestOffsetReg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datae(gnd),
	.dataf(!\numReg[23]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[5]~7 .extended_lut = "off";
defparam \_GEN_13[5]~7 .lut_mask = 64'h111111110A5F0A5F;
defparam \_GEN_13[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N0
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( counter[20] ) + ( GND ) + ( \Add0~22  ))
// \Add0~10  = CARRY(( counter[20] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N2
dffeas \counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N3
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( counter[21] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( counter[21] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N20
dffeas \numReg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[5]~7_combout ),
	.asdata(counter[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[5] .is_wysiwyg = "true";
defparam \numReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N21
cyclonev_lcell_comb \debugAccessTester|latestOffsetReg[6]~feeder (
// Equation(s):
// \debugAccessTester|latestOffsetReg[6]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [38] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|latestOffsetReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[6]~feeder .extended_lut = "off";
defparam \debugAccessTester|latestOffsetReg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|latestOffsetReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N23
dffeas \debugAccessTester|latestOffsetReg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|latestOffsetReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[6] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \debugAccessTester|Add0~25 (
// Equation(s):
// \debugAccessTester|Add0~25_sumout  = SUM(( \debugAccessTester|counterReg [6] ) + ( GND ) + ( \debugAccessTester|Add0~30  ))
// \debugAccessTester|Add0~26  = CARRY(( \debugAccessTester|counterReg [6] ) + ( GND ) + ( \debugAccessTester|Add0~30  ))

	.dataa(gnd),
	.datab(!\debugAccessTester|counterReg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~25_sumout ),
	.cout(\debugAccessTester|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~25 .extended_lut = "off";
defparam \debugAccessTester|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \debugAccessTester|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \debugAccessTester|counterReg~7 (
// Equation(s):
// \debugAccessTester|counterReg~7_combout  = ( \debugAccessTester|Add0~25_sumout  & ( ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6]) ) ) # ( !\debugAccessTester|Add0~25_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) 
// # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~7 .extended_lut = "off";
defparam \debugAccessTester|counterReg~7 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \debugAccessTester|counterReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N14
dffeas \debugAccessTester|counterReg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[6] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \_GEN_13[6]~6 (
// Equation(s):
// \_GEN_13[6]~6_combout  = ( \Equal0~3_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ))) # (\SW[1]~input_o  & 
// (\debugAccessTester|latestOffsetReg [6])) ) ) ) # ( !\Equal0~3_combout  & ( \SW[0]~input_o  ) ) # ( \Equal0~3_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (\debugAccessTester|latestOffsetReg [6])) # (\SW[1]~input_o  & 
// ((\debugAccessTester|counterReg [6]))) ) ) ) # ( !\Equal0~3_combout  & ( !\SW[0]~input_o  ) )

	.dataa(!\debugAccessTester|latestOffsetReg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(!\debugAccessTester|counterReg [6]),
	.datad(!\SW[1]~input_o ),
	.datae(!\Equal0~3_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[6]~6 .extended_lut = "off";
defparam \_GEN_13[6]~6 .lut_mask = 64'hFFFF550FFFFF3355;
defparam \_GEN_13[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N6
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( counter[22] ) + ( GND ) + ( \Add0~14  ))
// \Add0~2  = CARRY(( counter[22] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!counter[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N8
dffeas \counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N8
dffeas \numReg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[6]~6_combout ),
	.asdata(counter[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[6] .is_wysiwyg = "true";
defparam \numReg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N2
dffeas \debugAccessTester|latestOffsetReg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[4] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \_GEN_13[4]~4 (
// Equation(s):
// \_GEN_13[4]~4_combout  = ( \Equal0~3_combout  & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\debugAccessTester|counterReg [4]))) # (\SW[0]~input_o  & (\debugAccessTester|latestOffsetReg [4])) ) ) ) # ( !\Equal0~3_combout  & ( \SW[1]~input_o  ) ) # ( 
// \Equal0~3_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\debugAccessTester|latestOffsetReg [4]))) # (\SW[0]~input_o  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q )) ) ) ) # ( !\Equal0~3_combout  & ( !\SW[1]~input_o  
// ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\debugAccessTester|latestOffsetReg [4]),
	.datad(!\debugAccessTester|counterReg [4]),
	.datae(!\Equal0~3_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[4]~4 .extended_lut = "off";
defparam \_GEN_13[4]~4 .lut_mask = 64'hFFFF1D1DFFFF03CF;
defparam \_GEN_13[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N14
dffeas \numReg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[4]~4_combout ),
	.asdata(counter[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[4] .is_wysiwyg = "true";
defparam \numReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \debugAccessTester|Add0~21 (
// Equation(s):
// \debugAccessTester|Add0~21_sumout  = SUM(( \debugAccessTester|counterReg [7] ) + ( GND ) + ( \debugAccessTester|Add0~26  ))
// \debugAccessTester|Add0~22  = CARRY(( \debugAccessTester|counterReg [7] ) + ( GND ) + ( \debugAccessTester|Add0~26  ))

	.dataa(!\debugAccessTester|counterReg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~21_sumout ),
	.cout(\debugAccessTester|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~21 .extended_lut = "off";
defparam \debugAccessTester|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \debugAccessTester|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N21
cyclonev_lcell_comb \debugAccessTester|counterReg~6 (
// Equation(s):
// \debugAccessTester|counterReg~6_combout  = ( \debugAccessTester|Add0~21_sumout  & ( ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7]) ) ) # ( !\debugAccessTester|Add0~21_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) 
// # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(gnd),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~6 .extended_lut = "off";
defparam \debugAccessTester|counterReg~6 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \debugAccessTester|counterReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \debugAccessTester|counterReg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[7] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N59
dffeas \debugAccessTester|latestOffsetReg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[7] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N36
cyclonev_lcell_comb \_GEN_13[7]~5 (
// Equation(s):
// \_GEN_13[7]~5_combout  = ( \debugAccessTester|latestOffsetReg [7] & ( (!\numReg[23]~1_combout  & (((\numReg[23]~0_combout )))) # (\numReg[23]~1_combout  & ((!\numReg[23]~0_combout  & ((\debugAccessTester|counterReg [7]))) # (\numReg[23]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q )))) ) ) # ( !\debugAccessTester|latestOffsetReg [7] 
// & ( (\numReg[23]~1_combout  & ((!\numReg[23]~0_combout  & ((\debugAccessTester|counterReg [7]))) # (\numReg[23]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q )))) ) )

	.dataa(!\numReg[23]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(!\debugAccessTester|counterReg [7]),
	.datad(!\numReg[23]~0_combout ),
	.datae(gnd),
	.dataf(!\debugAccessTester|latestOffsetReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[7]~5 .extended_lut = "off";
defparam \_GEN_13[7]~5 .lut_mask = 64'h0511051105BB05BB;
defparam \_GEN_13[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N9
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( counter[23] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( counter[23] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N38
dffeas \numReg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[7]~5_combout ),
	.asdata(counter[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[7] .is_wysiwyg = "true";
defparam \numReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_1~0 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_1~0_combout  = ( numReg[4] & ( numReg[7] & ( (!\numVisibleReg~q ) # (!numReg[5] $ (!numReg[6])) ) ) ) # ( !numReg[4] & ( numReg[7] & ( !\numVisibleReg~q  ) ) ) # ( numReg[4] & ( !numReg[7] & ( (!\numVisibleReg~q ) # 
// ((!numReg[5] & !numReg[6])) ) ) ) # ( !numReg[4] & ( !numReg[7] & ( (!\numVisibleReg~q ) # ((!numReg[5] & numReg[6])) ) ) )

	.dataa(!numReg[5]),
	.datab(!\numVisibleReg~q ),
	.datac(!numReg[6]),
	.datad(gnd),
	.datae(!numReg[4]),
	.dataf(!numReg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1~0 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_1~0 .lut_mask = 64'hCECEECECCCCCDEDE;
defparam \sevenSegmentLed|digitsOutReg_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N13
dffeas \sevenSegmentLed|digitsOutReg_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1[0] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_1~1 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_1~1_combout  = ( numReg[4] & ( numReg[7] & ( (!\numVisibleReg~q ) # (numReg[5]) ) ) ) # ( !numReg[4] & ( numReg[7] & ( (!\numVisibleReg~q ) # (numReg[6]) ) ) ) # ( numReg[4] & ( !numReg[7] & ( (!\numVisibleReg~q ) # 
// ((!numReg[5] & numReg[6])) ) ) ) # ( !numReg[4] & ( !numReg[7] & ( (!\numVisibleReg~q ) # ((numReg[5] & numReg[6])) ) ) )

	.dataa(!numReg[5]),
	.datab(!\numVisibleReg~q ),
	.datac(!numReg[6]),
	.datad(gnd),
	.datae(!numReg[4]),
	.dataf(!numReg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1~1 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_1~1 .lut_mask = 64'hCDCDCECECFCFDDDD;
defparam \sevenSegmentLed|digitsOutReg_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N43
dffeas \sevenSegmentLed|digitsOutReg_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1[1] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_1~2 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_1~2_combout  = ( \RESET_N~input_o  & ( numReg[7] & ( (!\numVisibleReg~q ) # ((numReg[6] & ((!numReg[4]) # (numReg[5])))) ) ) ) # ( !\RESET_N~input_o  & ( numReg[7] ) ) # ( \RESET_N~input_o  & ( !numReg[7] & ( 
// (!\numVisibleReg~q ) # ((!numReg[6] & (!numReg[4] & numReg[5]))) ) ) ) # ( !\RESET_N~input_o  & ( !numReg[7] ) )

	.dataa(!numReg[6]),
	.datab(!numReg[4]),
	.datac(!numReg[5]),
	.datad(!\numVisibleReg~q ),
	.datae(!\RESET_N~input_o ),
	.dataf(!numReg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1~2 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_1~2 .lut_mask = 64'hFFFFFF08FFFFFF45;
defparam \sevenSegmentLed|digitsOutReg_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N25
dffeas \sevenSegmentLed|digitsOutReg_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1[2] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_1~3 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_1~3_combout  = ( numReg[4] & ( numReg[7] & ( (!\numVisibleReg~q ) # ((numReg[5] & numReg[6])) ) ) ) # ( !numReg[4] & ( numReg[7] & ( (!\numVisibleReg~q ) # ((numReg[5] & !numReg[6])) ) ) ) # ( numReg[4] & ( !numReg[7] & ( 
// (!\numVisibleReg~q ) # (!numReg[5] $ (numReg[6])) ) ) ) # ( !numReg[4] & ( !numReg[7] & ( (!\numVisibleReg~q ) # ((!numReg[5] & numReg[6])) ) ) )

	.dataa(!numReg[5]),
	.datab(!\numVisibleReg~q ),
	.datac(!numReg[6]),
	.datad(gnd),
	.datae(!numReg[4]),
	.dataf(!numReg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1~3 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_1~3 .lut_mask = 64'hCECEEDEDDCDCCDCD;
defparam \sevenSegmentLed|digitsOutReg_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N49
dffeas \sevenSegmentLed|digitsOutReg_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1[3] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_1~4 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_1~4_combout  = ( \RESET_N~input_o  & ( numReg[7] & ( (!\numVisibleReg~q ) # ((!numReg[6] & (numReg[4] & !numReg[5]))) ) ) ) # ( !\RESET_N~input_o  & ( numReg[7] ) ) # ( \RESET_N~input_o  & ( !numReg[7] & ( ((!\numVisibleReg~q 
// ) # ((numReg[6] & !numReg[5]))) # (numReg[4]) ) ) ) # ( !\RESET_N~input_o  & ( !numReg[7] ) )

	.dataa(!numReg[6]),
	.datab(!numReg[4]),
	.datac(!numReg[5]),
	.datad(!\numVisibleReg~q ),
	.datae(!\RESET_N~input_o ),
	.dataf(!numReg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1~4 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_1~4 .lut_mask = 64'hFFFFFF73FFFFFF20;
defparam \sevenSegmentLed|digitsOutReg_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N56
dffeas \sevenSegmentLed|digitsOutReg_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1[4] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_1~5 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_1~5_combout  = ( \RESET_N~input_o  & ( numReg[7] & ( (!\numVisibleReg~q ) # ((numReg[6] & (numReg[4] & !numReg[5]))) ) ) ) # ( !\RESET_N~input_o  & ( numReg[7] ) ) # ( \RESET_N~input_o  & ( !numReg[7] & ( (!\numVisibleReg~q ) 
// # ((!numReg[6] & ((numReg[5]) # (numReg[4])))) ) ) ) # ( !\RESET_N~input_o  & ( !numReg[7] ) )

	.dataa(!numReg[6]),
	.datab(!numReg[4]),
	.datac(!numReg[5]),
	.datad(!\numVisibleReg~q ),
	.datae(!\RESET_N~input_o ),
	.dataf(!numReg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1~5 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_1~5 .lut_mask = 64'hFFFFFF2AFFFFFF10;
defparam \sevenSegmentLed|digitsOutReg_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N37
dffeas \sevenSegmentLed|digitsOutReg_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1[5] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_1~6 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_1~6_combout  = ( \RESET_N~input_o  & ( numReg[7] & ( (!\numVisibleReg~q ) # ((numReg[6] & (!numReg[4] & !numReg[5]))) ) ) ) # ( !\RESET_N~input_o  & ( numReg[7] ) ) # ( \RESET_N~input_o  & ( !numReg[7] & ( (!\numVisibleReg~q 
// ) # ((!numReg[6] & ((!numReg[5]))) # (numReg[6] & (numReg[4] & numReg[5]))) ) ) ) # ( !\RESET_N~input_o  & ( !numReg[7] ) )

	.dataa(!numReg[6]),
	.datab(!numReg[4]),
	.datac(!numReg[5]),
	.datad(!\numVisibleReg~q ),
	.datae(!\RESET_N~input_o ),
	.dataf(!numReg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1~6 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_1~6 .lut_mask = 64'hFFFFFFA1FFFFFF40;
defparam \sevenSegmentLed|digitsOutReg_1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N19
dffeas \sevenSegmentLed|digitsOutReg_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_1[6] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N14
dffeas \debugAccessTester|latestOffsetReg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[8] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \debugAccessTester|Add0~33 (
// Equation(s):
// \debugAccessTester|Add0~33_sumout  = SUM(( \debugAccessTester|counterReg [8] ) + ( GND ) + ( \debugAccessTester|Add0~22  ))
// \debugAccessTester|Add0~34  = CARRY(( \debugAccessTester|counterReg [8] ) + ( GND ) + ( \debugAccessTester|Add0~22  ))

	.dataa(gnd),
	.datab(!\debugAccessTester|counterReg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~33_sumout ),
	.cout(\debugAccessTester|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~33 .extended_lut = "off";
defparam \debugAccessTester|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \debugAccessTester|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \debugAccessTester|counterReg~9 (
// Equation(s):
// \debugAccessTester|counterReg~9_combout  = (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & (((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8])))) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [56] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & (\debugAccessTester|Add0~33_sumout )) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [8])))))

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(!\debugAccessTester|Add0~33_sumout ),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~9 .extended_lut = "off";
defparam \debugAccessTester|counterReg~9 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \debugAccessTester|counterReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \debugAccessTester|counterReg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[8] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N0
cyclonev_lcell_comb \_GEN_13[8]~8 (
// Equation(s):
// \_GEN_13[8]~8_combout  = ( \debugAccessTester|counterReg [8] & ( \auto_hub|instr
// umentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q  & ( ((\numReg[23]~0_combout  & \debugAccessTester|latestOffsetReg 
// [8])) # (\numReg[23]~1_combout ) ) ) ) # ( !\debugAccessTester|counterReg [8] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q  & ( (\numReg[23]~0_combout  & ((\numReg[23]~1_combout 
// ) # (\debugAccessTester|latestOffsetReg [8]))) ) ) ) # ( \debugAccessTester|counterReg [8] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q  & ( (!\numReg[23]~0_combout  & 
// ((\numReg[23]~1_combout ))) # (\numReg[23]~0_combout  & (\debugAccessTester|latestOffsetReg [8] & !\numReg[23]~1_combout )) ) ) ) # ( !\debugAccessTester|counterReg [8] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q  & ( (\numReg[23]~0_combout  & 
// (\debugAccessTester|latestOffsetReg [8] & !\numReg[23]~1_combout )) ) ) )

	.dataa(!\numReg[23]~0_combout ),
	.datab(!\debugAccessTester|latestOffsetReg [8]),
	.datac(!\numReg[23]~1_combout ),
	.datad(gnd),
	.datae(!\debugAccessTester|counterReg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[8]~8 .extended_lut = "off";
defparam \_GEN_13[8]~8 .lut_mask = 64'h10101A1A15151F1F;
defparam \_GEN_13[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N12
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( counter[24] ) + ( GND ) + ( \Add0~6  ))
// \Add0~34  = CARRY(( counter[24] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!counter[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N14
dffeas \counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N2
dffeas \numReg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[8]~8_combout ),
	.asdata(counter[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[8] .is_wysiwyg = "true";
defparam \numReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \debugAccessTester|latestOffsetReg[10]~feeder (
// Equation(s):
// \debugAccessTester|latestOffsetReg[10]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [42] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|latestOffsetReg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[10]~feeder .extended_lut = "off";
defparam \debugAccessTester|latestOffsetReg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|latestOffsetReg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N40
dffeas \debugAccessTester|latestOffsetReg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|latestOffsetReg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[10] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \debugAccessTester|Add0~45 (
// Equation(s):
// \debugAccessTester|Add0~45_sumout  = SUM(( \debugAccessTester|counterReg [9] ) + ( GND ) + ( \debugAccessTester|Add0~34  ))
// \debugAccessTester|Add0~46  = CARRY(( \debugAccessTester|counterReg [9] ) + ( GND ) + ( \debugAccessTester|Add0~34  ))

	.dataa(!\debugAccessTester|counterReg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~45_sumout ),
	.cout(\debugAccessTester|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~45 .extended_lut = "off";
defparam \debugAccessTester|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \debugAccessTester|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \debugAccessTester|counterReg~12 (
// Equation(s):
// \debugAccessTester|counterReg~12_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # ((\debugAccessTester|Add0~45_sumout ) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & 
// (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & \debugAccessTester|Add0~45_sumout )) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datac(gnd),
	.datad(!\debugAccessTester|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~12 .extended_lut = "off";
defparam \debugAccessTester|counterReg~12 .lut_mask = 64'h00440044BBFFBBFF;
defparam \debugAccessTester|counterReg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N20
dffeas \debugAccessTester|counterReg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[9] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \debugAccessTester|Add0~41 (
// Equation(s):
// \debugAccessTester|Add0~41_sumout  = SUM(( \debugAccessTester|counterReg [10] ) + ( GND ) + ( \debugAccessTester|Add0~46  ))
// \debugAccessTester|Add0~42  = CARRY(( \debugAccessTester|counterReg [10] ) + ( GND ) + ( \debugAccessTester|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~41_sumout ),
	.cout(\debugAccessTester|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~41 .extended_lut = "off";
defparam \debugAccessTester|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debugAccessTester|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N9
cyclonev_lcell_comb \debugAccessTester|counterReg~11 (
// Equation(s):
// \debugAccessTester|counterReg~11_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( \debugAccessTester|Add0~41_sumout  ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( 
// \debugAccessTester|Add0~41_sumout  & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) ) ) ) # ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10] 
// & ( !\debugAccessTester|Add0~41_sumout  & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]) ) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(gnd),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datad(gnd),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.dataf(!\debugAccessTester|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~11 .extended_lut = "off";
defparam \debugAccessTester|counterReg~11 .lut_mask = 64'h0000F5F50A0AFFFF;
defparam \debugAccessTester|counterReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N11
dffeas \debugAccessTester|counterReg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[10] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \_GEN_13[10]~10 (
// Equation(s):
// \_GEN_13[10]~10_combout  = ( \debugAccessTester|counterReg [10] & ( \SW[0]~input_o  & ( (!\Equal0~3_combout ) # ((!\SW[1]~input_o  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~q ))) # (\SW[1]~input_o  & 
// (\debugAccessTester|latestOffsetReg [10]))) ) ) ) # ( !\debugAccessTester|counterReg [10] & ( \SW[0]~input_o  & ( (!\Equal0~3_combout ) # ((!\SW[1]~input_o  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~q ))) # (\SW[1]~input_o  & 
// (\debugAccessTester|latestOffsetReg [10]))) ) ) ) # ( \debugAccessTester|counterReg [10] & ( !\SW[0]~input_o  & ( ((!\Equal0~3_combout ) # (\SW[1]~input_o )) # (\debugAccessTester|latestOffsetReg [10]) ) ) ) # ( !\debugAccessTester|counterReg [10] & ( 
// !\SW[0]~input_o  & ( (!\Equal0~3_combout ) # ((\debugAccessTester|latestOffsetReg [10] & !\SW[1]~input_o )) ) ) )

	.dataa(!\debugAccessTester|latestOffsetReg [10]),
	.datab(!\Equal0~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][10]~q ),
	.datad(!\SW[1]~input_o ),
	.datae(!\debugAccessTester|counterReg [10]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[10]~10 .extended_lut = "off";
defparam \_GEN_13[10]~10 .lut_mask = 64'hDDCCDDFFCFDDCFDD;
defparam \_GEN_13[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N15
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( counter[25] ) + ( GND ) + ( \Add0~34  ))
// \Add0~46  = CARRY(( counter[25] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N18
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( counter[26] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( counter[26] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N20
dffeas \counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N50
dffeas \numReg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[10]~10_combout ),
	.asdata(counter[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[10] .is_wysiwyg = "true";
defparam \numReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \debugAccessTester|latestOffsetReg[9]~feeder (
// Equation(s):
// \debugAccessTester|latestOffsetReg[9]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [41] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|latestOffsetReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[9]~feeder .extended_lut = "off";
defparam \debugAccessTester|latestOffsetReg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|latestOffsetReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N34
dffeas \debugAccessTester|latestOffsetReg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|latestOffsetReg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[9] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N9
cyclonev_lcell_comb \_GEN_13[9]~11 (
// Equation(s):
// \_GEN_13[9]~11_combout  = ( \debugAccessTester|counterReg [9] & ( \numReg[23]~0_combout  & ( (!\numReg[23]~1_combout  & (\debugAccessTester|latestOffsetReg [9])) # (\numReg[23]~1_combout  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ))) ) ) ) # ( !\debugAccessTester|counterReg [9] & ( 
// \numReg[23]~0_combout  & ( (!\numReg[23]~1_combout  & (\debugAccessTester|latestOffsetReg [9])) # (\numReg[23]~1_combout  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ))) ) ) ) # ( \debugAccessTester|counterReg [9] & ( 
// !\numReg[23]~0_combout  & ( \numReg[23]~1_combout  ) ) )

	.dataa(!\debugAccessTester|latestOffsetReg [9]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(!\numReg[23]~1_combout ),
	.datae(!\debugAccessTester|counterReg [9]),
	.dataf(!\numReg[23]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[9]~11 .extended_lut = "off";
defparam \_GEN_13[9]~11 .lut_mask = 64'h000000FF550F550F;
defparam \_GEN_13[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \numReg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[9]~11_combout ),
	.asdata(counter[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[9] .is_wysiwyg = "true";
defparam \numReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N58
dffeas \debugAccessTester|latestOffsetReg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[11] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \debugAccessTester|Add0~37 (
// Equation(s):
// \debugAccessTester|Add0~37_sumout  = SUM(( \debugAccessTester|counterReg [11] ) + ( GND ) + ( \debugAccessTester|Add0~42  ))
// \debugAccessTester|Add0~38  = CARRY(( \debugAccessTester|counterReg [11] ) + ( GND ) + ( \debugAccessTester|Add0~42  ))

	.dataa(!\debugAccessTester|counterReg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~37_sumout ),
	.cout(\debugAccessTester|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~37 .extended_lut = "off";
defparam \debugAccessTester|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \debugAccessTester|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N0
cyclonev_lcell_comb \debugAccessTester|counterReg~10 (
// Equation(s):
// \debugAccessTester|counterReg~10_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [57]) # (\debugAccessTester|Add0~37_sumout )) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & (\debugAccessTester|Add0~37_sumout  & 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\debugAccessTester|Add0~37_sumout ),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datad(gnd),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~10 .extended_lut = "off";
defparam \debugAccessTester|counterReg~10 .lut_mask = 64'h1010BFBF1010BFBF;
defparam \debugAccessTester|counterReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N2
dffeas \debugAccessTester|counterReg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[11] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N39
cyclonev_lcell_comb \_GEN_13[11]~9 (
// Equation(s):
// \_GEN_13[11]~9_combout  = ( \numReg[23]~1_combout  & ( \debugAccessTester|counterReg [11] & ( (!\numReg[23]~0_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q ) ) ) ) # ( !\numReg[23]~1_combout  & ( 
// \debugAccessTester|counterReg [11] & ( (\numReg[23]~0_combout  & \debugAccessTester|latestOffsetReg [11]) ) ) ) # ( \numReg[23]~1_combout  & ( !\debugAccessTester|counterReg [11] & ( (\numReg[23]~0_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q ) ) ) ) # ( !\numReg[23]~1_combout  & ( 
// !\debugAccessTester|counterReg [11] & ( (\numReg[23]~0_combout  & \debugAccessTester|latestOffsetReg [11]) ) ) )

	.dataa(!\numReg[23]~0_combout ),
	.datab(!\debugAccessTester|latestOffsetReg [11]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][11]~q ),
	.datad(gnd),
	.datae(!\numReg[23]~1_combout ),
	.dataf(!\debugAccessTester|counterReg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[11]~9 .extended_lut = "off";
defparam \_GEN_13[11]~9 .lut_mask = 64'h111105051111AFAF;
defparam \_GEN_13[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N21
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( counter[27] ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( counter[27] ) + ( GND ) + ( \Add0~42  ))

	.dataa(!counter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[27] .is_wysiwyg = "true";
defparam \counter[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N41
dffeas \numReg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[11]~9_combout ),
	.asdata(counter[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[11] .is_wysiwyg = "true";
defparam \numReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_2~0 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_2~0_combout  = ( numReg[11] & ( (!\numVisibleReg~q ) # ((numReg[8] & (!numReg[10] $ (!numReg[9])))) ) ) # ( !numReg[11] & ( (!\numVisibleReg~q ) # ((!numReg[9] & (!numReg[8] $ (!numReg[10])))) ) )

	.dataa(!numReg[8]),
	.datab(!numReg[10]),
	.datac(!numReg[9]),
	.datad(!\numVisibleReg~q ),
	.datae(gnd),
	.dataf(!numReg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2~0 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_2~0 .lut_mask = 64'hFF60FF60FF14FF14;
defparam \sevenSegmentLed|digitsOutReg_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N37
dffeas \sevenSegmentLed|digitsOutReg_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2[0] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_2~1 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_2~1_combout  = ( numReg[11] & ( (!\numVisibleReg~q ) # ((!numReg[8] & (numReg[10])) # (numReg[8] & ((numReg[9])))) ) ) # ( !numReg[11] & ( (!\numVisibleReg~q ) # ((numReg[10] & (!numReg[8] $ (!numReg[9])))) ) )

	.dataa(!numReg[8]),
	.datab(!numReg[10]),
	.datac(!numReg[9]),
	.datad(!\numVisibleReg~q ),
	.datae(gnd),
	.dataf(!numReg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2~1 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_2~1 .lut_mask = 64'hFF12FF12FF27FF27;
defparam \sevenSegmentLed|digitsOutReg_2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N31
dffeas \sevenSegmentLed|digitsOutReg_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2[1] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_2~2 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_2~2_combout  = ( \RESET_N~input_o  & ( numReg[9] & ( (!\numVisibleReg~q ) # ((!numReg[10] & (!numReg[8] & !numReg[11])) # (numReg[10] & ((numReg[11])))) ) ) ) # ( !\RESET_N~input_o  & ( numReg[9] ) ) # ( \RESET_N~input_o  & ( 
// !numReg[9] & ( (!\numVisibleReg~q ) # ((!numReg[8] & (numReg[10] & numReg[11]))) ) ) ) # ( !\RESET_N~input_o  & ( !numReg[9] ) )

	.dataa(!numReg[8]),
	.datab(!\numVisibleReg~q ),
	.datac(!numReg[10]),
	.datad(!numReg[11]),
	.datae(!\RESET_N~input_o ),
	.dataf(!numReg[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2~2 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_2~2 .lut_mask = 64'hFFFFCCCEFFFFECCF;
defparam \sevenSegmentLed|digitsOutReg_2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N10
dffeas \sevenSegmentLed|digitsOutReg_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2[2] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_2~3 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_2~3_combout  = ( numReg[11] & ( (!\numVisibleReg~q ) # ((numReg[9] & (!numReg[8] $ (numReg[10])))) ) ) # ( !numReg[11] & ( (!\numVisibleReg~q ) # ((!numReg[8] & (numReg[10] & !numReg[9])) # (numReg[8] & (!numReg[10] $ 
// (numReg[9])))) ) )

	.dataa(!numReg[8]),
	.datab(!numReg[10]),
	.datac(!numReg[9]),
	.datad(!\numVisibleReg~q ),
	.datae(gnd),
	.dataf(!numReg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2~3 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_2~3 .lut_mask = 64'hFF61FF61FF09FF09;
defparam \sevenSegmentLed|digitsOutReg_2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N13
dffeas \sevenSegmentLed|digitsOutReg_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2[3] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_2~4 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_2~4_combout  = ( \RESET_N~input_o  & ( numReg[11] & ( (!\numVisibleReg~q ) # ((!numReg[9] & (numReg[8] & !numReg[10]))) ) ) ) # ( !\RESET_N~input_o  & ( numReg[11] ) ) # ( \RESET_N~input_o  & ( !numReg[11] & ( 
// (!\numVisibleReg~q ) # (((!numReg[9] & numReg[10])) # (numReg[8])) ) ) ) # ( !\RESET_N~input_o  & ( !numReg[11] ) )

	.dataa(!numReg[9]),
	.datab(!\numVisibleReg~q ),
	.datac(!numReg[8]),
	.datad(!numReg[10]),
	.datae(!\RESET_N~input_o ),
	.dataf(!numReg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2~4 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_2~4 .lut_mask = 64'hFFFFCFEFFFFFCECC;
defparam \sevenSegmentLed|digitsOutReg_2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N25
dffeas \sevenSegmentLed|digitsOutReg_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2[4] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_2~5 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_2~5_combout  = ( \RESET_N~input_o  & ( numReg[11] & ( (!\numVisibleReg~q ) # ((!numReg[9] & (numReg[8] & numReg[10]))) ) ) ) # ( !\RESET_N~input_o  & ( numReg[11] ) ) # ( \RESET_N~input_o  & ( !numReg[11] & ( 
// (!\numVisibleReg~q ) # ((!numReg[10] & ((numReg[8]) # (numReg[9])))) ) ) ) # ( !\RESET_N~input_o  & ( !numReg[11] ) )

	.dataa(!numReg[9]),
	.datab(!\numVisibleReg~q ),
	.datac(!numReg[8]),
	.datad(!numReg[10]),
	.datae(!\RESET_N~input_o ),
	.dataf(!numReg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2~5 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_2~5 .lut_mask = 64'hFFFFDFCCFFFFCCCE;
defparam \sevenSegmentLed|digitsOutReg_2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N55
dffeas \sevenSegmentLed|digitsOutReg_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2[5] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N48
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_2~6 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_2~6_combout  = ( \RESET_N~input_o  & ( numReg[11] & ( (!\numVisibleReg~q ) # ((!numReg[9] & (!numReg[8] & numReg[10]))) ) ) ) # ( !\RESET_N~input_o  & ( numReg[11] ) ) # ( \RESET_N~input_o  & ( !numReg[11] & ( 
// (!\numVisibleReg~q ) # ((!numReg[9] & ((!numReg[10]))) # (numReg[9] & (numReg[8] & numReg[10]))) ) ) ) # ( !\RESET_N~input_o  & ( !numReg[11] ) )

	.dataa(!numReg[9]),
	.datab(!\numVisibleReg~q ),
	.datac(!numReg[8]),
	.datad(!numReg[10]),
	.datae(!\RESET_N~input_o ),
	.dataf(!numReg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2~6 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_2~6 .lut_mask = 64'hFFFFEECDFFFFCCEC;
defparam \sevenSegmentLed|digitsOutReg_2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N49
dffeas \sevenSegmentLed|digitsOutReg_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_2[6] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \debugAccessTester|Add0~49 (
// Equation(s):
// \debugAccessTester|Add0~49_sumout  = SUM(( \debugAccessTester|counterReg [12] ) + ( GND ) + ( \debugAccessTester|Add0~38  ))
// \debugAccessTester|Add0~50  = CARRY(( \debugAccessTester|counterReg [12] ) + ( GND ) + ( \debugAccessTester|Add0~38  ))

	.dataa(gnd),
	.datab(!\debugAccessTester|counterReg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~49_sumout ),
	.cout(\debugAccessTester|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~49 .extended_lut = "off";
defparam \debugAccessTester|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \debugAccessTester|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \debugAccessTester|counterReg~13 (
// Equation(s):
// \debugAccessTester|counterReg~13_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # (\debugAccessTester|Add0~49_sumout )) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & \debugAccessTester|Add0~49_sumout )) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datac(!\debugAccessTester|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~13 .extended_lut = "off";
defparam \debugAccessTester|counterReg~13 .lut_mask = 64'h02020202DFDFDFDF;
defparam \debugAccessTester|counterReg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N47
dffeas \debugAccessTester|counterReg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[12] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \debugAccessTester|Add0~61 (
// Equation(s):
// \debugAccessTester|Add0~61_sumout  = SUM(( \debugAccessTester|counterReg [13] ) + ( GND ) + ( \debugAccessTester|Add0~50  ))
// \debugAccessTester|Add0~62  = CARRY(( \debugAccessTester|counterReg [13] ) + ( GND ) + ( \debugAccessTester|Add0~50  ))

	.dataa(!\debugAccessTester|counterReg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~61_sumout ),
	.cout(\debugAccessTester|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~61 .extended_lut = "off";
defparam \debugAccessTester|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \debugAccessTester|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \debugAccessTester|counterReg~16 (
// Equation(s):
// \debugAccessTester|counterReg~16_combout  = ( \debugAccessTester|Add0~61_sumout  & ( ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]) ) ) # ( !\debugAccessTester|Add0~61_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [56]) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~16 .extended_lut = "off";
defparam \debugAccessTester|counterReg~16 .lut_mask = 64'h0D0D0D0D2F2F2F2F;
defparam \debugAccessTester|counterReg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N50
dffeas \debugAccessTester|counterReg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[13] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \debugAccessTester|Add0~57 (
// Equation(s):
// \debugAccessTester|Add0~57_sumout  = SUM(( \debugAccessTester|counterReg [14] ) + ( GND ) + ( \debugAccessTester|Add0~62  ))
// \debugAccessTester|Add0~58  = CARRY(( \debugAccessTester|counterReg [14] ) + ( GND ) + ( \debugAccessTester|Add0~62  ))

	.dataa(gnd),
	.datab(!\debugAccessTester|counterReg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~57_sumout ),
	.cout(\debugAccessTester|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~57 .extended_lut = "off";
defparam \debugAccessTester|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \debugAccessTester|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \debugAccessTester|counterReg~15 (
// Equation(s):
// \debugAccessTester|counterReg~15_combout  = ( \debugAccessTester|Add0~57_sumout  & ( ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14]) ) ) # ( !\debugAccessTester|Add0~57_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [56]) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~15 .extended_lut = "off";
defparam \debugAccessTester|counterReg~15 .lut_mask = 64'h0D0D0D0D2F2F2F2F;
defparam \debugAccessTester|counterReg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N44
dffeas \debugAccessTester|counterReg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[14] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N30
cyclonev_lcell_comb \debugAccessTester|latestOffsetReg[14]~feeder (
// Equation(s):
// \debugAccessTester|latestOffsetReg[14]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [46] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|latestOffsetReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[14]~feeder .extended_lut = "off";
defparam \debugAccessTester|latestOffsetReg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|latestOffsetReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N31
dffeas \debugAccessTester|latestOffsetReg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|latestOffsetReg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[14] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N12
cyclonev_lcell_comb \_GEN_13[14]~14 (
// Equation(s):
// \_GEN_13[14]~14_combout  = ( \debugAccessTester|counterReg [14] & ( \debugAccessTester|latestOffsetReg [14] & ( (!\numReg[23]~0_combout  & (\numReg[23]~1_combout )) # (\numReg[23]~0_combout  & ((!\numReg[23]~1_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q ))) ) ) ) # ( !\debugAccessTester|counterReg [14] & 
// ( \debugAccessTester|latestOffsetReg [14] & ( (\numReg[23]~0_combout  & ((!\numReg[23]~1_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q ))) ) ) ) # ( \debugAccessTester|counterReg [14] & ( 
// !\debugAccessTester|latestOffsetReg [14] & ( (\numReg[23]~1_combout  & ((!\numReg[23]~0_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q ))) ) ) ) # ( !\debugAccessTester|counterReg [14] & 
// ( !\debugAccessTester|latestOffsetReg [14] & ( (\numReg[23]~0_combout  & (\numReg[23]~1_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q )) ) ) )

	.dataa(!\numReg[23]~0_combout ),
	.datab(!\numReg[23]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][14]~q ),
	.datad(gnd),
	.datae(!\debugAccessTester|counterReg [14]),
	.dataf(!\debugAccessTester|latestOffsetReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[14]~14 .extended_lut = "off";
defparam \_GEN_13[14]~14 .lut_mask = 64'h0101232345456767;
defparam \_GEN_13[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N24
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( counter[28] ) + ( GND ) + ( \Add0~38  ))
// \Add0~50  = CARRY(( counter[28] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N26
dffeas \counter[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[28] .is_wysiwyg = "true";
defparam \counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N27
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( counter[29] ) + ( GND ) + ( \Add0~50  ))
// \Add0~62  = CARRY(( counter[29] ) + ( GND ) + ( \Add0~50  ))

	.dataa(!counter[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \counter[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[29] .is_wysiwyg = "true";
defparam \counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N30
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( counter[30] ) + ( GND ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( counter[30] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!counter[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N32
dffeas \counter[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[30] .is_wysiwyg = "true";
defparam \counter[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N14
dffeas \numReg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[14]~14_combout ),
	.asdata(counter[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[14] .is_wysiwyg = "true";
defparam \numReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \debugAccessTester|latestOffsetReg[13]~feeder (
// Equation(s):
// \debugAccessTester|latestOffsetReg[13]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [45] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|latestOffsetReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[13]~feeder .extended_lut = "off";
defparam \debugAccessTester|latestOffsetReg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|latestOffsetReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N4
dffeas \debugAccessTester|latestOffsetReg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|latestOffsetReg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[13] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \_GEN_13[13]~15 (
// Equation(s):
// \_GEN_13[13]~15_combout  = ( \Equal0~3_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13]~q ))) # (\SW[1]~input_o  & 
// (\debugAccessTester|latestOffsetReg [13])) ) ) ) # ( !\Equal0~3_combout  & ( \SW[0]~input_o  ) ) # ( \Equal0~3_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (\debugAccessTester|latestOffsetReg [13])) # (\SW[1]~input_o  & 
// ((\debugAccessTester|counterReg [13]))) ) ) ) # ( !\Equal0~3_combout  & ( !\SW[0]~input_o  ) )

	.dataa(!\debugAccessTester|latestOffsetReg [13]),
	.datab(!\SW[1]~input_o ),
	.datac(!\debugAccessTester|counterReg [13]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][13]~q ),
	.datae(!\Equal0~3_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[13]~15 .extended_lut = "off";
defparam \_GEN_13[13]~15 .lut_mask = 64'hFFFF4747FFFF11DD;
defparam \_GEN_13[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N32
dffeas \numReg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[13]~15_combout ),
	.asdata(counter[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[13] .is_wysiwyg = "true";
defparam \numReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \debugAccessTester|Add0~53 (
// Equation(s):
// \debugAccessTester|Add0~53_sumout  = SUM(( \debugAccessTester|counterReg [15] ) + ( GND ) + ( \debugAccessTester|Add0~58  ))
// \debugAccessTester|Add0~54  = CARRY(( \debugAccessTester|counterReg [15] ) + ( GND ) + ( \debugAccessTester|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~53_sumout ),
	.cout(\debugAccessTester|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~53 .extended_lut = "off";
defparam \debugAccessTester|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debugAccessTester|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N18
cyclonev_lcell_comb \debugAccessTester|counterReg~14 (
// Equation(s):
// \debugAccessTester|counterReg~14_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [57]) # (\debugAccessTester|Add0~53_sumout )) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & (\debugAccessTester|Add0~53_sumout  & 
// !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\debugAccessTester|Add0~53_sumout ),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~14 .extended_lut = "off";
defparam \debugAccessTester|counterReg~14 .lut_mask = 64'h10101010BFBFBFBF;
defparam \debugAccessTester|counterReg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N20
dffeas \debugAccessTester|counterReg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[15] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N16
dffeas \debugAccessTester|latestOffsetReg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [47]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[15] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N42
cyclonev_lcell_comb \_GEN_13[15]~13 (
// Equation(s):
// \_GEN_13[15]~13_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q  & ( 
// \debugAccessTester|latestOffsetReg [15] & ( ((\numReg[23]~1_combout  & \debugAccessTester|counterReg [15])) # (\numReg[23]~0_combout ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q  & ( \debugAccessTester|latestOffsetReg [15] & ( 
// (!\numReg[23]~0_combout  & (\numReg[23]~1_combout  & \debugAccessTester|counterReg [15])) # (\numReg[23]~0_combout  & (!\numReg[23]~1_combout )) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q  & ( !\debugAccessTester|latestOffsetReg [15] & ( 
// (\numReg[23]~1_combout  & ((\debugAccessTester|counterReg [15]) # (\numReg[23]~0_combout ))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q  & ( !\debugAccessTester|latestOffsetReg [15] & ( 
// (!\numReg[23]~0_combout  & (\numReg[23]~1_combout  & \debugAccessTester|counterReg [15])) ) ) )

	.dataa(!\numReg[23]~0_combout ),
	.datab(!\numReg[23]~1_combout ),
	.datac(!\debugAccessTester|counterReg [15]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][15]~q ),
	.dataf(!\debugAccessTester|latestOffsetReg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[15]~13 .extended_lut = "off";
defparam \_GEN_13[15]~13 .lut_mask = 64'h0202131346465757;
defparam \_GEN_13[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N33
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( counter[31] ) + ( GND ) + ( \Add0~58  ))
// \Add0~54  = CARRY(( counter[31] ) + ( GND ) + ( \Add0~58  ))

	.dataa(!counter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N35
dffeas \counter[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[31] .is_wysiwyg = "true";
defparam \counter[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N44
dffeas \numReg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[15]~13_combout ),
	.asdata(counter[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[15] .is_wysiwyg = "true";
defparam \numReg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N25
dffeas \debugAccessTester|latestOffsetReg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[12] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \_GEN_13[12]~12 (
// Equation(s):
// \_GEN_13[12]~12_combout  = ( \debugAccessTester|counterReg [12] & ( \SW[1]~input_o  & ( (!\SW[0]~input_o ) # ((!\Equal0~3_combout ) # (\debugAccessTester|latestOffsetReg [12])) ) ) ) # ( !\debugAccessTester|counterReg [12] & ( \SW[1]~input_o  & ( 
// (!\Equal0~3_combout ) # ((\SW[0]~input_o  & \debugAccessTester|latestOffsetReg [12])) ) ) ) # ( \debugAccessTester|counterReg [12] & ( !\SW[1]~input_o  & ( (!\Equal0~3_combout ) # ((!\SW[0]~input_o  & (\debugAccessTester|latestOffsetReg [12])) # 
// (\SW[0]~input_o  & ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~q )))) ) ) ) # ( 
// !\debugAccessTester|counterReg [12] & ( !\SW[1]~input_o  & ( (!\Equal0~3_combout ) # ((!\SW[0]~input_o  & (\debugAccessTester|latestOffsetReg [12])) # (\SW[0]~input_o  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~q )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\debugAccessTester|latestOffsetReg [12]),
	.datac(!\Equal0~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][12]~q ),
	.datae(!\debugAccessTester|counterReg [12]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[12]~12 .extended_lut = "off";
defparam \_GEN_13[12]~12 .lut_mask = 64'hF2F7F2F7F1F1FBFB;
defparam \_GEN_13[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N2
dffeas \numReg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[12]~12_combout ),
	.asdata(counter[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[12] .is_wysiwyg = "true";
defparam \numReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_3~0 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_3~0_combout  = ( numReg[15] & ( numReg[12] & ( (!\numVisibleReg~q ) # (!numReg[14] $ (!numReg[13])) ) ) ) # ( !numReg[15] & ( numReg[12] & ( (!\numVisibleReg~q ) # ((!numReg[14] & !numReg[13])) ) ) ) # ( numReg[15] & ( 
// !numReg[12] & ( !\numVisibleReg~q  ) ) ) # ( !numReg[15] & ( !numReg[12] & ( (!\numVisibleReg~q ) # ((numReg[14] & !numReg[13])) ) ) )

	.dataa(!numReg[14]),
	.datab(!\numVisibleReg~q ),
	.datac(gnd),
	.datad(!numReg[13]),
	.datae(!numReg[15]),
	.dataf(!numReg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3~0 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_3~0 .lut_mask = 64'hDDCCCCCCEECCDDEE;
defparam \sevenSegmentLed|digitsOutReg_3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N31
dffeas \sevenSegmentLed|digitsOutReg_3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3[0] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_3~1 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_3~1_combout  = ( numReg[15] & ( numReg[12] & ( (!\numVisibleReg~q ) # (numReg[13]) ) ) ) # ( !numReg[15] & ( numReg[12] & ( (!\numVisibleReg~q ) # ((numReg[14] & !numReg[13])) ) ) ) # ( numReg[15] & ( !numReg[12] & ( 
// (!\numVisibleReg~q ) # (numReg[14]) ) ) ) # ( !numReg[15] & ( !numReg[12] & ( (!\numVisibleReg~q ) # ((numReg[14] & numReg[13])) ) ) )

	.dataa(!numReg[14]),
	.datab(!\numVisibleReg~q ),
	.datac(gnd),
	.datad(!numReg[13]),
	.datae(!numReg[15]),
	.dataf(!numReg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3~1 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_3~1 .lut_mask = 64'hCCDDDDDDDDCCCCFF;
defparam \sevenSegmentLed|digitsOutReg_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N1
dffeas \sevenSegmentLed|digitsOutReg_3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3[1] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_3~2 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_3~2_combout  = ( \RESET_N~input_o  & ( \numVisibleReg~q  & ( (!numReg[15] & (!numReg[12] & (numReg[13] & !numReg[14]))) # (numReg[15] & (numReg[14] & ((!numReg[12]) # (numReg[13])))) ) ) ) # ( !\RESET_N~input_o  & ( 
// \numVisibleReg~q  ) ) # ( \RESET_N~input_o  & ( !\numVisibleReg~q  ) ) # ( !\RESET_N~input_o  & ( !\numVisibleReg~q  ) )

	.dataa(!numReg[12]),
	.datab(!numReg[13]),
	.datac(!numReg[15]),
	.datad(!numReg[14]),
	.datae(!\RESET_N~input_o ),
	.dataf(!\numVisibleReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3~2 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_3~2 .lut_mask = 64'hFFFFFFFFFFFF200B;
defparam \sevenSegmentLed|digitsOutReg_3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N19
dffeas \sevenSegmentLed|digitsOutReg_3[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3[2] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_3~3 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_3~3_combout  = ( numReg[15] & ( numReg[12] & ( (!\numVisibleReg~q ) # ((numReg[14] & numReg[13])) ) ) ) # ( !numReg[15] & ( numReg[12] & ( (!\numVisibleReg~q ) # (!numReg[14] $ (numReg[13])) ) ) ) # ( numReg[15] & ( 
// !numReg[12] & ( (!\numVisibleReg~q ) # ((!numReg[14] & numReg[13])) ) ) ) # ( !numReg[15] & ( !numReg[12] & ( (!\numVisibleReg~q ) # ((numReg[14] & !numReg[13])) ) ) )

	.dataa(!numReg[14]),
	.datab(!\numVisibleReg~q ),
	.datac(gnd),
	.datad(!numReg[13]),
	.datae(!numReg[15]),
	.dataf(!numReg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3~3 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_3~3 .lut_mask = 64'hDDCCCCEEEEDDCCDD;
defparam \sevenSegmentLed|digitsOutReg_3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N7
dffeas \sevenSegmentLed|digitsOutReg_3[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3[3] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_3[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N6
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_3~4 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_3~4_combout  = ( numReg[12] & ( numReg[15] & ( (!\RESET_N~input_o ) # ((!\numVisibleReg~q ) # ((!numReg[14] & !numReg[13]))) ) ) ) # ( !numReg[12] & ( numReg[15] & ( (!\RESET_N~input_o ) # (!\numVisibleReg~q ) ) ) ) # ( 
// numReg[12] & ( !numReg[15] ) ) # ( !numReg[12] & ( !numReg[15] & ( (!\RESET_N~input_o ) # ((!\numVisibleReg~q ) # ((numReg[14] & !numReg[13]))) ) ) )

	.dataa(!numReg[14]),
	.datab(!\RESET_N~input_o ),
	.datac(!\numVisibleReg~q ),
	.datad(!numReg[13]),
	.datae(!numReg[12]),
	.dataf(!numReg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3~4 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_3~4 .lut_mask = 64'hFDFCFFFFFCFCFEFC;
defparam \sevenSegmentLed|digitsOutReg_3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N7
dffeas \sevenSegmentLed|digitsOutReg_3[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3[4] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_3[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N24
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_3~5 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_3~5_combout  = ( numReg[12] & ( numReg[15] & ( (!\RESET_N~input_o ) # ((!\numVisibleReg~q ) # ((numReg[14] & !numReg[13]))) ) ) ) # ( !numReg[12] & ( numReg[15] & ( (!\RESET_N~input_o ) # (!\numVisibleReg~q ) ) ) ) # ( 
// numReg[12] & ( !numReg[15] & ( (!numReg[14]) # ((!\RESET_N~input_o ) # (!\numVisibleReg~q )) ) ) ) # ( !numReg[12] & ( !numReg[15] & ( (!\RESET_N~input_o ) # ((!\numVisibleReg~q ) # ((!numReg[14] & numReg[13]))) ) ) )

	.dataa(!numReg[14]),
	.datab(!\RESET_N~input_o ),
	.datac(!\numVisibleReg~q ),
	.datad(!numReg[13]),
	.datae(!numReg[12]),
	.dataf(!numReg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3~5 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_3~5 .lut_mask = 64'hFCFEFEFEFCFCFDFC;
defparam \sevenSegmentLed|digitsOutReg_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N25
dffeas \sevenSegmentLed|digitsOutReg_3[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3[5] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_3[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N30
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_3~6 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_3~6_combout  = ( numReg[12] & ( numReg[15] & ( (!\RESET_N~input_o ) # (!\numVisibleReg~q ) ) ) ) # ( !numReg[12] & ( numReg[15] & ( (!\RESET_N~input_o ) # ((!\numVisibleReg~q ) # ((numReg[14] & !numReg[13]))) ) ) ) # ( 
// numReg[12] & ( !numReg[15] & ( (!\RESET_N~input_o ) # ((!\numVisibleReg~q ) # (!numReg[14] $ (numReg[13]))) ) ) ) # ( !numReg[12] & ( !numReg[15] & ( (!\RESET_N~input_o ) # ((!\numVisibleReg~q ) # ((!numReg[14] & !numReg[13]))) ) ) )

	.dataa(!numReg[14]),
	.datab(!\RESET_N~input_o ),
	.datac(!\numVisibleReg~q ),
	.datad(!numReg[13]),
	.datae(!numReg[12]),
	.dataf(!numReg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3~6 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_3~6 .lut_mask = 64'hFEFCFEFDFDFCFCFC;
defparam \sevenSegmentLed|digitsOutReg_3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N31
dffeas \sevenSegmentLed|digitsOutReg_3[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_3[6] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \debugAccessTester|latestOffsetReg[18]~feeder (
// Equation(s):
// \debugAccessTester|latestOffsetReg[18]~feeder_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [50] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|latestOffsetReg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[18]~feeder .extended_lut = "off";
defparam \debugAccessTester|latestOffsetReg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debugAccessTester|latestOffsetReg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N37
dffeas \debugAccessTester|latestOffsetReg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|latestOffsetReg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[18] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \debugAccessTester|Add0~65 (
// Equation(s):
// \debugAccessTester|Add0~65_sumout  = SUM(( \debugAccessTester|counterReg [16] ) + ( GND ) + ( \debugAccessTester|Add0~54  ))
// \debugAccessTester|Add0~66  = CARRY(( \debugAccessTester|counterReg [16] ) + ( GND ) + ( \debugAccessTester|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~65_sumout ),
	.cout(\debugAccessTester|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~65 .extended_lut = "off";
defparam \debugAccessTester|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debugAccessTester|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \debugAccessTester|counterReg~17 (
// Equation(s):
// \debugAccessTester|counterReg~17_combout  = ( \debugAccessTester|Add0~65_sumout  & ( ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16]) ) ) # ( !\debugAccessTester|Add0~65_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [56]) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~17 .extended_lut = "off";
defparam \debugAccessTester|counterReg~17 .lut_mask = 64'h0D0D0D0D2F2F2F2F;
defparam \debugAccessTester|counterReg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N53
dffeas \debugAccessTester|counterReg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[16] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \debugAccessTester|Add0~77 (
// Equation(s):
// \debugAccessTester|Add0~77_sumout  = SUM(( \debugAccessTester|counterReg [17] ) + ( GND ) + ( \debugAccessTester|Add0~66  ))
// \debugAccessTester|Add0~78  = CARRY(( \debugAccessTester|counterReg [17] ) + ( GND ) + ( \debugAccessTester|Add0~66  ))

	.dataa(!\debugAccessTester|counterReg [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~77_sumout ),
	.cout(\debugAccessTester|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~77 .extended_lut = "off";
defparam \debugAccessTester|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \debugAccessTester|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \debugAccessTester|counterReg~20 (
// Equation(s):
// \debugAccessTester|counterReg~20_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17] & ( ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # (\debugAccessTester|Add0~77_sumout )) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & \debugAccessTester|Add0~77_sumout )) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datac(!\debugAccessTester|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~20 .extended_lut = "off";
defparam \debugAccessTester|counterReg~20 .lut_mask = 64'h02020202DFDFDFDF;
defparam \debugAccessTester|counterReg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N56
dffeas \debugAccessTester|counterReg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[17] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \debugAccessTester|Add0~73 (
// Equation(s):
// \debugAccessTester|Add0~73_sumout  = SUM(( \debugAccessTester|counterReg [18] ) + ( GND ) + ( \debugAccessTester|Add0~78  ))
// \debugAccessTester|Add0~74  = CARRY(( \debugAccessTester|counterReg [18] ) + ( GND ) + ( \debugAccessTester|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~73_sumout ),
	.cout(\debugAccessTester|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~73 .extended_lut = "off";
defparam \debugAccessTester|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debugAccessTester|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N21
cyclonev_lcell_comb \debugAccessTester|counterReg~19 (
// Equation(s):
// \debugAccessTester|counterReg~19_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18] ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [57] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18]))) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & 
// (\debugAccessTester|Add0~73_sumout )) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(gnd),
	.datac(!\debugAccessTester|Add0~73_sumout ),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~19 .extended_lut = "off";
defparam \debugAccessTester|counterReg~19 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \debugAccessTester|counterReg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N23
dffeas \debugAccessTester|counterReg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[18] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N54
cyclonev_lcell_comb \_GEN_13[18]~18 (
// Equation(s):
// \_GEN_13[18]~18_combout  = ( \debugAccessTester|counterReg [18] & ( (!\numReg[23]~0_combout  & (((\numReg[23]~1_combout )))) # (\numReg[23]~0_combout  & ((!\numReg[23]~1_combout  & ((\debugAccessTester|latestOffsetReg [18]))) # (\numReg[23]~1_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~q )))) ) ) # ( !\debugAccessTester|counterReg [18] & ( 
// (\numReg[23]~0_combout  & ((!\numReg[23]~1_combout  & ((\debugAccessTester|latestOffsetReg [18]))) # (\numReg[23]~1_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~q )))) ) )

	.dataa(!\numReg[23]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][18]~q ),
	.datac(!\numReg[23]~1_combout ),
	.datad(!\debugAccessTester|latestOffsetReg [18]),
	.datae(gnd),
	.dataf(!\debugAccessTester|counterReg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[18]~18 .extended_lut = "off";
defparam \_GEN_13[18]~18 .lut_mask = 64'h015101510B5B0B5B;
defparam \_GEN_13[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N36
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( counter[32] ) + ( GND ) + ( \Add0~54  ))
// \Add0~66  = CARRY(( counter[32] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N38
dffeas \counter[32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[32]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[32] .is_wysiwyg = "true";
defparam \counter[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N39
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( counter[33] ) + ( GND ) + ( \Add0~66  ))
// \Add0~78  = CARRY(( counter[33] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N41
dffeas \counter[33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[33]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[33] .is_wysiwyg = "true";
defparam \counter[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N42
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( counter[34] ) + ( GND ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( counter[34] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(!counter[34]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N44
dffeas \counter[34] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[34]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[34] .is_wysiwyg = "true";
defparam \counter[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N56
dffeas \numReg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[18]~18_combout ),
	.asdata(counter[34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[18] .is_wysiwyg = "true";
defparam \numReg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N52
dffeas \debugAccessTester|latestOffsetReg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[16] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N15
cyclonev_lcell_comb \_GEN_13[16]~16 (
// Equation(s):
// \_GEN_13[16]~16_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q  & ( 
// \numReg[23]~0_combout  & ( (\numReg[23]~1_combout ) # (\debugAccessTester|latestOffsetReg [16]) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q  & ( \numReg[23]~0_combout  & ( 
// (\debugAccessTester|latestOffsetReg [16] & !\numReg[23]~1_combout ) ) ) ) # ( \a
// uto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q  & ( !\numReg[23]~0_combout  & ( 
// (\debugAccessTester|counterReg [16] & \numReg[23]~1_combout ) ) ) ) # ( !\auto_h
// ub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q  & ( !\numReg[23]~0_combout  & ( 
// (\debugAccessTester|counterReg [16] & \numReg[23]~1_combout ) ) ) )

	.dataa(!\debugAccessTester|latestOffsetReg [16]),
	.datab(!\debugAccessTester|counterReg [16]),
	.datac(gnd),
	.datad(!\numReg[23]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][16]~q ),
	.dataf(!\numReg[23]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[16]~16 .extended_lut = "off";
defparam \_GEN_13[16]~16 .lut_mask = 64'h00330033550055FF;
defparam \_GEN_13[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \numReg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[16]~16_combout ),
	.asdata(counter[32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[16] .is_wysiwyg = "true";
defparam \numReg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \debugAccessTester|latestOffsetReg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[19] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N27
cyclonev_lcell_comb \debugAccessTester|Add0~69 (
// Equation(s):
// \debugAccessTester|Add0~69_sumout  = SUM(( \debugAccessTester|counterReg [19] ) + ( GND ) + ( \debugAccessTester|Add0~74  ))
// \debugAccessTester|Add0~70  = CARRY(( \debugAccessTester|counterReg [19] ) + ( GND ) + ( \debugAccessTester|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~69_sumout ),
	.cout(\debugAccessTester|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~69 .extended_lut = "off";
defparam \debugAccessTester|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debugAccessTester|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N57
cyclonev_lcell_comb \debugAccessTester|counterReg~18 (
// Equation(s):
// \debugAccessTester|counterReg~18_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] & ( ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # (\debugAccessTester|Add0~69_sumout )) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]) ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19] & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57] & 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & \debugAccessTester|Add0~69_sumout )) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datac(!\debugAccessTester|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~18 .extended_lut = "off";
defparam \debugAccessTester|counterReg~18 .lut_mask = 64'h02020202DFDFDFDF;
defparam \debugAccessTester|counterReg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N59
dffeas \debugAccessTester|counterReg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[19] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \_GEN_13[19]~17 (
// Equation(s):
// \_GEN_13[19]~17_combout  = ( \debugAccessTester|latestOffsetReg [19] & ( \debugAccessTester|counterReg [19] & ( (!\numReg[23]~1_combout  & ((\numReg[23]~0_combout ))) # (\numReg[23]~1_combout  & ((!\numReg[23]~0_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q ))) ) ) ) # ( !\debugAccessTester|latestOffsetReg 
// [19] & ( \debugAccessTester|counterReg [19] & ( (\numReg[23]~1_combout  & ((!\numReg[23]~0_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q ))) ) ) ) # ( \debugAccessTester|latestOffsetReg 
// [19] & ( !\debugAccessTester|counterReg [19] & ( (\numReg[23]~0_combout  & ((!\numReg[23]~1_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q ))) ) ) ) # ( !\debugAccessTester|latestOffsetReg 
// [19] & ( !\debugAccessTester|counterReg [19] & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q  & 
// (\numReg[23]~1_combout  & \numReg[23]~0_combout )) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][19]~q ),
	.datab(!\numReg[23]~1_combout ),
	.datac(!\numReg[23]~0_combout ),
	.datad(gnd),
	.datae(!\debugAccessTester|latestOffsetReg [19]),
	.dataf(!\debugAccessTester|counterReg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[19]~17 .extended_lut = "off";
defparam \_GEN_13[19]~17 .lut_mask = 64'h01010D0D31313D3D;
defparam \_GEN_13[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N45
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( counter[35] ) + ( GND ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( counter[35] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N47
dffeas \counter[35] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[35]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[35] .is_wysiwyg = "true";
defparam \counter[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N20
dffeas \numReg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[19]~17_combout ),
	.asdata(counter[35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[19] .is_wysiwyg = "true";
defparam \numReg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N52
dffeas \debugAccessTester|latestOffsetReg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [49]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[17] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \_GEN_13[17]~19 (
// Equation(s):
// \_GEN_13[17]~19_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q  & ( \SW[1]~input_o  & ( 
// (!\Equal0~3_combout ) # ((!\SW[0]~input_o  & ((\debugAccessTester|counterReg [17]))) # (\SW[0]~input_o  & (\debugAccessTester|latestOffsetReg [17]))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q  & ( \SW[1]~input_o  & ( (!\Equal0~3_combout ) # 
// ((!\SW[0]~input_o  & ((\debugAccessTester|counterReg [17]))) # (\SW[0]~input_o  & (\debugAccessTester|latestOffsetReg [17]))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q  & ( !\SW[1]~input_o  & ( (!\Equal0~3_combout ) # 
// ((\SW[0]~input_o ) # (\debugAccessTester|latestOffsetReg [17])) ) ) ) # ( !\auto
// _hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q  & ( !\SW[1]~input_o  & ( (!\Equal0~3_combout ) # 
// ((\debugAccessTester|latestOffsetReg [17] & !\SW[0]~input_o )) ) ) )

	.dataa(!\Equal0~3_combout ),
	.datab(!\debugAccessTester|latestOffsetReg [17]),
	.datac(!\SW[0]~input_o ),
	.datad(!\debugAccessTester|counterReg [17]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][17]~q ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[17]~19 .extended_lut = "off";
defparam \_GEN_13[17]~19 .lut_mask = 64'hBABABFBFABFBABFB;
defparam \_GEN_13[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N14
dffeas \numReg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[17]~19_combout ),
	.asdata(counter[33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[17] .is_wysiwyg = "true";
defparam \numReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_4~0 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_4~0_combout  = ( numReg[19] & ( numReg[17] & ( (!\numVisibleReg~q ) # ((!numReg[18] & numReg[16])) ) ) ) # ( !numReg[19] & ( numReg[17] & ( !\numVisibleReg~q  ) ) ) # ( numReg[19] & ( !numReg[17] & ( (!\numVisibleReg~q ) # 
// ((numReg[18] & numReg[16])) ) ) ) # ( !numReg[19] & ( !numReg[17] & ( (!\numVisibleReg~q ) # (!numReg[18] $ (!numReg[16])) ) ) )

	.dataa(!numReg[18]),
	.datab(!numReg[16]),
	.datac(!\numVisibleReg~q ),
	.datad(gnd),
	.datae(!numReg[19]),
	.dataf(!numReg[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4~0 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_4~0 .lut_mask = 64'hF6F6F1F1F0F0F2F2;
defparam \sevenSegmentLed|digitsOutReg_4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \sevenSegmentLed|digitsOutReg_4[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4[0] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_4[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_4~1 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_4~1_combout  = ( numReg[19] & ( numReg[17] & ( ((!\numVisibleReg~q ) # (numReg[16])) # (numReg[18]) ) ) ) # ( !numReg[19] & ( numReg[17] & ( (!\numVisibleReg~q ) # ((numReg[18] & !numReg[16])) ) ) ) # ( numReg[19] & ( 
// !numReg[17] & ( (!\numVisibleReg~q ) # ((numReg[18] & !numReg[16])) ) ) ) # ( !numReg[19] & ( !numReg[17] & ( (!\numVisibleReg~q ) # ((numReg[18] & numReg[16])) ) ) )

	.dataa(!numReg[18]),
	.datab(!numReg[16]),
	.datac(!\numVisibleReg~q ),
	.datad(gnd),
	.datae(!numReg[19]),
	.dataf(!numReg[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4~1 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_4~1 .lut_mask = 64'hF1F1F4F4F4F4F7F7;
defparam \sevenSegmentLed|digitsOutReg_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \sevenSegmentLed|digitsOutReg_4[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4[1] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_4[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_4~2 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_4~2_combout  = ( \numVisibleReg~q  & ( numReg[16] & ( (!\RESET_N~input_o ) # ((numReg[18] & (numReg[17] & numReg[19]))) ) ) ) # ( !\numVisibleReg~q  & ( numReg[16] ) ) # ( \numVisibleReg~q  & ( !numReg[16] & ( 
// (!\RESET_N~input_o ) # ((!numReg[18] & (numReg[17] & !numReg[19])) # (numReg[18] & ((numReg[19])))) ) ) ) # ( !\numVisibleReg~q  & ( !numReg[16] ) )

	.dataa(!numReg[18]),
	.datab(!numReg[17]),
	.datac(!numReg[19]),
	.datad(!\RESET_N~input_o ),
	.datae(!\numVisibleReg~q ),
	.dataf(!numReg[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4~2 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_4~2 .lut_mask = 64'hFFFFFF25FFFFFF01;
defparam \sevenSegmentLed|digitsOutReg_4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \sevenSegmentLed|digitsOutReg_4[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4[2] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_4[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_4~3 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_4~3_combout  = ( numReg[19] & ( numReg[17] & ( (!\numVisibleReg~q ) # (!numReg[18] $ (numReg[16])) ) ) ) # ( !numReg[19] & ( numReg[17] & ( (!\numVisibleReg~q ) # ((numReg[18] & numReg[16])) ) ) ) # ( numReg[19] & ( 
// !numReg[17] & ( !\numVisibleReg~q  ) ) ) # ( !numReg[19] & ( !numReg[17] & ( (!\numVisibleReg~q ) # (!numReg[18] $ (!numReg[16])) ) ) )

	.dataa(!numReg[18]),
	.datab(!numReg[16]),
	.datac(!\numVisibleReg~q ),
	.datad(gnd),
	.datae(!numReg[19]),
	.dataf(!numReg[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4~3 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_4~3 .lut_mask = 64'hF6F6F0F0F1F1F9F9;
defparam \sevenSegmentLed|digitsOutReg_4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \sevenSegmentLed|digitsOutReg_4[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4[3] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_4[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_4~4 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_4~4_combout  = ( \numVisibleReg~q  & ( numReg[16] & ( (!numReg[19]) # ((!\RESET_N~input_o ) # ((!numReg[18] & !numReg[17]))) ) ) ) # ( !\numVisibleReg~q  & ( numReg[16] ) ) # ( \numVisibleReg~q  & ( !numReg[16] & ( 
// (!\RESET_N~input_o ) # ((numReg[18] & (!numReg[17] & !numReg[19]))) ) ) ) # ( !\numVisibleReg~q  & ( !numReg[16] ) )

	.dataa(!numReg[18]),
	.datab(!numReg[17]),
	.datac(!numReg[19]),
	.datad(!\RESET_N~input_o ),
	.datae(!\numVisibleReg~q ),
	.dataf(!numReg[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4~4 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_4~4 .lut_mask = 64'hFFFFFF40FFFFFFF8;
defparam \sevenSegmentLed|digitsOutReg_4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N31
dffeas \sevenSegmentLed|digitsOutReg_4[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4[4] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_4[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_4~5 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_4~5_combout  = ( \numVisibleReg~q  & ( numReg[16] & ( (!\RESET_N~input_o ) # ((!numReg[18] & ((!numReg[19]))) # (numReg[18] & (!numReg[17] & numReg[19]))) ) ) ) # ( !\numVisibleReg~q  & ( numReg[16] ) ) # ( \numVisibleReg~q  
// & ( !numReg[16] & ( (!\RESET_N~input_o ) # ((!numReg[18] & (numReg[17] & !numReg[19]))) ) ) ) # ( !\numVisibleReg~q  & ( !numReg[16] ) )

	.dataa(!numReg[18]),
	.datab(!numReg[17]),
	.datac(!numReg[19]),
	.datad(!\RESET_N~input_o ),
	.datae(!\numVisibleReg~q ),
	.dataf(!numReg[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4~5 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_4~5 .lut_mask = 64'hFFFFFF20FFFFFFA4;
defparam \sevenSegmentLed|digitsOutReg_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N49
dffeas \sevenSegmentLed|digitsOutReg_4[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4[5] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_4[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_4~6 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_4~6_combout  = ( \numVisibleReg~q  & ( numReg[16] & ( (!\RESET_N~input_o ) # ((!numReg[19] & (!numReg[18] $ (numReg[17])))) ) ) ) # ( !\numVisibleReg~q  & ( numReg[16] ) ) # ( \numVisibleReg~q  & ( !numReg[16] & ( 
// (!\RESET_N~input_o ) # ((!numReg[17] & (!numReg[18] $ (numReg[19])))) ) ) ) # ( !\numVisibleReg~q  & ( !numReg[16] ) )

	.dataa(!numReg[18]),
	.datab(!numReg[17]),
	.datac(!numReg[19]),
	.datad(!\RESET_N~input_o ),
	.datae(!\numVisibleReg~q ),
	.dataf(!numReg[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4~6 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_4~6 .lut_mask = 64'hFFFFFF84FFFFFF90;
defparam \sevenSegmentLed|digitsOutReg_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \sevenSegmentLed|digitsOutReg_4[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_4[6] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_4[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \debugAccessTester|Add0~85 (
// Equation(s):
// \debugAccessTester|Add0~85_sumout  = SUM(( \debugAccessTester|counterReg [20] ) + ( GND ) + ( \debugAccessTester|Add0~70  ))
// \debugAccessTester|Add0~86  = CARRY(( \debugAccessTester|counterReg [20] ) + ( GND ) + ( \debugAccessTester|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~85_sumout ),
	.cout(\debugAccessTester|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~85 .extended_lut = "off";
defparam \debugAccessTester|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debugAccessTester|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N27
cyclonev_lcell_comb \debugAccessTester|counterReg~22 (
// Equation(s):
// \debugAccessTester|counterReg~22_combout  = ( \debugAccessTester|Add0~85_sumout  & ( ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20]) ) ) # ( !\debugAccessTester|Add0~85_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [56]) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(gnd),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~22 .extended_lut = "off";
defparam \debugAccessTester|counterReg~22 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \debugAccessTester|counterReg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \debugAccessTester|counterReg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debugAccessTester|counterReg~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[20] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \debugAccessTester|Add0~89 (
// Equation(s):
// \debugAccessTester|Add0~89_sumout  = SUM(( \debugAccessTester|counterReg [21] ) + ( GND ) + ( \debugAccessTester|Add0~86  ))
// \debugAccessTester|Add0~90  = CARRY(( \debugAccessTester|counterReg [21] ) + ( GND ) + ( \debugAccessTester|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debugAccessTester|counterReg [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~89_sumout ),
	.cout(\debugAccessTester|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~89 .extended_lut = "off";
defparam \debugAccessTester|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debugAccessTester|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N48
cyclonev_lcell_comb \debugAccessTester|counterReg~23 (
// Equation(s):
// \debugAccessTester|counterReg~23_combout  = ( \debugAccessTester|Add0~89_sumout  & ( ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]) ) ) # ( !\debugAccessTester|Add0~89_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [56]) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datad(gnd),
	.datae(!\debugAccessTester|Add0~89_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~23 .extended_lut = "off";
defparam \debugAccessTester|counterReg~23 .lut_mask = 64'h2323737323237373;
defparam \debugAccessTester|counterReg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N50
dffeas \debugAccessTester|counterReg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[21] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \debugAccessTester|Add0~93 (
// Equation(s):
// \debugAccessTester|Add0~93_sumout  = SUM(( \debugAccessTester|counterReg [22] ) + ( GND ) + ( \debugAccessTester|Add0~90  ))
// \debugAccessTester|Add0~94  = CARRY(( \debugAccessTester|counterReg [22] ) + ( GND ) + ( \debugAccessTester|Add0~90  ))

	.dataa(gnd),
	.datab(!\debugAccessTester|counterReg [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~93_sumout ),
	.cout(\debugAccessTester|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~93 .extended_lut = "off";
defparam \debugAccessTester|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \debugAccessTester|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N12
cyclonev_lcell_comb \debugAccessTester|counterReg~24 (
// Equation(s):
// \debugAccessTester|counterReg~24_combout  = ( \debugAccessTester|Add0~93_sumout  & ( ((\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57])) # 
// (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22]) ) ) # ( !\debugAccessTester|Add0~93_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22] & ((!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b 
// [56]) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]))) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.datac(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debugAccessTester|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~24 .extended_lut = "off";
defparam \debugAccessTester|counterReg~24 .lut_mask = 64'h2323232373737373;
defparam \debugAccessTester|counterReg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N14
dffeas \debugAccessTester|counterReg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debugAccessTester|counterReg~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[22] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N10
dffeas \debugAccessTester|latestOffsetReg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[22] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N48
cyclonev_lcell_comb \_GEN_13[22]~23 (
// Equation(s):
// \_GEN_13[22]~23_combout  = ( \numReg[23]~1_combout  & ( (!\numReg[23]~0_combout  & (\debugAccessTester|counterReg [22])) # (\numReg[23]~0_combout  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22]~q ))) ) ) # ( !\numReg[23]~1_combout  & ( 
// (\numReg[23]~0_combout  & \debugAccessTester|latestOffsetReg [22]) ) )

	.dataa(!\numReg[23]~0_combout ),
	.datab(!\debugAccessTester|counterReg [22]),
	.datac(!\debugAccessTester|latestOffsetReg [22]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][22]~q ),
	.datae(gnd),
	.dataf(!\numReg[23]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[22]~23 .extended_lut = "off";
defparam \_GEN_13[22]~23 .lut_mask = 64'h0505050522772277;
defparam \_GEN_13[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N48
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( counter[36] ) + ( GND ) + ( \Add0~70  ))
// \Add0~86  = CARRY(( counter[36] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N50
dffeas \counter[36] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[36]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[36] .is_wysiwyg = "true";
defparam \counter[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N51
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( counter[37] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( counter[37] ) + ( GND ) + ( \Add0~86  ))

	.dataa(!counter[37]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N53
dffeas \counter[37] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[37]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[37] .is_wysiwyg = "true";
defparam \counter[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N54
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( counter[38] ) + ( GND ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( counter[38] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[38]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N56
dffeas \counter[38] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[38]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[38] .is_wysiwyg = "true";
defparam \counter[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N50
dffeas \numReg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[22]~23_combout ),
	.asdata(counter[38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[22] .is_wysiwyg = "true";
defparam \numReg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N4
dffeas \debugAccessTester|latestOffsetReg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[21] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N24
cyclonev_lcell_comb \_GEN_13[21]~22 (
// Equation(s):
// \_GEN_13[21]~22_combout  = ( \numReg[23]~1_combout  & ( (!\numReg[23]~0_combout  & (\debugAccessTester|counterReg [21])) # (\numReg[23]~0_combout  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21]~q ))) ) ) # ( !\numReg[23]~1_combout  & ( 
// (\debugAccessTester|latestOffsetReg [21] & \numReg[23]~0_combout ) ) )

	.dataa(!\debugAccessTester|counterReg [21]),
	.datab(!\debugAccessTester|latestOffsetReg [21]),
	.datac(!\numReg[23]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][21]~q ),
	.datae(!\numReg[23]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[21]~22 .extended_lut = "off";
defparam \_GEN_13[21]~22 .lut_mask = 64'h0303505F0303505F;
defparam \_GEN_13[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N26
dffeas \numReg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[21]~22_combout ),
	.asdata(counter[37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[21] .is_wysiwyg = "true";
defparam \numReg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N40
dffeas \debugAccessTester|latestOffsetReg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[20] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \_GEN_13[20]~21 (
// Equation(s):
// \_GEN_13[20]~21_combout  = ( \debugAccessTester|latestOffsetReg [20] & ( \SW[0]~input_o  & ( ((!\Equal0~3_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~q )) # (\SW[1]~input_o ) ) ) ) # ( 
// !\debugAccessTester|latestOffsetReg [20] & ( \SW[0]~input_o  & ( (!\Equal0~3_combout ) # ((!\SW[1]~input_o  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~q )) ) ) ) # ( \debugAccessTester|latestOffsetReg [20] 
// & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o ) # ((!\Equal0~3_combout ) # (\debugAccessTester|counterReg [20])) ) ) ) # ( !\debugAccessTester|latestOffsetReg [20] & ( !\SW[0]~input_o  & ( (!\Equal0~3_combout ) # ((\SW[1]~input_o  & 
// \debugAccessTester|counterReg [20])) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][20]~q ),
	.datac(!\Equal0~3_combout ),
	.datad(!\debugAccessTester|counterReg [20]),
	.datae(!\debugAccessTester|latestOffsetReg [20]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[20]~21 .extended_lut = "off";
defparam \_GEN_13[20]~21 .lut_mask = 64'hF0F5FAFFF2F2F7F7;
defparam \_GEN_13[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N44
dffeas \numReg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[20]~21_combout ),
	.asdata(counter[36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[20] .is_wysiwyg = "true";
defparam \numReg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N37
dffeas \debugAccessTester|latestOffsetReg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|latestOffsetReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|latestOffsetReg[23] .is_wysiwyg = "true";
defparam \debugAccessTester|latestOffsetReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N39
cyclonev_lcell_comb \debugAccessTester|Add0~81 (
// Equation(s):
// \debugAccessTester|Add0~81_sumout  = SUM(( \debugAccessTester|counterReg [23] ) + ( GND ) + ( \debugAccessTester|Add0~94  ))

	.dataa(!\debugAccessTester|counterReg [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debugAccessTester|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debugAccessTester|Add0~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|Add0~81 .extended_lut = "off";
defparam \debugAccessTester|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \debugAccessTester|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N45
cyclonev_lcell_comb \debugAccessTester|counterReg~21 (
// Equation(s):
// \debugAccessTester|counterReg~21_combout  = ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] & ( \debugAccessTester|Add0~81_sumout  ) ) # ( !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] & ( 
// \debugAccessTester|Add0~81_sumout  & ( (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56] & !\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]) ) ) ) # ( \vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23] 
// & ( !\debugAccessTester|Add0~81_sumout  & ( (!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]) # (\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]) ) ) )

	.dataa(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [56]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [57]),
	.datae(!\vjtagToDatQueue|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.dataf(!\debugAccessTester|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debugAccessTester|counterReg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debugAccessTester|counterReg~21 .extended_lut = "off";
defparam \debugAccessTester|counterReg~21 .lut_mask = 64'h0000AAFF5500FFFF;
defparam \debugAccessTester|counterReg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N47
dffeas \debugAccessTester|counterReg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debugAccessTester|counterReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\debugAccessTester|counterReg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debugAccessTester|counterReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debugAccessTester|counterReg[23] .is_wysiwyg = "true";
defparam \debugAccessTester|counterReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N54
cyclonev_lcell_comb \_GEN_13[23]~20 (
// Equation(s):
// \_GEN_13[23]~20_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q  & ( 
// \debugAccessTester|counterReg [23] & ( ((\numReg[23]~0_combout  & \debugAccessTester|latestOffsetReg [23])) # (\numReg[23]~1_combout ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q  & ( \debugAccessTester|counterReg [23] & ( 
// (!\numReg[23]~0_combout  & (\numReg[23]~1_combout )) # (\numReg[23]~0_combout  & (!\numReg[23]~1_combout  & \debugAccessTester|latestOffsetReg [23])) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q  & ( !\debugAccessTester|counterReg [23] & ( 
// (\numReg[23]~0_combout  & ((\debugAccessTester|latestOffsetReg [23]) # (\numReg[23]~1_combout ))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q  & ( !\debugAccessTester|counterReg [23] & ( 
// (\numReg[23]~0_combout  & (!\numReg[23]~1_combout  & \debugAccessTester|latestOffsetReg [23])) ) ) )

	.dataa(!\numReg[23]~0_combout ),
	.datab(!\numReg[23]~1_combout ),
	.datac(!\debugAccessTester|latestOffsetReg [23]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][23]~q ),
	.dataf(!\debugAccessTester|counterReg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_13[23]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_13[23]~20 .extended_lut = "off";
defparam \_GEN_13[23]~20 .lut_mask = 64'h0404151526263737;
defparam \_GEN_13[23]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N57
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( counter[39] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[39]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N59
dffeas \counter[39] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[39]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[39] .is_wysiwyg = "true";
defparam \counter[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N56
dffeas \numReg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_13[23]~20_combout ),
	.asdata(counter[39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(\Equal3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(numReg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \numReg[23] .is_wysiwyg = "true";
defparam \numReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_5~0 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_5~0_combout  = ( numReg[20] & ( numReg[23] & ( (!\numVisibleReg~q ) # (!numReg[22] $ (!numReg[21])) ) ) ) # ( !numReg[20] & ( numReg[23] & ( !\numVisibleReg~q  ) ) ) # ( numReg[20] & ( !numReg[23] & ( (!\numVisibleReg~q ) # 
// ((!numReg[22] & !numReg[21])) ) ) ) # ( !numReg[20] & ( !numReg[23] & ( (!\numVisibleReg~q ) # ((numReg[22] & !numReg[21])) ) ) )

	.dataa(!numReg[22]),
	.datab(!numReg[21]),
	.datac(!\numVisibleReg~q ),
	.datad(gnd),
	.datae(!numReg[20]),
	.dataf(!numReg[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5~0 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_5~0 .lut_mask = 64'hF4F4F8F8F0F0F6F6;
defparam \sevenSegmentLed|digitsOutReg_5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N55
dffeas \sevenSegmentLed|digitsOutReg_5[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5[0] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_5[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_5~1 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_5~1_combout  = ( numReg[20] & ( numReg[23] & ( (!\numVisibleReg~q ) # (numReg[21]) ) ) ) # ( !numReg[20] & ( numReg[23] & ( (!\numVisibleReg~q ) # (numReg[22]) ) ) ) # ( numReg[20] & ( !numReg[23] & ( (!\numVisibleReg~q ) # 
// ((numReg[22] & !numReg[21])) ) ) ) # ( !numReg[20] & ( !numReg[23] & ( (!\numVisibleReg~q ) # ((numReg[22] & numReg[21])) ) ) )

	.dataa(!numReg[22]),
	.datab(!numReg[21]),
	.datac(!\numVisibleReg~q ),
	.datad(gnd),
	.datae(!numReg[20]),
	.dataf(!numReg[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5~1 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_5~1 .lut_mask = 64'hF1F1F4F4F5F5F3F3;
defparam \sevenSegmentLed|digitsOutReg_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \sevenSegmentLed|digitsOutReg_5[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5[1] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_5[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_5~2 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_5~2_combout  = ( numReg[20] & ( numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((numReg[21] & numReg[23]))) ) ) ) # ( !numReg[20] & ( numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # (numReg[23])) 
// ) ) ) # ( numReg[20] & ( !numReg[22] & ( (!\numVisibleReg~q ) # (!\RESET_N~input_o ) ) ) ) # ( !numReg[20] & ( !numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((numReg[21] & !numReg[23]))) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!numReg[21]),
	.datac(!\RESET_N~input_o ),
	.datad(!numReg[23]),
	.datae(!numReg[20]),
	.dataf(!numReg[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5~2 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_5~2 .lut_mask = 64'hFBFAFAFAFAFFFAFB;
defparam \sevenSegmentLed|digitsOutReg_5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N49
dffeas \sevenSegmentLed|digitsOutReg_5[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5[2] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_5[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_5~3 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_5~3_combout  = ( numReg[20] & ( numReg[23] & ( (!\numVisibleReg~q ) # ((numReg[22] & numReg[21])) ) ) ) # ( !numReg[20] & ( numReg[23] & ( (!\numVisibleReg~q ) # ((!numReg[22] & numReg[21])) ) ) ) # ( numReg[20] & ( 
// !numReg[23] & ( (!\numVisibleReg~q ) # (!numReg[22] $ (numReg[21])) ) ) ) # ( !numReg[20] & ( !numReg[23] & ( (!\numVisibleReg~q ) # ((numReg[22] & !numReg[21])) ) ) )

	.dataa(!numReg[22]),
	.datab(!numReg[21]),
	.datac(!\numVisibleReg~q ),
	.datad(gnd),
	.datae(!numReg[20]),
	.dataf(!numReg[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5~3 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_5~3 .lut_mask = 64'hF4F4F9F9F2F2F1F1;
defparam \sevenSegmentLed|digitsOutReg_5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \sevenSegmentLed|digitsOutReg_5[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5[3] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_5[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_5~4 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_5~4_combout  = ( numReg[20] & ( numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # (!numReg[23])) ) ) ) # ( !numReg[20] & ( numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((!numReg[21] & 
// !numReg[23]))) ) ) ) # ( numReg[20] & ( !numReg[22] & ( (!\numVisibleReg~q ) # ((!numReg[21]) # ((!\RESET_N~input_o ) # (!numReg[23]))) ) ) ) # ( !numReg[20] & ( !numReg[22] & ( (!\numVisibleReg~q ) # (!\RESET_N~input_o ) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!numReg[21]),
	.datac(!\RESET_N~input_o ),
	.datad(!numReg[23]),
	.datae(!numReg[20]),
	.dataf(!numReg[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5~4 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_5~4 .lut_mask = 64'hFAFAFFFEFEFAFFFA;
defparam \sevenSegmentLed|digitsOutReg_5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \sevenSegmentLed|digitsOutReg_5[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5[4] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_5[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_5~5 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_5~5_combout  = ( numReg[20] & ( numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((!numReg[21] & numReg[23]))) ) ) ) # ( !numReg[20] & ( numReg[22] & ( (!\numVisibleReg~q ) # (!\RESET_N~input_o ) ) ) ) # ( 
// numReg[20] & ( !numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # (!numReg[23])) ) ) ) # ( !numReg[20] & ( !numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((numReg[21] & !numReg[23]))) ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!numReg[21]),
	.datac(!\RESET_N~input_o ),
	.datad(!numReg[23]),
	.datae(!numReg[20]),
	.dataf(!numReg[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5~5 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_5~5 .lut_mask = 64'hFBFAFFFAFAFAFAFE;
defparam \sevenSegmentLed|digitsOutReg_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N37
dffeas \sevenSegmentLed|digitsOutReg_5[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5[5] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_5[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \sevenSegmentLed|digitsOutReg_5~6 (
// Equation(s):
// \sevenSegmentLed|digitsOutReg_5~6_combout  = ( numReg[20] & ( numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((numReg[21] & !numReg[23]))) ) ) ) # ( !numReg[20] & ( numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((!numReg[21] 
// & numReg[23]))) ) ) ) # ( numReg[20] & ( !numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((!numReg[21] & !numReg[23]))) ) ) ) # ( !numReg[20] & ( !numReg[22] & ( (!\numVisibleReg~q ) # ((!\RESET_N~input_o ) # ((!numReg[21] & !numReg[23]))) 
// ) ) )

	.dataa(!\numVisibleReg~q ),
	.datab(!numReg[21]),
	.datac(!\RESET_N~input_o ),
	.datad(!numReg[23]),
	.datae(!numReg[20]),
	.dataf(!numReg[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevenSegmentLed|digitsOutReg_5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5~6 .extended_lut = "off";
defparam \sevenSegmentLed|digitsOutReg_5~6 .lut_mask = 64'hFEFAFEFAFAFEFBFA;
defparam \sevenSegmentLed|digitsOutReg_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N43
dffeas \sevenSegmentLed|digitsOutReg_5[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sevenSegmentLed|digitsOutReg_5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenSegmentLed|digitsOutReg_5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenSegmentLed|digitsOutReg_5[6] .is_wysiwyg = "true";
defparam \sevenSegmentLed|digitsOutReg_5[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N51
cyclonev_lcell_comb \ledArrayReg[1]~2 (
// Equation(s):
// \ledArrayReg[1]~2_combout  = ( \Equal0~1_combout  & ( (\Equal0~0_combout  & (\SW[0]~input_o  & !\SW[1]~input_o )) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[1]~2 .extended_lut = "off";
defparam \ledArrayReg[1]~2 .lut_mask = 64'h0000000005000500;
defparam \ledArrayReg[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \_GEN_14[0]~1 (
// Equation(s):
// \_GEN_14[0]~1_combout  = (\RESET_N~input_o  & (!\ledArrayReg[1]~2_combout  & !\Equal3~0_combout ))

	.dataa(gnd),
	.datab(!\RESET_N~input_o ),
	.datac(!\ledArrayReg[1]~2_combout ),
	.datad(!\Equal3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[0]~1 .extended_lut = "off";
defparam \_GEN_14[0]~1 .lut_mask = 64'h3000300030003000;
defparam \_GEN_14[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \Equal0~1_combout  & ( (\SW[1]~input_o  & (!\SW[0]~input_o  & \Equal0~0_combout )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000004040404;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N3
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \Equal0~1_combout  & ( (\SW[1]~input_o  & (\SW[0]~input_o  & \Equal0~0_combout )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000050005;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \ledArrayReg[1]~1 (
// Equation(s):
// \ledArrayReg[1]~1_combout  = ( \debugAccessTester|counterReg [2] & ( \debugAccessTester|counterReg [3] & ( (!\Equal1~0_combout  & (!\debugAccessTester|latestOffsetReg [3] & (\Equal0~2_combout  & !\debugAccessTester|latestOffsetReg [2]))) ) ) ) # ( 
// !\debugAccessTester|counterReg [2] & ( \debugAccessTester|counterReg [3] & ( (!\Equal1~0_combout  & (!\debugAccessTester|latestOffsetReg [3] & (\Equal0~2_combout  & !\debugAccessTester|latestOffsetReg [2]))) ) ) ) # ( \debugAccessTester|counterReg [2] & ( 
// !\debugAccessTester|counterReg [3] & ( (!\Equal1~0_combout  & (!\debugAccessTester|latestOffsetReg [3] & (\Equal0~2_combout  & !\debugAccessTester|latestOffsetReg [2]))) ) ) ) # ( !\debugAccessTester|counterReg [2] & ( !\debugAccessTester|counterReg [3] & 
// ( ((!\debugAccessTester|latestOffsetReg [3] & (\Equal0~2_combout  & !\debugAccessTester|latestOffsetReg [2]))) # (\Equal1~0_combout ) ) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\debugAccessTester|latestOffsetReg [3]),
	.datac(!\Equal0~2_combout ),
	.datad(!\debugAccessTester|latestOffsetReg [2]),
	.datae(!\debugAccessTester|counterReg [2]),
	.dataf(!\debugAccessTester|counterReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[1]~1 .extended_lut = "off";
defparam \ledArrayReg[1]~1 .lut_mask = 64'h5D55080008000800;
defparam \ledArrayReg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N57
cyclonev_lcell_comb \ledArrayReg[1]~3 (
// Equation(s):
// \ledArrayReg[1]~3_combout  = (!counter[23] & !counter[22])

	.dataa(!counter[23]),
	.datab(!counter[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[1]~3 .extended_lut = "off";
defparam \ledArrayReg[1]~3 .lut_mask = 64'h8888888888888888;
defparam \ledArrayReg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N39
cyclonev_lcell_comb \_GEN_14[0]~2 (
// Equation(s):
// \_GEN_14[0]~2_combout  = ( !counter[21] & ( !counter[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!counter[21]),
	.dataf(!counter[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[0]~2 .extended_lut = "off";
defparam \_GEN_14[0]~2 .lut_mask = 64'hFFFF000000000000;
defparam \_GEN_14[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N18
cyclonev_lcell_comb \_GEN_14[0]~3 (
// Equation(s):
// \_GEN_14[0]~3_combout  = ( \altera_internal_jtag~TCKUTAP  & ( \_GEN_14[0]~2_combout  & ( (\RESET_N~input_o  & (((\ledArrayReg[1]~3_combout  & \Equal3~0_combout )) # (\ledArrayReg[1]~2_combout ))) ) ) ) # ( !\altera_internal_jtag~TCKUTAP  & ( 
// \_GEN_14[0]~2_combout  & ( (\RESET_N~input_o  & (!\ledArrayReg[1]~2_combout  & (\ledArrayReg[1]~3_combout  & \Equal3~0_combout ))) ) ) ) # ( \altera_internal_jtag~TCKUTAP  & ( !\_GEN_14[0]~2_combout  & ( (\RESET_N~input_o  & \ledArrayReg[1]~2_combout ) ) 
// ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\ledArrayReg[1]~2_combout ),
	.datac(!\ledArrayReg[1]~3_combout ),
	.datad(!\Equal3~0_combout ),
	.datae(!\altera_internal_jtag~TCKUTAP ),
	.dataf(!\_GEN_14[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[0]~3 .extended_lut = "off";
defparam \_GEN_14[0]~3 .lut_mask = 64'h0000111100041115;
defparam \_GEN_14[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \ledArrayReg[1]~0 (
// Equation(s):
// \ledArrayReg[1]~0_combout  = ( \debugAccessTester|counterReg [2] & ( \debugAccessTester|counterReg [3] & ( (\SW[1]~input_o  & (\Equal0~1_combout  & \Equal0~0_combout )) ) ) ) # ( !\debugAccessTester|counterReg [2] & ( \debugAccessTester|counterReg [3] & ( 
// (\SW[1]~input_o  & (\Equal0~1_combout  & \Equal0~0_combout )) ) ) ) # ( \debugAccessTester|counterReg [2] & ( !\debugAccessTester|counterReg [3] & ( (\SW[1]~input_o  & (\Equal0~1_combout  & \Equal0~0_combout )) ) ) ) # ( !\debugAccessTester|counterReg [2] 
// & ( !\debugAccessTester|counterReg [3] & ( (\SW[1]~input_o  & (\Equal0~1_combout  & (\Equal0~0_combout  & \SW[0]~input_o ))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\debugAccessTester|counterReg [2]),
	.dataf(!\debugAccessTester|counterReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[1]~0 .extended_lut = "off";
defparam \ledArrayReg[1]~0 .lut_mask = 64'h0001010101010101;
defparam \ledArrayReg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N54
cyclonev_lcell_comb \_GEN_14[0]~0 (
// Equation(s):
// \_GEN_14[0]~0_combout  = ( \debugAccessTester|counterReg [0] & ( (!\debugAccessTester|latestOffsetReg [1] & (\ledArrayReg[1]~0_combout  & !\debugAccessTester|latestOffsetReg [0])) ) ) # ( !\debugAccessTester|counterReg [0] & ( (!\ledArrayReg[1]~0_combout  
// & (!\debugAccessTester|counterReg [1])) # (\ledArrayReg[1]~0_combout  & (((!\debugAccessTester|latestOffsetReg [1] & !\debugAccessTester|latestOffsetReg [0])))) ) )

	.dataa(!\debugAccessTester|counterReg [1]),
	.datab(!\debugAccessTester|latestOffsetReg [1]),
	.datac(!\ledArrayReg[1]~0_combout ),
	.datad(!\debugAccessTester|latestOffsetReg [0]),
	.datae(!\debugAccessTester|counterReg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[0]~0 .extended_lut = "off";
defparam \_GEN_14[0]~0 .lut_mask = 64'hACA00C00ACA00C00;
defparam \_GEN_14[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N12
cyclonev_lcell_comb \_GEN_14[0]~4 (
// Equation(s):
// \_GEN_14[0]~4_combout  = ( \_GEN_14[0]~0_combout  & ( \ledArrayReg[1]~0_combout  & ( ((\_GEN_14[0]~1_combout  & \ledArrayReg[1]~1_combout )) # (\_GEN_14[0]~3_combout ) ) ) ) # ( !\_GEN_14[0]~0_combout  & ( \ledArrayReg[1]~0_combout  & ( 
// \_GEN_14[0]~3_combout  ) ) ) # ( \_GEN_14[0]~0_combout  & ( !\ledArrayReg[1]~0_combout  & ( ((\_GEN_14[0]~1_combout  & ((\ledArrayReg[1]~1_combout ) # (\SW[0]~input_o )))) # (\_GEN_14[0]~3_combout ) ) ) ) # ( !\_GEN_14[0]~0_combout  & ( 
// !\ledArrayReg[1]~0_combout  & ( ((\SW[0]~input_o  & (\_GEN_14[0]~1_combout  & !\ledArrayReg[1]~1_combout ))) # (\_GEN_14[0]~3_combout ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\_GEN_14[0]~1_combout ),
	.datac(!\ledArrayReg[1]~1_combout ),
	.datad(!\_GEN_14[0]~3_combout ),
	.datae(!\_GEN_14[0]~0_combout ),
	.dataf(!\ledArrayReg[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[0]~4 .extended_lut = "off";
defparam \_GEN_14[0]~4 .lut_mask = 64'h10FF13FF00FF03FF;
defparam \_GEN_14[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N13
dffeas \ledArrayReg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[0] .is_wysiwyg = "true";
defparam \ledArrayReg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N51
cyclonev_lcell_comb \_GEN_14[1]~5 (
// Equation(s):
// \_GEN_14[1]~5_combout  = ( \debugAccessTester|counterReg [0] & ( \debugAccessTester|counterReg [1] & ( (\ledArrayReg[1]~0_combout  & (\debugAccessTester|latestOffsetReg [0] & !\debugAccessTester|latestOffsetReg [1])) ) ) ) # ( 
// !\debugAccessTester|counterReg [0] & ( \debugAccessTester|counterReg [1] & ( (\ledArrayReg[1]~0_combout  & (\debugAccessTester|latestOffsetReg [0] & !\debugAccessTester|latestOffsetReg [1])) ) ) ) # ( \debugAccessTester|counterReg [0] & ( 
// !\debugAccessTester|counterReg [1] & ( (!\ledArrayReg[1]~0_combout ) # ((\debugAccessTester|latestOffsetReg [0] & !\debugAccessTester|latestOffsetReg [1])) ) ) ) # ( !\debugAccessTester|counterReg [0] & ( !\debugAccessTester|counterReg [1] & ( 
// (\ledArrayReg[1]~0_combout  & (\debugAccessTester|latestOffsetReg [0] & !\debugAccessTester|latestOffsetReg [1])) ) ) )

	.dataa(!\ledArrayReg[1]~0_combout ),
	.datab(!\debugAccessTester|latestOffsetReg [0]),
	.datac(!\debugAccessTester|latestOffsetReg [1]),
	.datad(gnd),
	.datae(!\debugAccessTester|counterReg [0]),
	.dataf(!\debugAccessTester|counterReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[1]~5 .extended_lut = "off";
defparam \_GEN_14[1]~5 .lut_mask = 64'h1010BABA10101010;
defparam \_GEN_14[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N51
cyclonev_lcell_comb \_GEN_14[1]~6 (
// Equation(s):
// \_GEN_14[1]~6_combout  = ( counter[20] & ( !counter[21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[21]),
	.datae(gnd),
	.dataf(!counter[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[1]~6 .extended_lut = "off";
defparam \_GEN_14[1]~6 .lut_mask = 64'h00000000FF00FF00;
defparam \_GEN_14[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N21
cyclonev_lcell_comb \_GEN_14[1]~7 (
// Equation(s):
// \_GEN_14[1]~7_combout  = ( \altera_internal_jtag~TDIUTAP  & ( \_GEN_14[1]~6_combout  & ( (\RESET_N~input_o  & (((\Equal3~0_combout  & \ledArrayReg[1]~3_combout )) # (\ledArrayReg[1]~2_combout ))) ) ) ) # ( !\altera_internal_jtag~TDIUTAP  & ( 
// \_GEN_14[1]~6_combout  & ( (\RESET_N~input_o  & (!\ledArrayReg[1]~2_combout  & (\Equal3~0_combout  & \ledArrayReg[1]~3_combout ))) ) ) ) # ( \altera_internal_jtag~TDIUTAP  & ( !\_GEN_14[1]~6_combout  & ( (\RESET_N~input_o  & \ledArrayReg[1]~2_combout ) ) 
// ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\ledArrayReg[1]~2_combout ),
	.datac(!\Equal3~0_combout ),
	.datad(!\ledArrayReg[1]~3_combout ),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\_GEN_14[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[1]~7 .extended_lut = "off";
defparam \_GEN_14[1]~7 .lut_mask = 64'h0000111100041115;
defparam \_GEN_14[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N30
cyclonev_lcell_comb \_GEN_14[1]~8 (
// Equation(s):
// \_GEN_14[1]~8_combout  = ( \_GEN_14[0]~1_combout  & ( \ledArrayReg[1]~0_combout  & ( ((\_GEN_14[1]~5_combout  & \ledArrayReg[1]~1_combout )) # (\_GEN_14[1]~7_combout ) ) ) ) # ( !\_GEN_14[0]~1_combout  & ( \ledArrayReg[1]~0_combout  & ( 
// \_GEN_14[1]~7_combout  ) ) ) # ( \_GEN_14[0]~1_combout  & ( !\ledArrayReg[1]~0_combout  & ( ((!\ledArrayReg[1]~1_combout  & ((\SW[1]~input_o ))) # (\ledArrayReg[1]~1_combout  & (\_GEN_14[1]~5_combout ))) # (\_GEN_14[1]~7_combout ) ) ) ) # ( 
// !\_GEN_14[0]~1_combout  & ( !\ledArrayReg[1]~0_combout  & ( \_GEN_14[1]~7_combout  ) ) )

	.dataa(!\_GEN_14[1]~5_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\ledArrayReg[1]~1_combout ),
	.datad(!\_GEN_14[1]~7_combout ),
	.datae(!\_GEN_14[0]~1_combout ),
	.dataf(!\ledArrayReg[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[1]~8 .extended_lut = "off";
defparam \_GEN_14[1]~8 .lut_mask = 64'h00FF35FF00FF05FF;
defparam \_GEN_14[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N31
dffeas \ledArrayReg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[1] .is_wysiwyg = "true";
defparam \ledArrayReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \ledArrayReg[8]~4 (
// Equation(s):
// \ledArrayReg[8]~4_combout  = ( \SW[1]~input_o  & ( \RESET_N~input_o  ) ) # ( !\SW[1]~input_o  & ( \RESET_N~input_o  & ( (!\Equal0~0_combout ) # ((!\SW[0]~input_o ) # (!\Equal0~1_combout )) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\Equal0~1_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[8]~4 .extended_lut = "off";
defparam \ledArrayReg[8]~4 .lut_mask = 64'h00000000FFEEFFFF;
defparam \ledArrayReg[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N6
cyclonev_lcell_comb \_GEN_14[2]~10 (
// Equation(s):
// \_GEN_14[2]~10_combout  = ( \ledArrayReg[8]~4_combout  & ( counter[20] & ( (!\ledArrayReg[1]~3_combout  & (\Equal3~0_combout  & \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout )) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( 
// counter[20] & ( \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout  ) ) ) # ( \ledArrayReg[8]~4_combout  & ( !counter[20] & ( (!\ledArrayReg[1]~3_combout  & ((!\Equal3~0_combout  & (counter[21])) # (\Equal3~0_combout  & 
// ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ))))) # (\ledArrayReg[1]~3_combout  & (((counter[21])))) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( !counter[20] & ( 
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout  ) ) )

	.dataa(!\ledArrayReg[1]~3_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!counter[21]),
	.datad(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.datae(!\ledArrayReg[8]~4_combout ),
	.dataf(!counter[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[2]~10 .extended_lut = "off";
defparam \_GEN_14[2]~10 .lut_mask = 64'h00FF0D2F00FF0022;
defparam \_GEN_14[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \ledArrayReg[1]~6 (
// Equation(s):
// \ledArrayReg[1]~6_combout  = ( \RESET_N~input_o  & ( ((!counter[23] & (!counter[22] & \Equal3~0_combout ))) # (\ledArrayReg[1]~2_combout ) ) )

	.dataa(!counter[23]),
	.datab(!counter[22]),
	.datac(!\ledArrayReg[1]~2_combout ),
	.datad(!\Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[1]~6 .extended_lut = "off";
defparam \ledArrayReg[1]~6 .lut_mask = 64'h000000000F8F0F8F;
defparam \ledArrayReg[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N9
cyclonev_lcell_comb \ledArrayReg[1]~5 (
// Equation(s):
// \ledArrayReg[1]~5_combout  = ( counter[22] & ( (\ledArrayReg[8]~4_combout  & !\Equal3~0_combout ) ) ) # ( !counter[22] & ( (\ledArrayReg[8]~4_combout  & ((!counter[23]) # (!\Equal3~0_combout ))) ) )

	.dataa(!counter[23]),
	.datab(!\ledArrayReg[8]~4_combout ),
	.datac(!\Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[1]~5 .extended_lut = "off";
defparam \ledArrayReg[1]~5 .lut_mask = 64'h3232323230303030;
defparam \ledArrayReg[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N6
cyclonev_lcell_comb \_GEN_14[2]~9 (
// Equation(s):
// \_GEN_14[2]~9_combout  = ( \debugAccessTester|counterReg [1] & ( (!\ledArrayReg[1]~0_combout  & (((!\debugAccessTester|counterReg [0])))) # (\ledArrayReg[1]~0_combout  & (\debugAccessTester|latestOffsetReg [1] & ((!\debugAccessTester|latestOffsetReg 
// [0])))) ) ) # ( !\debugAccessTester|counterReg [1] & ( (\ledArrayReg[1]~0_combout  & (\debugAccessTester|latestOffsetReg [1] & !\debugAccessTester|latestOffsetReg [0])) ) )

	.dataa(!\ledArrayReg[1]~0_combout ),
	.datab(!\debugAccessTester|latestOffsetReg [1]),
	.datac(!\debugAccessTester|counterReg [0]),
	.datad(!\debugAccessTester|latestOffsetReg [0]),
	.datae(gnd),
	.dataf(!\debugAccessTester|counterReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[2]~9 .extended_lut = "off";
defparam \_GEN_14[2]~9 .lut_mask = 64'h11001100B1A0B1A0;
defparam \_GEN_14[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \_GEN_14[2]~11 (
// Equation(s):
// \_GEN_14[2]~11_combout  = ( \ledArrayReg[1]~1_combout  & ( \_GEN_14[2]~9_combout  & ( (!\ledArrayReg[1]~6_combout  & ((\ledArrayReg[1]~5_combout ))) # (\ledArrayReg[1]~6_combout  & (\_GEN_14[2]~10_combout )) ) ) ) # ( !\ledArrayReg[1]~1_combout  & ( 
// \_GEN_14[2]~9_combout  & ( (!\ledArrayReg[1]~6_combout  & (((\SW[2]~input_o  & \ledArrayReg[1]~5_combout )))) # (\ledArrayReg[1]~6_combout  & (\_GEN_14[2]~10_combout )) ) ) ) # ( \ledArrayReg[1]~1_combout  & ( !\_GEN_14[2]~9_combout  & ( 
// (!\ledArrayReg[1]~6_combout  & (((\SW[2]~input_o  & \ledArrayReg[1]~5_combout )))) # (\ledArrayReg[1]~6_combout  & (\_GEN_14[2]~10_combout )) ) ) ) # ( !\ledArrayReg[1]~1_combout  & ( !\_GEN_14[2]~9_combout  & ( (!\ledArrayReg[1]~6_combout  & 
// (((\SW[2]~input_o  & \ledArrayReg[1]~5_combout )))) # (\ledArrayReg[1]~6_combout  & (\_GEN_14[2]~10_combout )) ) ) )

	.dataa(!\_GEN_14[2]~10_combout ),
	.datab(!\ledArrayReg[1]~6_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\ledArrayReg[1]~5_combout ),
	.datae(!\ledArrayReg[1]~1_combout ),
	.dataf(!\_GEN_14[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[2]~11 .extended_lut = "off";
defparam \_GEN_14[2]~11 .lut_mask = 64'h111D111D111D11DD;
defparam \_GEN_14[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N37
dffeas \ledArrayReg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[2] .is_wysiwyg = "true";
defparam \ledArrayReg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N9
cyclonev_lcell_comb \_GEN_14[3]~12 (
// Equation(s):
// \_GEN_14[3]~12_combout  = ( \debugAccessTester|counterReg [1] & ( (!\ledArrayReg[1]~0_combout  & (((\debugAccessTester|counterReg [0])))) # (\ledArrayReg[1]~0_combout  & (\debugAccessTester|latestOffsetReg [1] & (\debugAccessTester|latestOffsetReg [0]))) 
// ) ) # ( !\debugAccessTester|counterReg [1] & ( (\ledArrayReg[1]~0_combout  & (\debugAccessTester|latestOffsetReg [1] & \debugAccessTester|latestOffsetReg [0])) ) )

	.dataa(!\ledArrayReg[1]~0_combout ),
	.datab(!\debugAccessTester|latestOffsetReg [1]),
	.datac(!\debugAccessTester|latestOffsetReg [0]),
	.datad(!\debugAccessTester|counterReg [0]),
	.datae(gnd),
	.dataf(!\debugAccessTester|counterReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[3]~12 .extended_lut = "off";
defparam \_GEN_14[3]~12 .lut_mask = 64'h0101010101AB01AB;
defparam \_GEN_14[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N0
cyclonev_lcell_comb \_GEN_14[3]~13 (
// Equation(s):
// \_GEN_14[3]~13_combout  = ( \ledArrayReg[8]~4_combout  & ( counter[20] & ( (!\ledArrayReg[1]~3_combout  & ((!\Equal3~0_combout  & ((counter[21]))) # (\Equal3~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])))) # (\ledArrayReg[1]~3_combout  & 
// (((counter[21])))) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( counter[20] & ( \au
// to_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] ) ) ) # ( \ledArrayReg[8]~4_combout  & ( 
// !counter[20] & ( (!\ledArrayReg[1]~3_combout  & (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] 
// & \Equal3~0_combout )) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( !counter[20] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] ) ) )

	.dataa(!\ledArrayReg[1]~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!counter[21]),
	.datad(!\Equal3~0_combout ),
	.datae(!\ledArrayReg[8]~4_combout ),
	.dataf(!counter[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[3]~13 .extended_lut = "off";
defparam \_GEN_14[3]~13 .lut_mask = 64'h3333002233330F27;
defparam \_GEN_14[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \_GEN_14[3]~14 (
// Equation(s):
// \_GEN_14[3]~14_combout  = ( \SW[3]~input_o  & ( \ledArrayReg[1]~5_combout  & ( (!\ledArrayReg[1]~6_combout ) # (\_GEN_14[3]~13_combout ) ) ) ) # ( !\SW[3]~input_o  & ( \ledArrayReg[1]~5_combout  & ( (!\ledArrayReg[1]~6_combout  & (\_GEN_14[3]~12_combout  
// & (\ledArrayReg[1]~1_combout ))) # (\ledArrayReg[1]~6_combout  & (((\_GEN_14[3]~13_combout )))) ) ) ) # ( \SW[3]~input_o  & ( !\ledArrayReg[1]~5_combout  & ( (\ledArrayReg[1]~6_combout  & \_GEN_14[3]~13_combout ) ) ) ) # ( !\SW[3]~input_o  & ( 
// !\ledArrayReg[1]~5_combout  & ( (\ledArrayReg[1]~6_combout  & \_GEN_14[3]~13_combout ) ) ) )

	.dataa(!\_GEN_14[3]~12_combout ),
	.datab(!\ledArrayReg[1]~1_combout ),
	.datac(!\ledArrayReg[1]~6_combout ),
	.datad(!\_GEN_14[3]~13_combout ),
	.datae(!\SW[3]~input_o ),
	.dataf(!\ledArrayReg[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[3]~14 .extended_lut = "off";
defparam \_GEN_14[3]~14 .lut_mask = 64'h000F000F101FF0FF;
defparam \_GEN_14[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N32
dffeas \ledArrayReg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[3] .is_wysiwyg = "true";
defparam \ledArrayReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N21
cyclonev_lcell_comb \ledArrayReg[7]~10 (
// Equation(s):
// \ledArrayReg[7]~10_combout  = ( counter[23] & ( \RESET_N~input_o  & ( \ledArrayReg[1]~2_combout  ) ) ) # ( !counter[23] & ( \RESET_N~input_o  & ( ((counter[22] & \Equal3~0_combout )) # (\ledArrayReg[1]~2_combout ) ) ) )

	.dataa(!counter[22]),
	.datab(gnd),
	.datac(!\ledArrayReg[1]~2_combout ),
	.datad(!\Equal3~0_combout ),
	.datae(!counter[23]),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[7]~10 .extended_lut = "off";
defparam \ledArrayReg[7]~10 .lut_mask = 64'h000000000F5F0F0F;
defparam \ledArrayReg[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N6
cyclonev_lcell_comb \ledArrayReg[7]~9 (
// Equation(s):
// \ledArrayReg[7]~9_combout  = ( \Equal3~0_combout  & ( (!counter[23] & (\ledArrayReg[8]~4_combout  & counter[22])) ) ) # ( !\Equal3~0_combout  & ( \ledArrayReg[8]~4_combout  ) )

	.dataa(!counter[23]),
	.datab(!\ledArrayReg[8]~4_combout ),
	.datac(!counter[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[7]~9 .extended_lut = "off";
defparam \ledArrayReg[7]~9 .lut_mask = 64'h3333333302020202;
defparam \ledArrayReg[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N48
cyclonev_lcell_comb \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan (
// Equation(s):
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan .extended_lut = "off";
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan .lut_mask = 64'h00000000F0F0F0F0;
defparam \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N9
cyclonev_lcell_comb \ledArrayReg[7]~11 (
// Equation(s):
// \ledArrayReg[7]~11_combout  = ( !\SW[1]~input_o  & ( \Equal0~1_combout  & ( (!\SW[0]~input_o  & (\Equal0~0_combout  & ((!counter[22]) # (counter[23])))) ) ) )

	.dataa(!counter[23]),
	.datab(!\SW[0]~input_o ),
	.datac(!counter[22]),
	.datad(!\Equal0~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[7]~11 .extended_lut = "off";
defparam \ledArrayReg[7]~11 .lut_mask = 64'h0000000000C40000;
defparam \ledArrayReg[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N48
cyclonev_lcell_comb \_GEN_14[4]~16 (
// Equation(s):
// \_GEN_14[4]~16_combout  = ( \_GEN_14[0]~2_combout  & ( (!\auto_hub|instrumentati
// on_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & (((\ledArrayReg[8]~4_combout  & !\ledArrayReg[7]~11_combout )))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & (((\ledArrayReg[8]~4_combout  & 
// !\ledArrayReg[7]~11_combout )) # (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ))) ) ) # ( !\_GEN_14[0]~2_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout  & ((!\ledArrayReg[8]~4_combout ) # (\ledArrayReg[7]~11_combout )))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ),
	.datac(!\ledArrayReg[8]~4_combout ),
	.datad(!\ledArrayReg[7]~11_combout ),
	.datae(gnd),
	.dataf(!\_GEN_14[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[4]~16 .extended_lut = "off";
defparam \_GEN_14[4]~16 .lut_mask = 64'h101110111F111F11;
defparam \_GEN_14[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \ledArrayReg[7]~7 (
// Equation(s):
// \ledArrayReg[7]~7_combout  = ( \debugAccessTester|latestOffsetReg [2] & ( \debugAccessTester|counterReg [3] & ( (!\Equal1~0_combout  & (!\debugAccessTester|latestOffsetReg [3] & \Equal0~2_combout )) ) ) ) # ( \debugAccessTester|latestOffsetReg [2] & ( 
// !\debugAccessTester|counterReg [3] & ( (!\Equal1~0_combout  & (!\debugAccessTester|latestOffsetReg [3] & (\Equal0~2_combout ))) # (\Equal1~0_combout  & (((\debugAccessTester|counterReg [2])))) ) ) ) # ( !\debugAccessTester|latestOffsetReg [2] & ( 
// !\debugAccessTester|counterReg [3] & ( (\Equal1~0_combout  & \debugAccessTester|counterReg [2]) ) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\debugAccessTester|latestOffsetReg [3]),
	.datac(!\Equal0~2_combout ),
	.datad(!\debugAccessTester|counterReg [2]),
	.datae(!\debugAccessTester|latestOffsetReg [2]),
	.dataf(!\debugAccessTester|counterReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[7]~7 .extended_lut = "off";
defparam \ledArrayReg[7]~7 .lut_mask = 64'h0055085D00000808;
defparam \ledArrayReg[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \ledArrayReg[7]~8 (
// Equation(s):
// \ledArrayReg[7]~8_combout  = ( \debugAccessTester|counterReg [2] & ( \debugAccessTester|counterReg [3] & ( (\Equal0~0_combout  & (\Equal0~1_combout  & \SW[1]~input_o )) ) ) ) # ( !\debugAccessTester|counterReg [2] & ( \debugAccessTester|counterReg [3] & ( 
// (\Equal0~0_combout  & (\Equal0~1_combout  & \SW[1]~input_o )) ) ) ) # ( \debugAccessTester|counterReg [2] & ( !\debugAccessTester|counterReg [3] & ( (\Equal0~0_combout  & (\Equal0~1_combout  & (\SW[0]~input_o  & \SW[1]~input_o ))) ) ) ) # ( 
// !\debugAccessTester|counterReg [2] & ( !\debugAccessTester|counterReg [3] & ( (\Equal0~0_combout  & (\Equal0~1_combout  & \SW[1]~input_o )) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\debugAccessTester|counterReg [2]),
	.dataf(!\debugAccessTester|counterReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[7]~8 .extended_lut = "off";
defparam \ledArrayReg[7]~8 .lut_mask = 64'h0011000100110011;
defparam \ledArrayReg[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \_GEN_14[4]~15 (
// Equation(s):
// \_GEN_14[4]~15_combout  = ( \debugAccessTester|counterReg [0] & ( (\ledArrayReg[7]~8_combout  & (!\debugAccessTester|latestOffsetReg [0] & !\debugAccessTester|latestOffsetReg [1])) ) ) # ( !\debugAccessTester|counterReg [0] & ( (!\ledArrayReg[7]~8_combout 
//  & (!\debugAccessTester|counterReg [1])) # (\ledArrayReg[7]~8_combout  & (((!\debugAccessTester|latestOffsetReg [0] & !\debugAccessTester|latestOffsetReg [1])))) ) )

	.dataa(!\debugAccessTester|counterReg [1]),
	.datab(!\ledArrayReg[7]~8_combout ),
	.datac(!\debugAccessTester|latestOffsetReg [0]),
	.datad(!\debugAccessTester|latestOffsetReg [1]),
	.datae(gnd),
	.dataf(!\debugAccessTester|counterReg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[4]~15 .extended_lut = "off";
defparam \_GEN_14[4]~15 .lut_mask = 64'hB888B88830003000;
defparam \_GEN_14[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \_GEN_14[4]~17 (
// Equation(s):
// \_GEN_14[4]~17_combout  = ( \ledArrayReg[7]~7_combout  & ( \_GEN_14[4]~15_combout  & ( (!\ledArrayReg[7]~10_combout  & (\ledArrayReg[7]~9_combout )) # (\ledArrayReg[7]~10_combout  & ((\_GEN_14[4]~16_combout ))) ) ) ) # ( !\ledArrayReg[7]~7_combout  & ( 
// \_GEN_14[4]~15_combout  & ( (!\ledArrayReg[7]~10_combout  & (\ledArrayReg[7]~9_combout  & (\SW[4]~input_o ))) # (\ledArrayReg[7]~10_combout  & (((\_GEN_14[4]~16_combout )))) ) ) ) # ( \ledArrayReg[7]~7_combout  & ( !\_GEN_14[4]~15_combout  & ( 
// (!\ledArrayReg[7]~10_combout  & (\ledArrayReg[7]~9_combout  & (\SW[4]~input_o ))) # (\ledArrayReg[7]~10_combout  & (((\_GEN_14[4]~16_combout )))) ) ) ) # ( !\ledArrayReg[7]~7_combout  & ( !\_GEN_14[4]~15_combout  & ( (!\ledArrayReg[7]~10_combout  & 
// (\ledArrayReg[7]~9_combout  & (\SW[4]~input_o ))) # (\ledArrayReg[7]~10_combout  & (((\_GEN_14[4]~16_combout )))) ) ) )

	.dataa(!\ledArrayReg[7]~10_combout ),
	.datab(!\ledArrayReg[7]~9_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(!\_GEN_14[4]~16_combout ),
	.datae(!\ledArrayReg[7]~7_combout ),
	.dataf(!\_GEN_14[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[4]~17 .extended_lut = "off";
defparam \_GEN_14[4]~17 .lut_mask = 64'h0257025702572277;
defparam \_GEN_14[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N50
dffeas \ledArrayReg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[4] .is_wysiwyg = "true";
defparam \ledArrayReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N30
cyclonev_lcell_comb \_GEN_14[5]~19 (
// Equation(s):
// \_GEN_14[5]~19_combout  = ( \ledArrayReg[8]~4_combout  & ( \_GEN_14[1]~6_combout  & ( (!\ledArrayReg[7]~11_combout ) # ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7])) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( 
// \_GEN_14[1]~6_combout  & ( (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]) ) ) ) # ( \ledArrayReg[8]~4_combout  & ( 
// !\_GEN_14[1]~6_combout  & ( (\ledArrayReg[7]~11_combout  & (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7])) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( 
// !\_GEN_14[1]~6_combout  & ( (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]) ) ) )

	.dataa(!\ledArrayReg[7]~11_combout ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\ledArrayReg[8]~4_combout ),
	.dataf(!\_GEN_14[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[5]~19 .extended_lut = "off";
defparam \_GEN_14[5]~19 .lut_mask = 64'h030301010303ABAB;
defparam \_GEN_14[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N27
cyclonev_lcell_comb \_GEN_14[5]~18 (
// Equation(s):
// \_GEN_14[5]~18_combout  = ( \debugAccessTester|counterReg [0] & ( (!\ledArrayReg[7]~8_combout  & (!\debugAccessTester|counterReg [1])) # (\ledArrayReg[7]~8_combout  & (((!\debugAccessTester|latestOffsetReg [1] & \debugAccessTester|latestOffsetReg [0])))) 
// ) ) # ( !\debugAccessTester|counterReg [0] & ( (\ledArrayReg[7]~8_combout  & (!\debugAccessTester|latestOffsetReg [1] & \debugAccessTester|latestOffsetReg [0])) ) )

	.dataa(!\debugAccessTester|counterReg [1]),
	.datab(!\ledArrayReg[7]~8_combout ),
	.datac(!\debugAccessTester|latestOffsetReg [1]),
	.datad(!\debugAccessTester|latestOffsetReg [0]),
	.datae(gnd),
	.dataf(!\debugAccessTester|counterReg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[5]~18 .extended_lut = "off";
defparam \_GEN_14[5]~18 .lut_mask = 64'h0030003088B888B8;
defparam \_GEN_14[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \_GEN_14[5]~20 (
// Equation(s):
// \_GEN_14[5]~20_combout  = ( \ledArrayReg[7]~7_combout  & ( \SW[5]~input_o  & ( (!\ledArrayReg[7]~10_combout  & (\ledArrayReg[7]~9_combout )) # (\ledArrayReg[7]~10_combout  & ((\_GEN_14[5]~19_combout ))) ) ) ) # ( !\ledArrayReg[7]~7_combout  & ( 
// \SW[5]~input_o  & ( (!\ledArrayReg[7]~10_combout  & (\ledArrayReg[7]~9_combout )) # (\ledArrayReg[7]~10_combout  & ((\_GEN_14[5]~19_combout ))) ) ) ) # ( \ledArrayReg[7]~7_combout  & ( !\SW[5]~input_o  & ( (!\ledArrayReg[7]~10_combout  & 
// (\ledArrayReg[7]~9_combout  & ((\_GEN_14[5]~18_combout )))) # (\ledArrayReg[7]~10_combout  & (((\_GEN_14[5]~19_combout )))) ) ) ) # ( !\ledArrayReg[7]~7_combout  & ( !\SW[5]~input_o  & ( (\ledArrayReg[7]~10_combout  & \_GEN_14[5]~19_combout ) ) ) )

	.dataa(!\ledArrayReg[7]~10_combout ),
	.datab(!\ledArrayReg[7]~9_combout ),
	.datac(!\_GEN_14[5]~19_combout ),
	.datad(!\_GEN_14[5]~18_combout ),
	.datae(!\ledArrayReg[7]~7_combout ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[5]~20 .extended_lut = "off";
defparam \_GEN_14[5]~20 .lut_mask = 64'h0505052727272727;
defparam \_GEN_14[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N43
dffeas \ledArrayReg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[5] .is_wysiwyg = "true";
defparam \ledArrayReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N24
cyclonev_lcell_comb \_GEN_14[6]~22 (
// Equation(s):
// \_GEN_14[6]~22_combout  = ( \ledArrayReg[8]~4_combout  & ( counter[20] & ( (\ledArrayReg[7]~11_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6] & 
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout )) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( counter[20] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6] & 
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ) ) ) ) # ( \ledArrayReg[8]~4_combout  & ( !counter[20] & ( (!\ledArrayReg[7]~11_combout  & (((counter[21])))) # (\ledArrayReg[7]~11_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6] & 
// ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout )))) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( !counter[20] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6] & 
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ) ) ) )

	.dataa(!\ledArrayReg[7]~11_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(!counter[21]),
	.datad(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ),
	.datae(!\ledArrayReg[8]~4_combout ),
	.dataf(!counter[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[6]~22 .extended_lut = "off";
defparam \_GEN_14[6]~22 .lut_mask = 64'h00330A1B00330011;
defparam \_GEN_14[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \_GEN_14[6]~21 (
// Equation(s):
// \_GEN_14[6]~21_combout  = ( \debugAccessTester|counterReg [0] & ( (!\debugAccessTester|latestOffsetReg [0] & (\debugAccessTester|latestOffsetReg [1] & \ledArrayReg[7]~8_combout )) ) ) # ( !\debugAccessTester|counterReg [0] & ( (!\ledArrayReg[7]~8_combout  
// & (((\debugAccessTester|counterReg [1])))) # (\ledArrayReg[7]~8_combout  & (!\debugAccessTester|latestOffsetReg [0] & (\debugAccessTester|latestOffsetReg [1]))) ) )

	.dataa(!\debugAccessTester|latestOffsetReg [0]),
	.datab(!\debugAccessTester|latestOffsetReg [1]),
	.datac(!\debugAccessTester|counterReg [1]),
	.datad(!\ledArrayReg[7]~8_combout ),
	.datae(gnd),
	.dataf(!\debugAccessTester|counterReg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[6]~21 .extended_lut = "off";
defparam \_GEN_14[6]~21 .lut_mask = 64'h0F220F2200220022;
defparam \_GEN_14[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N12
cyclonev_lcell_comb \_GEN_14[6]~23 (
// Equation(s):
// \_GEN_14[6]~23_combout  = ( \ledArrayReg[7]~7_combout  & ( \_GEN_14[6]~21_combout  & ( (!\ledArrayReg[7]~10_combout  & (\ledArrayReg[7]~9_combout )) # (\ledArrayReg[7]~10_combout  & ((\_GEN_14[6]~22_combout ))) ) ) ) # ( !\ledArrayReg[7]~7_combout  & ( 
// \_GEN_14[6]~21_combout  & ( (!\ledArrayReg[7]~10_combout  & (\ledArrayReg[7]~9_combout  & (\SW[6]~input_o ))) # (\ledArrayReg[7]~10_combout  & (((\_GEN_14[6]~22_combout )))) ) ) ) # ( \ledArrayReg[7]~7_combout  & ( !\_GEN_14[6]~21_combout  & ( 
// (!\ledArrayReg[7]~10_combout  & (\ledArrayReg[7]~9_combout  & (\SW[6]~input_o ))) # (\ledArrayReg[7]~10_combout  & (((\_GEN_14[6]~22_combout )))) ) ) ) # ( !\ledArrayReg[7]~7_combout  & ( !\_GEN_14[6]~21_combout  & ( (!\ledArrayReg[7]~10_combout  & 
// (\ledArrayReg[7]~9_combout  & (\SW[6]~input_o ))) # (\ledArrayReg[7]~10_combout  & (((\_GEN_14[6]~22_combout )))) ) ) )

	.dataa(!\ledArrayReg[7]~10_combout ),
	.datab(!\ledArrayReg[7]~9_combout ),
	.datac(!\SW[6]~input_o ),
	.datad(!\_GEN_14[6]~22_combout ),
	.datae(!\ledArrayReg[7]~7_combout ),
	.dataf(!\_GEN_14[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[6]~23 .extended_lut = "off";
defparam \_GEN_14[6]~23 .lut_mask = 64'h0257025702572277;
defparam \_GEN_14[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N14
dffeas \ledArrayReg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[6] .is_wysiwyg = "true";
defparam \ledArrayReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N21
cyclonev_lcell_comb \_GEN_14[7]~24 (
// Equation(s):
// \_GEN_14[7]~24_combout  = ( \debugAccessTester|counterReg [0] & ( (!\ledArrayReg[7]~8_combout  & (((\debugAccessTester|counterReg [1])))) # (\ledArrayReg[7]~8_combout  & (\debugAccessTester|latestOffsetReg [0] & (\debugAccessTester|latestOffsetReg [1]))) 
// ) ) # ( !\debugAccessTester|counterReg [0] & ( (\debugAccessTester|latestOffsetReg [0] & (\debugAccessTester|latestOffsetReg [1] & \ledArrayReg[7]~8_combout )) ) )

	.dataa(!\debugAccessTester|latestOffsetReg [0]),
	.datab(!\debugAccessTester|latestOffsetReg [1]),
	.datac(!\ledArrayReg[7]~8_combout ),
	.datad(!\debugAccessTester|counterReg [1]),
	.datae(gnd),
	.dataf(!\debugAccessTester|counterReg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[7]~24 .extended_lut = "off";
defparam \_GEN_14[7]~24 .lut_mask = 64'h0101010101F101F1;
defparam \_GEN_14[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N54
cyclonev_lcell_comb \_GEN_14[7]~25 (
// Equation(s):
// \_GEN_14[7]~25_combout  = ( \ledArrayReg[8]~4_combout  & ( counter[20] & ( (!\ledArrayReg[7]~11_combout  & (((counter[21])))) # (\ledArrayReg[7]~11_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// ((\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout )))) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( counter[20] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ) ) ) ) # ( \ledArrayReg[8]~4_combout  & ( !counter[20] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & (\ledArrayReg[7]~11_combout  & 
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout )) ) ) ) # ( !\ledArrayReg[8]~4_combout  & ( !counter[20] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\ledArrayReg[7]~11_combout ),
	.datac(!counter[21]),
	.datad(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|virtual_dr_scan~combout ),
	.datae(!\ledArrayReg[8]~4_combout ),
	.dataf(!counter[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[7]~25 .extended_lut = "off";
defparam \_GEN_14[7]~25 .lut_mask = 64'h0055001100550C1D;
defparam \_GEN_14[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \_GEN_14[7]~26 (
// Equation(s):
// \_GEN_14[7]~26_combout  = ( \ledArrayReg[7]~10_combout  & ( \_GEN_14[7]~25_combout  ) ) # ( !\ledArrayReg[7]~10_combout  & ( \_GEN_14[7]~25_combout  & ( (\ledArrayReg[7]~9_combout  & (((\_GEN_14[7]~24_combout  & \ledArrayReg[7]~7_combout )) # 
// (\SW[7]~input_o ))) ) ) ) # ( !\ledArrayReg[7]~10_combout  & ( !\_GEN_14[7]~25_combout  & ( (\ledArrayReg[7]~9_combout  & (((\_GEN_14[7]~24_combout  & \ledArrayReg[7]~7_combout )) # (\SW[7]~input_o ))) ) ) )

	.dataa(!\_GEN_14[7]~24_combout ),
	.datab(!\ledArrayReg[7]~9_combout ),
	.datac(!\SW[7]~input_o ),
	.datad(!\ledArrayReg[7]~7_combout ),
	.datae(!\ledArrayReg[7]~10_combout ),
	.dataf(!\_GEN_14[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[7]~26 .extended_lut = "off";
defparam \_GEN_14[7]~26 .lut_mask = 64'h031300000313FFFF;
defparam \_GEN_14[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N56
dffeas \ledArrayReg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[7] .is_wysiwyg = "true";
defparam \ledArrayReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \ledArrayReg[8]~13 (
// Equation(s):
// \ledArrayReg[8]~13_combout  = ( \debugAccessTester|counterReg [3] & ( \debugAccessTester|counterReg [2] & ( (\Equal0~0_combout  & (\Equal0~1_combout  & \SW[1]~input_o )) ) ) ) # ( !\debugAccessTester|counterReg [3] & ( \debugAccessTester|counterReg [2] & 
// ( (\Equal0~0_combout  & (\Equal0~1_combout  & \SW[1]~input_o )) ) ) ) # ( \debugAccessTester|counterReg [3] & ( !\debugAccessTester|counterReg [2] & ( (\Equal0~0_combout  & (\Equal0~1_combout  & (\SW[1]~input_o  & \SW[0]~input_o ))) ) ) ) # ( 
// !\debugAccessTester|counterReg [3] & ( !\debugAccessTester|counterReg [2] & ( (\Equal0~0_combout  & (\Equal0~1_combout  & \SW[1]~input_o )) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\debugAccessTester|counterReg [3]),
	.dataf(!\debugAccessTester|counterReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[8]~13 .extended_lut = "off";
defparam \ledArrayReg[8]~13 .lut_mask = 64'h0101000101010101;
defparam \ledArrayReg[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N24
cyclonev_lcell_comb \_GEN_14[8]~27 (
// Equation(s):
// \_GEN_14[8]~27_combout  = ( \debugAccessTester|latestOffsetReg [1] & ( (!\debugAccessTester|counterReg [0] & (!\ledArrayReg[8]~13_combout  & !\debugAccessTester|counterReg [1])) ) ) # ( !\debugAccessTester|latestOffsetReg [1] & ( 
// (!\ledArrayReg[8]~13_combout  & (!\debugAccessTester|counterReg [0] & (!\debugAccessTester|counterReg [1]))) # (\ledArrayReg[8]~13_combout  & (((!\debugAccessTester|latestOffsetReg [0])))) ) )

	.dataa(!\debugAccessTester|counterReg [0]),
	.datab(!\ledArrayReg[8]~13_combout ),
	.datac(!\debugAccessTester|counterReg [1]),
	.datad(!\debugAccessTester|latestOffsetReg [0]),
	.datae(!\debugAccessTester|latestOffsetReg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[8]~27 .extended_lut = "off";
defparam \_GEN_14[8]~27 .lut_mask = 64'hB3808080B3808080;
defparam \_GEN_14[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \ledArrayReg[8]~14 (
// Equation(s):
// \ledArrayReg[8]~14_combout  = (counter[23] & !counter[22])

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[23]),
	.datad(!counter[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[8]~14 .extended_lut = "off";
defparam \ledArrayReg[8]~14 .lut_mask = 64'h0F000F000F000F00;
defparam \ledArrayReg[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \_GEN_14[8]~28 (
// Equation(s):
// \_GEN_14[8]~28_combout  = ( \Equal3~0_combout  & ( \ledArrayReg[8]~14_combout  & ( (\RESET_N~input_o  & ((!\ledArrayReg[1]~2_combout  & ((\_GEN_14[0]~2_combout ))) # (\ledArrayReg[1]~2_combout  & 
// (!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout )))) ) ) ) # ( !\Equal3~0_combout  & ( \ledArrayReg[8]~14_combout  & ( (\RESET_N~input_o  & (!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & 
// \ledArrayReg[1]~2_combout )) ) ) ) # ( \Equal3~0_combout  & ( !\ledArrayReg[8]~14_combout  & ( (\RESET_N~input_o  & (!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & \ledArrayReg[1]~2_combout )) ) ) ) # ( !\Equal3~0_combout  
// & ( !\ledArrayReg[8]~14_combout  & ( (\RESET_N~input_o  & (!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout  & \ledArrayReg[1]~2_combout )) ) ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_sdr~combout ),
	.datac(!\_GEN_14[0]~2_combout ),
	.datad(!\ledArrayReg[1]~2_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\ledArrayReg[8]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[8]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[8]~28 .extended_lut = "off";
defparam \_GEN_14[8]~28 .lut_mask = 64'h0044004400440544;
defparam \_GEN_14[8]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \ledArrayReg[8]~12 (
// Equation(s):
// \ledArrayReg[8]~12_combout  = ( \Equal1~0_combout  & ( \debugAccessTester|latestOffsetReg [3] & ( (!\debugAccessTester|counterReg [2] & \debugAccessTester|counterReg [3]) ) ) ) # ( !\Equal1~0_combout  & ( \debugAccessTester|latestOffsetReg [3] & ( 
// (\Equal0~2_combout  & !\debugAccessTester|latestOffsetReg [2]) ) ) ) # ( \Equal1~0_combout  & ( !\debugAccessTester|latestOffsetReg [3] & ( (!\debugAccessTester|counterReg [2] & \debugAccessTester|counterReg [3]) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\debugAccessTester|latestOffsetReg [2]),
	.datac(!\debugAccessTester|counterReg [2]),
	.datad(!\debugAccessTester|counterReg [3]),
	.datae(!\Equal1~0_combout ),
	.dataf(!\debugAccessTester|latestOffsetReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledArrayReg[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledArrayReg[8]~12 .extended_lut = "off";
defparam \ledArrayReg[8]~12 .lut_mask = 64'h000000F0444400F0;
defparam \ledArrayReg[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N36
cyclonev_lcell_comb \_GEN_14[8]~29 (
// Equation(s):
// \_GEN_14[8]~29_combout  = ( \ledArrayReg[8]~12_combout  & ( \SW[8]~input_o  & ( (\_GEN_14[8]~28_combout ) # (\_GEN_14[0]~1_combout ) ) ) ) # ( !\ledArrayReg[8]~12_combout  & ( \SW[8]~input_o  & ( (\_GEN_14[8]~28_combout ) # (\_GEN_14[0]~1_combout ) ) ) ) 
// # ( \ledArrayReg[8]~12_combout  & ( !\SW[8]~input_o  & ( ((\_GEN_14[8]~27_combout  & \_GEN_14[0]~1_combout )) # (\_GEN_14[8]~28_combout ) ) ) ) # ( !\ledArrayReg[8]~12_combout  & ( !\SW[8]~input_o  & ( \_GEN_14[8]~28_combout  ) ) )

	.dataa(!\_GEN_14[8]~27_combout ),
	.datab(!\_GEN_14[0]~1_combout ),
	.datac(!\_GEN_14[8]~28_combout ),
	.datad(gnd),
	.datae(!\ledArrayReg[8]~12_combout ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[8]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[8]~29 .extended_lut = "off";
defparam \_GEN_14[8]~29 .lut_mask = 64'h0F0F1F1F3F3F3F3F;
defparam \_GEN_14[8]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N37
dffeas \ledArrayReg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[8] .is_wysiwyg = "true";
defparam \ledArrayReg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N18
cyclonev_lcell_comb \_GEN_14[9]~30 (
// Equation(s):
// \_GEN_14[9]~30_combout  = ( \debugAccessTester|latestOffsetReg [1] & ( (\debugAccessTester|counterReg [0] & (!\ledArrayReg[8]~13_combout  & !\debugAccessTester|counterReg [1])) ) ) # ( !\debugAccessTester|latestOffsetReg [1] & ( 
// (!\ledArrayReg[8]~13_combout  & (\debugAccessTester|counterReg [0] & (!\debugAccessTester|counterReg [1]))) # (\ledArrayReg[8]~13_combout  & (((\debugAccessTester|latestOffsetReg [0])))) ) )

	.dataa(!\debugAccessTester|counterReg [0]),
	.datab(!\ledArrayReg[8]~13_combout ),
	.datac(!\debugAccessTester|counterReg [1]),
	.datad(!\debugAccessTester|latestOffsetReg [0]),
	.datae(!\debugAccessTester|latestOffsetReg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[9]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[9]~30 .extended_lut = "off";
defparam \_GEN_14[9]~30 .lut_mask = 64'h4073404040734040;
defparam \_GEN_14[9]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \_GEN_14[9]~31 (
// Equation(s):
// \_GEN_14[9]~31_combout  = ( \Equal3~0_combout  & ( \ledArrayReg[8]~14_combout  & ( (\RESET_N~input_o  & ((!\ledArrayReg[1]~2_combout  & ((\_GEN_14[1]~6_combout ))) # (\ledArrayReg[1]~2_combout  & 
// (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout )))) ) ) ) # ( !\Equal3~0_combout  & ( \ledArrayReg[8]~14_combout  & ( (\RESET_N~input_o  & (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & 
// \ledArrayReg[1]~2_combout )) ) ) ) # ( \Equal3~0_combout  & ( !\ledArrayReg[8]~14_combout  & ( (\RESET_N~input_o  & (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & \ledArrayReg[1]~2_combout )) ) ) ) # ( !\Equal3~0_combout  
// & ( !\ledArrayReg[8]~14_combout  & ( (\RESET_N~input_o  & (\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & \ledArrayReg[1]~2_combout )) ) ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.datac(!\_GEN_14[1]~6_combout ),
	.datad(!\ledArrayReg[1]~2_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\ledArrayReg[8]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[9]~31 .extended_lut = "off";
defparam \_GEN_14[9]~31 .lut_mask = 64'h0011001100110511;
defparam \_GEN_14[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N42
cyclonev_lcell_comb \_GEN_14[9]~32 (
// Equation(s):
// \_GEN_14[9]~32_combout  = ( \SW[9]~input_o  & ( \_GEN_14[9]~31_combout  ) ) # ( !\SW[9]~input_o  & ( \_GEN_14[9]~31_combout  ) ) # ( \SW[9]~input_o  & ( !\_GEN_14[9]~31_combout  & ( \_GEN_14[0]~1_combout  ) ) ) # ( !\SW[9]~input_o  & ( 
// !\_GEN_14[9]~31_combout  & ( (\_GEN_14[9]~30_combout  & (\_GEN_14[0]~1_combout  & \ledArrayReg[8]~12_combout )) ) ) )

	.dataa(!\_GEN_14[9]~30_combout ),
	.datab(!\_GEN_14[0]~1_combout ),
	.datac(!\ledArrayReg[8]~12_combout ),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\_GEN_14[9]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_GEN_14[9]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_GEN_14[9]~32 .extended_lut = "off";
defparam \_GEN_14[9]~32 .lut_mask = 64'h01013333FFFFFFFF;
defparam \_GEN_14[9]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N43
dffeas \ledArrayReg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\_GEN_14[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledArrayReg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ledArrayReg[9] .is_wysiwyg = "true";
defparam \ledArrayReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \frameBuffer|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaOut|vgaFbAddrReg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgaOut|vgaFbRdEnReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N58
dffeas \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\frameBuffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N39
cyclonev_lcell_comb \vgaOut|bOutReg[4]~1 (
// Equation(s):
// \vgaOut|bOutReg[4]~1_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (\RESET_N~input_o  & ((!\vgaOut|vgaFbRdEnReg~q ) # (!\SW[9]~input_o ))) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (\RESET_N~input_o  & !\vgaOut|vgaFbRdEnReg~q ) ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\vgaOut|vgaFbRdEnReg~q ),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg[4]~1 .extended_lut = "off";
defparam \vgaOut|bOutReg[4]~1 .lut_mask = 64'h4444444454545454;
defparam \vgaOut|bOutReg[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N48
cyclonev_lcell_comb \vgaOut|hsyncPrefetchReg~2 (
// Equation(s):
// \vgaOut|hsyncPrefetchReg~2_combout  = ( \vgaOut|xCounter [5] & ( !\vgaOut|xCounter [6] ) ) # ( !\vgaOut|xCounter [5] & ( (!\vgaOut|xCounter [8] & !\vgaOut|xCounter [6]) ) )

	.dataa(!\vgaOut|xCounter [8]),
	.datab(!\vgaOut|xCounter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|hsyncPrefetchReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|hsyncPrefetchReg~2 .extended_lut = "off";
defparam \vgaOut|hsyncPrefetchReg~2 .lut_mask = 64'h88888888CCCCCCCC;
defparam \vgaOut|hsyncPrefetchReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \vgaOut|hsyncPrefetchReg~0 (
// Equation(s):
// \vgaOut|hsyncPrefetchReg~0_combout  = (!\vgaOut|xCounter [7] & \vgaOut|xCounter [6])

	.dataa(!\vgaOut|xCounter [7]),
	.datab(gnd),
	.datac(!\vgaOut|xCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|hsyncPrefetchReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|hsyncPrefetchReg~0 .extended_lut = "off";
defparam \vgaOut|hsyncPrefetchReg~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vgaOut|hsyncPrefetchReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N33
cyclonev_lcell_comb \vgaOut|hsyncPrefetchReg~1 (
// Equation(s):
// \vgaOut|hsyncPrefetchReg~1_combout  = ( \vgaOut|xCounter [8] & ( \vgaOut|xCounter [7] ) )

	.dataa(!\vgaOut|xCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|hsyncPrefetchReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|hsyncPrefetchReg~1 .extended_lut = "off";
defparam \vgaOut|hsyncPrefetchReg~1 .lut_mask = 64'h0000000055555555;
defparam \vgaOut|hsyncPrefetchReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N6
cyclonev_lcell_comb \vgaOut|hsyncPrefetchReg~3 (
// Equation(s):
// \vgaOut|hsyncPrefetchReg~3_combout  = ( \RESET_N~input_o  & ( \vgaOut|_GEN_34~0_combout  ) ) # ( !\RESET_N~input_o  & ( \vgaOut|_GEN_34~0_combout  ) ) # ( \RESET_N~input_o  & ( !\vgaOut|_GEN_34~0_combout  & ( (((!\vgaOut|xCounter [9]) # 
// (\vgaOut|hsyncPrefetchReg~1_combout )) # (\vgaOut|hsyncPrefetchReg~0_combout )) # (\vgaOut|hsyncPrefetchReg~2_combout ) ) ) ) # ( !\RESET_N~input_o  & ( !\vgaOut|_GEN_34~0_combout  ) )

	.dataa(!\vgaOut|hsyncPrefetchReg~2_combout ),
	.datab(!\vgaOut|hsyncPrefetchReg~0_combout ),
	.datac(!\vgaOut|hsyncPrefetchReg~1_combout ),
	.datad(!\vgaOut|xCounter [9]),
	.datae(!\RESET_N~input_o ),
	.dataf(!\vgaOut|_GEN_34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|hsyncPrefetchReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|hsyncPrefetchReg~3 .extended_lut = "off";
defparam \vgaOut|hsyncPrefetchReg~3 .lut_mask = 64'hFFFFFF7FFFFFFFFF;
defparam \vgaOut|hsyncPrefetchReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N8
dffeas \vgaOut|hsyncPrefetchReg (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|hsyncPrefetchReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|hsyncPrefetchReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|hsyncPrefetchReg .is_wysiwyg = "true";
defparam \vgaOut|hsyncPrefetchReg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \vgaOut|vsyncPrefetchReg~1 (
// Equation(s):
// \vgaOut|vsyncPrefetchReg~1_combout  = ( \vgaOut|yCounter [1] & ( \vgaOut|yCounter [2] ) ) # ( !\vgaOut|yCounter [1] & ( \vgaOut|yCounter [2] ) ) # ( \vgaOut|yCounter [1] & ( !\vgaOut|yCounter [2] & ( (!\vgaOut|yCounter [9]) # ((!\vgaOut|yCounter [3]) # 
// ((!\RESET_N~input_o ) # (!\vgaOut|vsyncPrefetchReg~0_combout ))) ) ) ) # ( !\vgaOut|yCounter [1] & ( !\vgaOut|yCounter [2] ) )

	.dataa(!\vgaOut|yCounter [9]),
	.datab(!\vgaOut|yCounter [3]),
	.datac(!\RESET_N~input_o ),
	.datad(!\vgaOut|vsyncPrefetchReg~0_combout ),
	.datae(!\vgaOut|yCounter [1]),
	.dataf(!\vgaOut|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|vsyncPrefetchReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|vsyncPrefetchReg~1 .extended_lut = "off";
defparam \vgaOut|vsyncPrefetchReg~1 .lut_mask = 64'hFFFFFFFEFFFFFFFF;
defparam \vgaOut|vsyncPrefetchReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N44
dffeas \vgaOut|vsyncPrefetchReg (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|vsyncPrefetchReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vsyncPrefetchReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vsyncPrefetchReg .is_wysiwyg = "true";
defparam \vgaOut|vsyncPrefetchReg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N45
cyclonev_lcell_comb \vgaOut|always1~0 (
// Equation(s):
// \vgaOut|always1~0_combout  = ( \vgaOut|vsyncPrefetchReg~q  & ( \vgaOut|hsyncPrefetchReg~q  ) )

	.dataa(gnd),
	.datab(!\vgaOut|hsyncPrefetchReg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|vsyncPrefetchReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|always1~0 .extended_lut = "off";
defparam \vgaOut|always1~0 .lut_mask = 64'h0000000033333333;
defparam \vgaOut|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N33
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = ( \vgaOut|vgaFbAddrReg [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbAddrReg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N35
dffeas \frameBuffer|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\frameBuffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaOut|vgaFbRdEnReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N51
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = ( \frameBuffer|altsyncram_component|auto_generated|address_reg_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N52
dffeas \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N24
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = ( \vgaOut|vgaFbAddrReg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbAddrReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N26
dffeas \frameBuffer|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\frameBuffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaOut|vgaFbRdEnReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N0
cyclonev_lcell_comb \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout  = ( \frameBuffer|altsyncram_component|auto_generated|address_reg_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .extended_lut = "off";
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N1
dffeas \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N12
cyclonev_lcell_comb \vgaOut|bOutReg~0 (
// Equation(s):
// \vgaOut|bOutReg~0_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a188~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0 )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a188~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a188~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0 )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a188~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a188~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~0 .extended_lut = "off";
defparam \vgaOut|bOutReg~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \vgaOut|bOutReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N18
cyclonev_lcell_comb \vgaOut|bOutReg[4]~2 (
// Equation(s):
// \vgaOut|bOutReg[4]~2_combout  = ( \vgaOut|vgaFbRdEnReg~q  & ( (!\SW[9]~input_o  & (\RESET_N~input_o  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) # ( !\vgaOut|vgaFbRdEnReg~q  & ( \RESET_N~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(!\RESET_N~input_o ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbRdEnReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg[4]~2 .extended_lut = "off";
defparam \vgaOut|bOutReg[4]~2 .lut_mask = 64'h0F0F0F0F0C000C00;
defparam \vgaOut|bOutReg[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N54
cyclonev_lcell_comb \vgaOut|bOutReg~3 (
// Equation(s):
// \vgaOut|bOutReg~3_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~3 .extended_lut = "off";
defparam \vgaOut|bOutReg~3 .lut_mask = 64'h030503F5F305F3F5;
defparam \vgaOut|bOutReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N39
cyclonev_lcell_comb \vgaOut|bOutReg~4 (
// Equation(s):
// \vgaOut|bOutReg~4_combout  = ( \vgaOut|bOutReg~3_combout  & ( (!\vgaOut|bOutReg[4]~1_combout  & (((\vgaOut|bOutReg[4]~2_combout )))) # (\vgaOut|bOutReg[4]~1_combout  & ((!\vgaOut|bOutReg[4]~2_combout  & ((\vgaOut|bOutReg~0_combout ))) # 
// (\vgaOut|bOutReg[4]~2_combout  & (\vgaOut|always1~0_combout )))) ) ) # ( !\vgaOut|bOutReg~3_combout  & ( (\vgaOut|bOutReg[4]~1_combout  & ((!\vgaOut|bOutReg[4]~2_combout  & ((\vgaOut|bOutReg~0_combout ))) # (\vgaOut|bOutReg[4]~2_combout  & 
// (\vgaOut|always1~0_combout )))) ) )

	.dataa(!\vgaOut|bOutReg[4]~1_combout ),
	.datab(!\vgaOut|always1~0_combout ),
	.datac(!\vgaOut|bOutReg~0_combout ),
	.datad(!\vgaOut|bOutReg[4]~2_combout ),
	.datae(!\vgaOut|bOutReg~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~4 .extended_lut = "off";
defparam \vgaOut|bOutReg~4 .lut_mask = 64'h051105BB051105BB;
defparam \vgaOut|bOutReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N40
dffeas \vgaOut|bOutReg[4] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|bOutReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|bOutReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|bOutReg[4] .is_wysiwyg = "true";
defparam \vgaOut|bOutReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N48
cyclonev_lcell_comb \vgaOut|bOutReg~5 (
// Equation(s):
// \vgaOut|bOutReg~5_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a189~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0  & 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a189~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0  
// & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a189~PORTBDATAOUT0  & ((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a189~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a189~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~5 .extended_lut = "off";
defparam \vgaOut|bOutReg~5 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \vgaOut|bOutReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N36
cyclonev_lcell_comb \vgaOut|bOutReg~6 (
// Equation(s):
// \vgaOut|bOutReg~6_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 )) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 )) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~6 .extended_lut = "off";
defparam \vgaOut|bOutReg~6 .lut_mask = 64'h05AF111105AFBBBB;
defparam \vgaOut|bOutReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N42
cyclonev_lcell_comb \vgaOut|bOutReg~7 (
// Equation(s):
// \vgaOut|bOutReg~7_combout  = ( \vgaOut|bOutReg[4]~2_combout  & ( (!\vgaOut|bOutReg[4]~1_combout  & (\vgaOut|bOutReg~6_combout )) # (\vgaOut|bOutReg[4]~1_combout  & ((\vgaOut|always1~0_combout ))) ) ) # ( !\vgaOut|bOutReg[4]~2_combout  & ( 
// (\vgaOut|bOutReg~5_combout  & \vgaOut|bOutReg[4]~1_combout ) ) )

	.dataa(!\vgaOut|bOutReg~5_combout ),
	.datab(!\vgaOut|bOutReg~6_combout ),
	.datac(!\vgaOut|bOutReg[4]~1_combout ),
	.datad(!\vgaOut|always1~0_combout ),
	.datae(!\vgaOut|bOutReg[4]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~7 .extended_lut = "off";
defparam \vgaOut|bOutReg~7 .lut_mask = 64'h0505303F0505303F;
defparam \vgaOut|bOutReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N44
dffeas \vgaOut|bOutReg[5] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|bOutReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|bOutReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|bOutReg[5] .is_wysiwyg = "true";
defparam \vgaOut|bOutReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N24
cyclonev_lcell_comb \vgaOut|bOutReg~9 (
// Equation(s):
// \vgaOut|bOutReg~9_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~9 .extended_lut = "off";
defparam \vgaOut|bOutReg~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \vgaOut|bOutReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N6
cyclonev_lcell_comb \vgaOut|bOutReg~8 (
// Equation(s):
// \vgaOut|bOutReg~8_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a190~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a190~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  
// & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a190~PORTBDATAOUT0  & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a190~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a190~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~8 .extended_lut = "off";
defparam \vgaOut|bOutReg~8 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \vgaOut|bOutReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N0
cyclonev_lcell_comb \vgaOut|bOutReg~10 (
// Equation(s):
// \vgaOut|bOutReg~10_combout  = ( \vgaOut|bOutReg[4]~2_combout  & ( (!\vgaOut|bOutReg[4]~1_combout  & (\vgaOut|bOutReg~9_combout )) # (\vgaOut|bOutReg[4]~1_combout  & ((\vgaOut|always1~0_combout ))) ) ) # ( !\vgaOut|bOutReg[4]~2_combout  & ( 
// (\vgaOut|bOutReg~8_combout  & \vgaOut|bOutReg[4]~1_combout ) ) )

	.dataa(!\vgaOut|bOutReg~9_combout ),
	.datab(!\vgaOut|bOutReg~8_combout ),
	.datac(!\vgaOut|bOutReg[4]~1_combout ),
	.datad(!\vgaOut|always1~0_combout ),
	.datae(!\vgaOut|bOutReg[4]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~10 .extended_lut = "off";
defparam \vgaOut|bOutReg~10 .lut_mask = 64'h0303505F0303505F;
defparam \vgaOut|bOutReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \vgaOut|bOutReg[6] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|bOutReg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|bOutReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|bOutReg[6] .is_wysiwyg = "true";
defparam \vgaOut|bOutReg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N12
cyclonev_lcell_comb \vgaOut|bOutReg~12 (
// Equation(s):
// \vgaOut|bOutReg~12_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~12 .extended_lut = "off";
defparam \vgaOut|bOutReg~12 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \vgaOut|bOutReg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N18
cyclonev_lcell_comb \vgaOut|bOutReg~11 (
// Equation(s):
// \vgaOut|bOutReg~11_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0 )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a191~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a143~PORTBDATAOUT0 ) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0 )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a191~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a143~PORTBDATAOUT0 ) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a191~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a143~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~11 .extended_lut = "off";
defparam \vgaOut|bOutReg~11 .lut_mask = 64'h00552727AAFF2727;
defparam \vgaOut|bOutReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N33
cyclonev_lcell_comb \vgaOut|bOutReg~13 (
// Equation(s):
// \vgaOut|bOutReg~13_combout  = ( \vgaOut|always1~0_combout  & ( \vgaOut|bOutReg~11_combout  & ( ((\vgaOut|bOutReg~12_combout  & \vgaOut|bOutReg[4]~2_combout )) # (\vgaOut|bOutReg[4]~1_combout ) ) ) ) # ( !\vgaOut|always1~0_combout  & ( 
// \vgaOut|bOutReg~11_combout  & ( (!\vgaOut|bOutReg[4]~1_combout  & (\vgaOut|bOutReg~12_combout  & \vgaOut|bOutReg[4]~2_combout )) # (\vgaOut|bOutReg[4]~1_combout  & ((!\vgaOut|bOutReg[4]~2_combout ))) ) ) ) # ( \vgaOut|always1~0_combout  & ( 
// !\vgaOut|bOutReg~11_combout  & ( (\vgaOut|bOutReg[4]~2_combout  & ((\vgaOut|bOutReg~12_combout ) # (\vgaOut|bOutReg[4]~1_combout ))) ) ) ) # ( !\vgaOut|always1~0_combout  & ( !\vgaOut|bOutReg~11_combout  & ( (!\vgaOut|bOutReg[4]~1_combout  & 
// (\vgaOut|bOutReg~12_combout  & \vgaOut|bOutReg[4]~2_combout )) ) ) )

	.dataa(!\vgaOut|bOutReg[4]~1_combout ),
	.datab(gnd),
	.datac(!\vgaOut|bOutReg~12_combout ),
	.datad(!\vgaOut|bOutReg[4]~2_combout ),
	.datae(!\vgaOut|always1~0_combout ),
	.dataf(!\vgaOut|bOutReg~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg~13 .extended_lut = "off";
defparam \vgaOut|bOutReg~13 .lut_mask = 64'h000A005F550A555F;
defparam \vgaOut|bOutReg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N34
dffeas \vgaOut|bOutReg[7] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|bOutReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|bOutReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|bOutReg[7] .is_wysiwyg = "true";
defparam \vgaOut|bOutReg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N18
cyclonev_lcell_comb \vgaOut|gOutReg[7]~2 (
// Equation(s):
// \vgaOut|gOutReg[7]~2_combout  = ( !\SW[9]~input_o  & ( \vgaOut|vgaFbRdEnReg~q  ) )

	.dataa(gnd),
	.datab(!\vgaOut|vgaFbRdEnReg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg[7]~2 .extended_lut = "off";
defparam \vgaOut|gOutReg[7]~2 .lut_mask = 64'h3333333300000000;
defparam \vgaOut|gOutReg[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N12
cyclonev_lcell_comb \vgaOut|gOutReg~0 (
// Equation(s):
// \vgaOut|gOutReg~0_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 )) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 )) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~0 .extended_lut = "off";
defparam \vgaOut|gOutReg~0 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \vgaOut|gOutReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N0
cyclonev_lcell_comb \vgaOut|gOutReg~1 (
// Equation(s):
// \vgaOut|gOutReg~1_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a180~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a180~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a180~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0  & 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a180~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0  & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a180~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~1 .extended_lut = "off";
defparam \vgaOut|gOutReg~1 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \vgaOut|gOutReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \vgaOut|bOutReg[4]~14 (
// Equation(s):
// \vgaOut|bOutReg[4]~14_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \vgaOut|vgaFbRdEnReg~q  ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \vgaOut|vgaFbRdEnReg~q  & ( 
// \SW[9]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\vgaOut|vgaFbRdEnReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|bOutReg[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|bOutReg[4]~14 .extended_lut = "off";
defparam \vgaOut|bOutReg[4]~14 .lut_mask = 64'h000000003333FFFF;
defparam \vgaOut|bOutReg[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \vgaOut|gOutReg~3 (
// Equation(s):
// \vgaOut|gOutReg~3_combout  = ( \vgaOut|bOutReg[4]~14_combout  & ( \vgaOut|vgaFbAddrReg [12] & ( (!\vgaOut|gOutReg[7]~2_combout ) # (\vgaOut|gOutReg~1_combout ) ) ) ) # ( !\vgaOut|bOutReg[4]~14_combout  & ( \vgaOut|vgaFbAddrReg [12] & ( 
// (!\vgaOut|gOutReg[7]~2_combout  & ((\vgaOut|always1~0_combout ))) # (\vgaOut|gOutReg[7]~2_combout  & (\vgaOut|gOutReg~0_combout )) ) ) ) # ( \vgaOut|bOutReg[4]~14_combout  & ( !\vgaOut|vgaFbAddrReg [12] & ( (\vgaOut|gOutReg[7]~2_combout  & 
// \vgaOut|gOutReg~1_combout ) ) ) ) # ( !\vgaOut|bOutReg[4]~14_combout  & ( !\vgaOut|vgaFbAddrReg [12] & ( (!\vgaOut|gOutReg[7]~2_combout  & ((\vgaOut|always1~0_combout ))) # (\vgaOut|gOutReg[7]~2_combout  & (\vgaOut|gOutReg~0_combout )) ) ) )

	.dataa(!\vgaOut|gOutReg[7]~2_combout ),
	.datab(!\vgaOut|gOutReg~0_combout ),
	.datac(!\vgaOut|always1~0_combout ),
	.datad(!\vgaOut|gOutReg~1_combout ),
	.datae(!\vgaOut|bOutReg[4]~14_combout ),
	.dataf(!\vgaOut|vgaFbAddrReg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~3 .extended_lut = "off";
defparam \vgaOut|gOutReg~3 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \vgaOut|gOutReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N50
dffeas \vgaOut|gOutReg[4] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|gOutReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|gOutReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|gOutReg[4] .is_wysiwyg = "true";
defparam \vgaOut|gOutReg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N54
cyclonev_lcell_comb \vgaOut|gOutReg~4 (
// Equation(s):
// \vgaOut|gOutReg~4_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~4 .extended_lut = "off";
defparam \vgaOut|gOutReg~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \vgaOut|gOutReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N48
cyclonev_lcell_comb \vgaOut|gOutReg~5 (
// Equation(s):
// \vgaOut|gOutReg~5_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0 )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a181~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a157~PORTBDATAOUT0 ) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0 )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a181~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|ram_block1a157~PORTBDATAOUT0  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a157~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a181~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~5 .extended_lut = "off";
defparam \vgaOut|gOutReg~5 .lut_mask = 64'h0505303FF5F5303F;
defparam \vgaOut|gOutReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \vgaOut|gOutReg~6 (
// Equation(s):
// \vgaOut|gOutReg~6_combout  = ( \vgaOut|always1~0_combout  & ( \vgaOut|gOutReg~5_combout  & ( (!\vgaOut|gOutReg[7]~2_combout  & (((!\vgaOut|bOutReg[4]~14_combout )) # (\vgaOut|vgaFbAddrReg [13]))) # (\vgaOut|gOutReg[7]~2_combout  & 
// (((\vgaOut|gOutReg~4_combout ) # (\vgaOut|bOutReg[4]~14_combout )))) ) ) ) # ( !\vgaOut|always1~0_combout  & ( \vgaOut|gOutReg~5_combout  & ( (!\vgaOut|gOutReg[7]~2_combout  & (\vgaOut|vgaFbAddrReg [13] & (\vgaOut|bOutReg[4]~14_combout ))) # 
// (\vgaOut|gOutReg[7]~2_combout  & (((\vgaOut|gOutReg~4_combout ) # (\vgaOut|bOutReg[4]~14_combout )))) ) ) ) # ( \vgaOut|always1~0_combout  & ( !\vgaOut|gOutReg~5_combout  & ( (!\vgaOut|gOutReg[7]~2_combout  & (((!\vgaOut|bOutReg[4]~14_combout )) # 
// (\vgaOut|vgaFbAddrReg [13]))) # (\vgaOut|gOutReg[7]~2_combout  & (((!\vgaOut|bOutReg[4]~14_combout  & \vgaOut|gOutReg~4_combout )))) ) ) ) # ( !\vgaOut|always1~0_combout  & ( !\vgaOut|gOutReg~5_combout  & ( (!\vgaOut|gOutReg[7]~2_combout  & 
// (\vgaOut|vgaFbAddrReg [13] & (\vgaOut|bOutReg[4]~14_combout ))) # (\vgaOut|gOutReg[7]~2_combout  & (((!\vgaOut|bOutReg[4]~14_combout  & \vgaOut|gOutReg~4_combout )))) ) ) )

	.dataa(!\vgaOut|vgaFbAddrReg [13]),
	.datab(!\vgaOut|gOutReg[7]~2_combout ),
	.datac(!\vgaOut|bOutReg[4]~14_combout ),
	.datad(!\vgaOut|gOutReg~4_combout ),
	.datae(!\vgaOut|always1~0_combout ),
	.dataf(!\vgaOut|gOutReg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~6 .extended_lut = "off";
defparam \vgaOut|gOutReg~6 .lut_mask = 64'h0434C4F40737C7F7;
defparam \vgaOut|gOutReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \vgaOut|gOutReg[5] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|gOutReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|gOutReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|gOutReg[5] .is_wysiwyg = "true";
defparam \vgaOut|gOutReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N42
cyclonev_lcell_comb \vgaOut|gOutReg~7 (
// Equation(s):
// \vgaOut|gOutReg~7_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & 
// ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  & ((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~7 .extended_lut = "off";
defparam \vgaOut|gOutReg~7 .lut_mask = 64'h0035F0350F35FF35;
defparam \vgaOut|gOutReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N12
cyclonev_lcell_comb \vgaOut|gOutReg~8 (
// Equation(s):
// \vgaOut|gOutReg~8_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a182~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0  & 
// \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a182~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0  
// & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a182~PORTBDATAOUT0  & ((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a182~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a182~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~8 .extended_lut = "off";
defparam \vgaOut|gOutReg~8 .lut_mask = 64'h0035F0350F35FF35;
defparam \vgaOut|gOutReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \vgaOut|gOutReg~9 (
// Equation(s):
// \vgaOut|gOutReg~9_combout  = ( \vgaOut|bOutReg[4]~14_combout  & ( \vgaOut|gOutReg[7]~2_combout  & ( \vgaOut|gOutReg~8_combout  ) ) ) # ( !\vgaOut|bOutReg[4]~14_combout  & ( \vgaOut|gOutReg[7]~2_combout  & ( \vgaOut|gOutReg~7_combout  ) ) ) # ( 
// \vgaOut|bOutReg[4]~14_combout  & ( !\vgaOut|gOutReg[7]~2_combout  & ( \vgaOut|vgaFbAddrReg [14] ) ) ) # ( !\vgaOut|bOutReg[4]~14_combout  & ( !\vgaOut|gOutReg[7]~2_combout  & ( \vgaOut|always1~0_combout  ) ) )

	.dataa(!\vgaOut|vgaFbAddrReg [14]),
	.datab(!\vgaOut|gOutReg~7_combout ),
	.datac(!\vgaOut|always1~0_combout ),
	.datad(!\vgaOut|gOutReg~8_combout ),
	.datae(!\vgaOut|bOutReg[4]~14_combout ),
	.dataf(!\vgaOut|gOutReg[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~9 .extended_lut = "off";
defparam \vgaOut|gOutReg~9 .lut_mask = 64'h0F0F5555333300FF;
defparam \vgaOut|gOutReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N38
dffeas \vgaOut|gOutReg[6] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|gOutReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|gOutReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|gOutReg[6] .is_wysiwyg = "true";
defparam \vgaOut|gOutReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N57
cyclonev_lcell_comb \vgaOut|gOutReg~11 (
// Equation(s):
// \vgaOut|gOutReg~11_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a183~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a183~PORTBDATAOUT0 )))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a183~PORTBDATAOUT0 )))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a183~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a183~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~11 .extended_lut = "off";
defparam \vgaOut|gOutReg~11 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \vgaOut|gOutReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N24
cyclonev_lcell_comb \vgaOut|gOutReg~10 (
// Equation(s):
// \vgaOut|gOutReg~10_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~10 .extended_lut = "off";
defparam \vgaOut|gOutReg~10 .lut_mask = 64'h330F0055330FFF55;
defparam \vgaOut|gOutReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N6
cyclonev_lcell_comb \vgaOut|gOutReg~12 (
// Equation(s):
// \vgaOut|gOutReg~12_combout  = ( \vgaOut|always1~0_combout  & ( \vgaOut|gOutReg[7]~2_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & ((\vgaOut|gOutReg~10_combout ))) # (\vgaOut|bOutReg[4]~14_combout  & (\vgaOut|gOutReg~11_combout )) ) ) ) # ( 
// !\vgaOut|always1~0_combout  & ( \vgaOut|gOutReg[7]~2_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & ((\vgaOut|gOutReg~10_combout ))) # (\vgaOut|bOutReg[4]~14_combout  & (\vgaOut|gOutReg~11_combout )) ) ) ) # ( \vgaOut|always1~0_combout  & ( 
// !\vgaOut|gOutReg[7]~2_combout  & ( (!\vgaOut|bOutReg[4]~14_combout ) # (\vgaOut|vgaFbAddrReg [15]) ) ) ) # ( !\vgaOut|always1~0_combout  & ( !\vgaOut|gOutReg[7]~2_combout  & ( (\vgaOut|bOutReg[4]~14_combout  & \vgaOut|vgaFbAddrReg [15]) ) ) )

	.dataa(!\vgaOut|bOutReg[4]~14_combout ),
	.datab(!\vgaOut|vgaFbAddrReg [15]),
	.datac(!\vgaOut|gOutReg~11_combout ),
	.datad(!\vgaOut|gOutReg~10_combout ),
	.datae(!\vgaOut|always1~0_combout ),
	.dataf(!\vgaOut|gOutReg[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|gOutReg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|gOutReg~12 .extended_lut = "off";
defparam \vgaOut|gOutReg~12 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \vgaOut|gOutReg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \vgaOut|gOutReg[7] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|gOutReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|gOutReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|gOutReg[7] .is_wysiwyg = "true";
defparam \vgaOut|gOutReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N42
cyclonev_lcell_comb \vgaOut|hsyncReg~0 (
// Equation(s):
// \vgaOut|hsyncReg~0_combout  = ( \vgaOut|vgaFbRdEnReg~q  ) # ( !\vgaOut|vgaFbRdEnReg~q  & ( (!\RESET_N~input_o ) # (\vgaOut|hsyncPrefetchReg~q ) ) )

	.dataa(gnd),
	.datab(!\vgaOut|hsyncPrefetchReg~q ),
	.datac(!\RESET_N~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|vgaFbRdEnReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|hsyncReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|hsyncReg~0 .extended_lut = "off";
defparam \vgaOut|hsyncReg~0 .lut_mask = 64'hF3F3F3F3FFFFFFFF;
defparam \vgaOut|hsyncReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N43
dffeas \vgaOut|hsyncReg (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|hsyncReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|hsyncReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|hsyncReg .is_wysiwyg = "true";
defparam \vgaOut|hsyncReg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N36
cyclonev_lcell_comb \vgaOut|rOutReg~0 (
// Equation(s):
// \vgaOut|rOutReg~0_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b 
// [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~0 .extended_lut = "off";
defparam \vgaOut|rOutReg~0 .lut_mask = 64'h335533550F000FFF;
defparam \vgaOut|rOutReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N33
cyclonev_lcell_comb \vgaOut|rOutReg~1 (
// Equation(s):
// \vgaOut|rOutReg~1_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a172~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0 )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a172~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0 )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a172~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0 ))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a172~PORTBDATAOUT0 
//  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a172~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~1 .extended_lut = "off";
defparam \vgaOut|rOutReg~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \vgaOut|rOutReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \vgaOut|rOutReg~2 (
// Equation(s):
// \vgaOut|rOutReg~2_combout  = ( \vgaOut|always1~0_combout  & ( \vgaOut|rOutReg~1_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & (((!\vgaOut|gOutReg[7]~2_combout ) # (\vgaOut|rOutReg~0_combout )))) # (\vgaOut|bOutReg[4]~14_combout  & 
// (((\vgaOut|gOutReg[7]~2_combout )) # (\vgaOut|vgaFbAddrReg [4]))) ) ) ) # ( !\vgaOut|always1~0_combout  & ( \vgaOut|rOutReg~1_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & (((\vgaOut|gOutReg[7]~2_combout  & \vgaOut|rOutReg~0_combout )))) # 
// (\vgaOut|bOutReg[4]~14_combout  & (((\vgaOut|gOutReg[7]~2_combout )) # (\vgaOut|vgaFbAddrReg [4]))) ) ) ) # ( \vgaOut|always1~0_combout  & ( !\vgaOut|rOutReg~1_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & (((!\vgaOut|gOutReg[7]~2_combout ) # 
// (\vgaOut|rOutReg~0_combout )))) # (\vgaOut|bOutReg[4]~14_combout  & (\vgaOut|vgaFbAddrReg [4] & (!\vgaOut|gOutReg[7]~2_combout ))) ) ) ) # ( !\vgaOut|always1~0_combout  & ( !\vgaOut|rOutReg~1_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & 
// (((\vgaOut|gOutReg[7]~2_combout  & \vgaOut|rOutReg~0_combout )))) # (\vgaOut|bOutReg[4]~14_combout  & (\vgaOut|vgaFbAddrReg [4] & (!\vgaOut|gOutReg[7]~2_combout ))) ) ) )

	.dataa(!\vgaOut|bOutReg[4]~14_combout ),
	.datab(!\vgaOut|vgaFbAddrReg [4]),
	.datac(!\vgaOut|gOutReg[7]~2_combout ),
	.datad(!\vgaOut|rOutReg~0_combout ),
	.datae(!\vgaOut|always1~0_combout ),
	.dataf(!\vgaOut|rOutReg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~2 .extended_lut = "off";
defparam \vgaOut|rOutReg~2 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \vgaOut|rOutReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N26
dffeas \vgaOut|rOutReg[4] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|rOutReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|rOutReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|rOutReg[4] .is_wysiwyg = "true";
defparam \vgaOut|rOutReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \vgaOut|rOutReg~3 (
// Equation(s):
// \vgaOut|rOutReg~3_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 )) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 )) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~3 .extended_lut = "off";
defparam \vgaOut|rOutReg~3 .lut_mask = 64'h03F3505003F35F5F;
defparam \vgaOut|rOutReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \vgaOut|rOutReg~4 (
// Equation(s):
// \vgaOut|rOutReg~4_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a173~PORTBDATAOUT0 ) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a149~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  & ( (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a173~PORTBDATAOUT0 ) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a149~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a149~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a173~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~4 .extended_lut = "off";
defparam \vgaOut|rOutReg~4 .lut_mask = 64'h5353000F5353F0FF;
defparam \vgaOut|rOutReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \vgaOut|rOutReg~5 (
// Equation(s):
// \vgaOut|rOutReg~5_combout  = ( \vgaOut|rOutReg~4_combout  & ( \vgaOut|gOutReg[7]~2_combout  & ( (\vgaOut|rOutReg~3_combout ) # (\vgaOut|bOutReg[4]~14_combout ) ) ) ) # ( !\vgaOut|rOutReg~4_combout  & ( \vgaOut|gOutReg[7]~2_combout  & ( 
// (!\vgaOut|bOutReg[4]~14_combout  & \vgaOut|rOutReg~3_combout ) ) ) ) # ( \vgaOut|rOutReg~4_combout  & ( !\vgaOut|gOutReg[7]~2_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & ((\vgaOut|always1~0_combout ))) # (\vgaOut|bOutReg[4]~14_combout  & 
// (\vgaOut|vgaFbAddrReg [5])) ) ) ) # ( !\vgaOut|rOutReg~4_combout  & ( !\vgaOut|gOutReg[7]~2_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & ((\vgaOut|always1~0_combout ))) # (\vgaOut|bOutReg[4]~14_combout  & (\vgaOut|vgaFbAddrReg [5])) ) ) )

	.dataa(!\vgaOut|bOutReg[4]~14_combout ),
	.datab(!\vgaOut|vgaFbAddrReg [5]),
	.datac(!\vgaOut|always1~0_combout ),
	.datad(!\vgaOut|rOutReg~3_combout ),
	.datae(!\vgaOut|rOutReg~4_combout ),
	.dataf(!\vgaOut|gOutReg[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~5 .extended_lut = "off";
defparam \vgaOut|rOutReg~5 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \vgaOut|rOutReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N43
dffeas \vgaOut|rOutReg[5] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|rOutReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|rOutReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|rOutReg[5] .is_wysiwyg = "true";
defparam \vgaOut|rOutReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N39
cyclonev_lcell_comb \vgaOut|rOutReg~7 (
// Equation(s):
// \vgaOut|rOutReg~7_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a174~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a174~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a174~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0  & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a174~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0  & \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0  & ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a174~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~7 .extended_lut = "off";
defparam \vgaOut|rOutReg~7 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \vgaOut|rOutReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \vgaOut|rOutReg~6 (
// Equation(s):
// \vgaOut|rOutReg~6_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~6 .extended_lut = "off";
defparam \vgaOut|rOutReg~6 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \vgaOut|rOutReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \vgaOut|rOutReg~8 (
// Equation(s):
// \vgaOut|rOutReg~8_combout  = ( \vgaOut|vgaFbAddrReg [6] & ( \vgaOut|gOutReg[7]~2_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & ((\vgaOut|rOutReg~6_combout ))) # (\vgaOut|bOutReg[4]~14_combout  & (\vgaOut|rOutReg~7_combout )) ) ) ) # ( 
// !\vgaOut|vgaFbAddrReg [6] & ( \vgaOut|gOutReg[7]~2_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & ((\vgaOut|rOutReg~6_combout ))) # (\vgaOut|bOutReg[4]~14_combout  & (\vgaOut|rOutReg~7_combout )) ) ) ) # ( \vgaOut|vgaFbAddrReg [6] & ( 
// !\vgaOut|gOutReg[7]~2_combout  & ( (\vgaOut|always1~0_combout ) # (\vgaOut|bOutReg[4]~14_combout ) ) ) ) # ( !\vgaOut|vgaFbAddrReg [6] & ( !\vgaOut|gOutReg[7]~2_combout  & ( (!\vgaOut|bOutReg[4]~14_combout  & \vgaOut|always1~0_combout ) ) ) )

	.dataa(!\vgaOut|rOutReg~7_combout ),
	.datab(!\vgaOut|rOutReg~6_combout ),
	.datac(!\vgaOut|bOutReg[4]~14_combout ),
	.datad(!\vgaOut|always1~0_combout ),
	.datae(!\vgaOut|vgaFbAddrReg [6]),
	.dataf(!\vgaOut|gOutReg[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~8 .extended_lut = "off";
defparam \vgaOut|rOutReg~8 .lut_mask = 64'h00F00FFF35353535;
defparam \vgaOut|rOutReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \vgaOut|rOutReg[6] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|rOutReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|rOutReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|rOutReg[6] .is_wysiwyg = "true";
defparam \vgaOut|rOutReg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N3
cyclonev_lcell_comb \vgaOut|rOutReg~10 (
// Equation(s):
// \vgaOut|rOutReg~10_combout  = ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a175~PORTBDATAOUT0  & ( 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a175~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 )) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a151~PORTBDATAOUT0 ))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a175~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frameBuffer|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a175~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 )) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a151~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a151~PORTBDATAOUT0 ),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a175~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~10 .extended_lut = "off";
defparam \vgaOut|rOutReg~10 .lut_mask = 64'h0A5F22220A5F7777;
defparam \vgaOut|rOutReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \vgaOut|rOutReg~9 (
// Equation(s):
// \vgaOut|rOutReg~9_combout  = ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( 
// \frameBuffer|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frameBuffer|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \frameBuffer|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( 
// (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  & !\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frameBuffer|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\frameBuffer|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( !\frameBuffer|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( (!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frameBuffer|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frameBuffer|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datac(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(!\frameBuffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.dataf(!\frameBuffer|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~9 .extended_lut = "off";
defparam \vgaOut|rOutReg~9 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \vgaOut|rOutReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N12
cyclonev_lcell_comb \vgaOut|rOutReg~11 (
// Equation(s):
// \vgaOut|rOutReg~11_combout  = ( \vgaOut|rOutReg~9_combout  & ( \vgaOut|vgaFbAddrReg [7] & ( (!\vgaOut|bOutReg[4]~14_combout  & (((\vgaOut|gOutReg[7]~2_combout ) # (\vgaOut|always1~0_combout )))) # (\vgaOut|bOutReg[4]~14_combout  & 
// (((!\vgaOut|gOutReg[7]~2_combout )) # (\vgaOut|rOutReg~10_combout ))) ) ) ) # ( !\vgaOut|rOutReg~9_combout  & ( \vgaOut|vgaFbAddrReg [7] & ( (!\vgaOut|bOutReg[4]~14_combout  & (((\vgaOut|always1~0_combout  & !\vgaOut|gOutReg[7]~2_combout )))) # 
// (\vgaOut|bOutReg[4]~14_combout  & (((!\vgaOut|gOutReg[7]~2_combout )) # (\vgaOut|rOutReg~10_combout ))) ) ) ) # ( \vgaOut|rOutReg~9_combout  & ( !\vgaOut|vgaFbAddrReg [7] & ( (!\vgaOut|bOutReg[4]~14_combout  & (((\vgaOut|gOutReg[7]~2_combout ) # 
// (\vgaOut|always1~0_combout )))) # (\vgaOut|bOutReg[4]~14_combout  & (\vgaOut|rOutReg~10_combout  & ((\vgaOut|gOutReg[7]~2_combout )))) ) ) ) # ( !\vgaOut|rOutReg~9_combout  & ( !\vgaOut|vgaFbAddrReg [7] & ( (!\vgaOut|bOutReg[4]~14_combout  & 
// (((\vgaOut|always1~0_combout  & !\vgaOut|gOutReg[7]~2_combout )))) # (\vgaOut|bOutReg[4]~14_combout  & (\vgaOut|rOutReg~10_combout  & ((\vgaOut|gOutReg[7]~2_combout )))) ) ) )

	.dataa(!\vgaOut|bOutReg[4]~14_combout ),
	.datab(!\vgaOut|rOutReg~10_combout ),
	.datac(!\vgaOut|always1~0_combout ),
	.datad(!\vgaOut|gOutReg[7]~2_combout ),
	.datae(!\vgaOut|rOutReg~9_combout ),
	.dataf(!\vgaOut|vgaFbAddrReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|rOutReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|rOutReg~11 .extended_lut = "off";
defparam \vgaOut|rOutReg~11 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \vgaOut|rOutReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N14
dffeas \vgaOut|rOutReg[7] (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|rOutReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|rOutReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|rOutReg[7] .is_wysiwyg = "true";
defparam \vgaOut|rOutReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N36
cyclonev_lcell_comb \vgaOut|vsyncReg~0 (
// Equation(s):
// \vgaOut|vsyncReg~0_combout  = ( \vgaOut|vsyncPrefetchReg~q  ) # ( !\vgaOut|vsyncPrefetchReg~q  & ( (!\RESET_N~input_o ) # (\vgaOut|vgaFbRdEnReg~q ) ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\vgaOut|vgaFbRdEnReg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaOut|vsyncPrefetchReg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaOut|vsyncReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaOut|vsyncReg~0 .extended_lut = "off";
defparam \vgaOut|vsyncReg~0 .lut_mask = 64'hBBBBBBBBFFFFFFFF;
defparam \vgaOut|vsyncReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N37
dffeas \vgaOut|vsyncReg (
	.clk(\pllVga|pll_vga_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaOut|vsyncReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaOut|vsyncReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaOut|vsyncReg .is_wysiwyg = "true";
defparam \vgaOut|vsyncReg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N35
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N1
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N1
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N38
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N55
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N38
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N55
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N95
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N55
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N38
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N38
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N78
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N4
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N38
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N38
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N55
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N21
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N4
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N21
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N21
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N21
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N4
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N4
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N18
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N55
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N21
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N21
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N4
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N95
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N78
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N44
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N61
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N4
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N1
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N52
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N18
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N35
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N52
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N35
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N18
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N1
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N1
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N18
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N35
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N1
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N75
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N18
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N35
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N18
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N1
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N41
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N41
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N18
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N58
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N58
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N52
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N52
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N35
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N18
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N18
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N35
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N52
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N4
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N21
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N4
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N21
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N92
cyclonev_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N52
cyclonev_io_ibuf \SD_DATA[0]~input (
	.i(SD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[0]~input_o ));
// synopsys translate_off
defparam \SD_DATA[0]~input .bus_hold = "false";
defparam \SD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N41
cyclonev_io_ibuf \SD_DATA[1]~input (
	.i(SD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[1]~input_o ));
// synopsys translate_off
defparam \SD_DATA[1]~input .bus_hold = "false";
defparam \SD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N58
cyclonev_io_ibuf \SD_DATA[2]~input (
	.i(SD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[2]~input_o ));
// synopsys translate_off
defparam \SD_DATA[2]~input .bus_hold = "false";
defparam \SD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N75
cyclonev_io_ibuf \SD_DATA[3]~input (
	.i(SD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[3]~input_o ));
// synopsys translate_off
defparam \SD_DATA[3]~input .bus_hold = "false";
defparam \SD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 2;
// synopsys translate_on

endmodule
