Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb  2 17:03:00 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   45          inf        0.000                      0                   45           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UHAN/status_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED_Status
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 4.023ns (56.245%)  route 3.129ns (43.755%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDSE                         0.000     0.000 r  UHAN/status_reg/C
    SLICE_X2Y43          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  UHAN/status_reg/Q
                         net (fo=1, routed)           3.129     3.647    LED_Status_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.152 r  LED_Status_OBUF_inst/O
                         net (fo=0)                   0.000     7.152    LED_Status
    U16                                                               r  LED_Status (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.467ns  (logic 0.978ns (21.892%)  route 3.489ns (78.108%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           1.052     1.508    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     1.632 f  URX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.154     1.786    URX/r_SM_Main[2]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     1.910 r  URX/r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           1.220     3.130    URX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.254 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.727     3.981    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.150     4.131 r  URX/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.336     4.467    URX/r_Bit_Index[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  URX/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.331ns  (logic 1.178ns (27.199%)  route 3.153ns (72.801%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           1.052     1.508    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     1.632 r  URX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.154     1.786    URX/r_SM_Main[2]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     1.910 f  URX/r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           0.891     2.801    URX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y45          LUT3 (Prop_lut3_I1_O)        0.146     2.947 r  URX/r_Clk_Count[8]_i_4/O
                         net (fo=3, routed)           0.468     3.415    URX/r_Clk_Count[8]_i_4_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.328     3.743 r  URX/r_Clk_Count[8]_i_1/O
                         net (fo=7, routed)           0.588     4.331    URX/r_Clk_Count[8]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  URX/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.331ns  (logic 1.178ns (27.199%)  route 3.153ns (72.801%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           1.052     1.508    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     1.632 r  URX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.154     1.786    URX/r_SM_Main[2]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     1.910 f  URX/r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           0.891     2.801    URX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y45          LUT3 (Prop_lut3_I1_O)        0.146     2.947 r  URX/r_Clk_Count[8]_i_4/O
                         net (fo=3, routed)           0.468     3.415    URX/r_Clk_Count[8]_i_4_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.328     3.743 r  URX/r_Clk_Count[8]_i_1/O
                         net (fo=7, routed)           0.588     4.331    URX/r_Clk_Count[8]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  URX/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.331ns  (logic 1.178ns (27.199%)  route 3.153ns (72.801%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           1.052     1.508    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     1.632 r  URX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.154     1.786    URX/r_SM_Main[2]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     1.910 f  URX/r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           0.891     2.801    URX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y45          LUT3 (Prop_lut3_I1_O)        0.146     2.947 r  URX/r_Clk_Count[8]_i_4/O
                         net (fo=3, routed)           0.468     3.415    URX/r_Clk_Count[8]_i_4_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.328     3.743 r  URX/r_Clk_Count[8]_i_1/O
                         net (fo=7, routed)           0.588     4.331    URX/r_Clk_Count[8]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  URX/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_RX_Byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.312ns  (logic 0.952ns (22.076%)  route 3.360ns (77.924%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           1.052     1.508    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     1.632 f  URX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.154     1.786    URX/r_SM_Main[2]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     1.910 r  URX/r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           1.220     3.130    URX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.254 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.934     4.188    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.312 r  URX/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     4.312    URX/r_RX_Byte[6]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  URX/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_RX_Byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.228ns  (logic 0.952ns (22.515%)  route 3.276ns (77.485%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           1.052     1.508    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     1.632 f  URX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.154     1.786    URX/r_SM_Main[2]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     1.910 r  URX/r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           1.220     3.130    URX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.254 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.850     4.104    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     4.228 r  URX/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     4.228    URX/r_RX_Byte[0]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  URX/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_RX_Byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.173ns  (logic 0.952ns (22.811%)  route 3.221ns (77.189%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           1.052     1.508    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     1.632 f  URX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.154     1.786    URX/r_SM_Main[2]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     1.910 r  URX/r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           1.220     3.130    URX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.254 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.795     4.049    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     4.173 r  URX/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     4.173    URX/r_RX_Byte[4]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  URX/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_RX_Byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.169ns  (logic 0.952ns (22.835%)  route 3.217ns (77.165%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           1.052     1.508    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     1.632 f  URX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.154     1.786    URX/r_SM_Main[2]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     1.910 r  URX/r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           1.220     3.130    URX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.254 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.791     4.045    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     4.169 r  URX/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     4.169    URX/r_RX_Byte[5]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  URX/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Bit_Index_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.093ns  (logic 0.952ns (23.257%)  route 3.141ns (76.743%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           1.052     1.508    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     1.632 f  URX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.154     1.786    URX/r_SM_Main[2]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     1.910 r  URX/r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           1.220     3.130    URX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.254 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.715     3.969    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     4.093 r  URX/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     4.093    URX/r_Bit_Index[2]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  URX/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 URX/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_SM_Main_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_SM_Main_reg[0]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_SM_Main_reg[0]/Q
                         net (fo=15, routed)          0.101     0.242    URX/r_SM_Main_reg_n_0_[0]
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.045     0.287 r  URX/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     0.287    URX/r_SM_Main[1]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  URX/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_RX_Byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  URX/r_Bit_Index_reg[1]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  URX/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.085     0.249    URX/r_Bit_Index_reg_n_0_[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  URX/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     0.294    URX/r_RX_Byte[6]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  URX/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.189ns (55.004%)  route 0.155ns (44.996%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[2]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           0.155     0.296    URX/r_Clk_Count_reg_n_0_[2]
    SLICE_X3Y46          LUT5 (Prop_lut5_I1_O)        0.048     0.344 r  URX/r_Clk_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.344    URX/r_Clk_Count[3]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  URX/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.042%)  route 0.158ns (45.958%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[3]/C
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_Clk_Count_reg[3]/Q
                         net (fo=6, routed)           0.158     0.299    URX/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.045     0.344 r  URX/r_Clk_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.344    URX/r_Clk_Count[5]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  URX/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UHAN/Data_Viable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.157%)  route 0.210ns (59.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  URX/r_RX_DV_reg/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_RX_DV_reg/Q
                         net (fo=4, routed)           0.210     0.351    UHAN/Recieved_Data_Valid
    SLICE_X3Y43          FDRE                                         r  UHAN/Data_Viable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[8]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_Clk_Count_reg[8]/Q
                         net (fo=4, routed)           0.168     0.309    URX/r_Clk_Count_reg_n_0_[8]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  URX/r_Clk_Count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.354    URX/r_Clk_Count[8]_i_3_n_0
    SLICE_X3Y45          FDRE                                         r  URX/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_RX_Byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  URX/r_RX_Byte_reg[0]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_RX_Byte_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    URX/r_RX_Byte[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  URX/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    URX/r_RX_Byte[0]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  URX/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_RX_Byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE                         0.000     0.000 r  URX/r_RX_Byte_reg[3]/C
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_RX_Byte_reg[3]/Q
                         net (fo=3, routed)           0.168     0.309    URX/r_RX_Byte[3]
    SLICE_X1Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  URX/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    URX/r_RX_Byte[3]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  URX/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_RX_Byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE                         0.000     0.000 r  URX/r_RX_Byte_reg[5]/C
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_RX_Byte_reg[5]/Q
                         net (fo=3, routed)           0.173     0.314    URX/r_RX_Byte[5]
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  URX/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    URX/r_RX_Byte[5]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  URX/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_RX_DV_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.260%)  route 0.177ns (48.740%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  URX/r_RX_DV_reg/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_RX_DV_reg/Q
                         net (fo=4, routed)           0.177     0.318    URX/Recieved_Data_Valid
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.045     0.363 r  URX/r_RX_DV_i_1/O
                         net (fo=1, routed)           0.000     0.363    URX/r_RX_DV_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  URX/r_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------





