#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f04d0f2a60 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v000001f04d167bc0_0 .var "Clk", 0 0;
v000001f04d168160_0 .var "Reset", 0 0;
v000001f04d1687a0_0 .var "Start", 0 0;
v000001f04d168840_0 .var/i "counter", 31 0;
v000001f04d167440_0 .var/i "i", 31 0;
v000001f04d168de0_0 .var/i "outfile", 31 0;
S_000001f04d0f2bf0 .scope module, "CPU" "CPU" 2 4, 3 1 0, S_000001f04d0f2a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v000001f04d167f80_0 .net *"_ivl_7", 6 0, L_000001f04d17aab0;  1 drivers
v000001f04d167ee0_0 .net *"_ivl_8", 2 0, L_000001f04d17b2d0;  1 drivers
v000001f04d168ac0_0 .net "clk_i", 0 0, v000001f04d167bc0_0;  1 drivers
v000001f04d167940_0 .net "rst_i", 0 0, v000001f04d168160_0;  1 drivers
v000001f04d168d40_0 .net "start_i", 0 0, v000001f04d1687a0_0;  1 drivers
L_000001f04d17bb90 .concat [ 3 7 0 0], L_000001f04d17b2d0, L_000001f04d17aab0;
S_000001f04d0f2d80 .scope module, "ALU" "ALU" 3 74, 4 1 0, S_000001f04d0f2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v000001f04d0ce390_0 .net "ALUCtrl_i", 2 0, v000001f04d0ce6b0_0;  1 drivers
L_000001f04ed601a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f04d0ce430_0 .net "Zero_o", 0 0, L_000001f04ed601a8;  1 drivers
v000001f04d0ce4d0_0 .net "data1_i", 31 0, L_000001f04d0f7630;  1 drivers
v000001f04d0cddf0_0 .net "data2_i", 31 0, v000001f04d168520_0;  1 drivers
v000001f04d0ce570_0 .var "data_o", 31 0;
E_000001f04d10bce0 .event anyedge, v000001f04d0ce390_0, v000001f04d0ce4d0_0, v000001f04d0cddf0_0;
S_000001f04d0ee390 .scope module, "ALU_Control" "ALU_Control" 3 84, 5 1 0, S_000001f04d0f2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v000001f04d0ce6b0_0 .var "ALUCtrl_o", 2 0;
v000001f04d0cdad0_0 .net "ALUOp_i", 1 0, v000001f04d0ce070_0;  1 drivers
v000001f04d0cdb70_0 .net "funct_i", 9 0, L_000001f04d17bb90;  1 drivers
E_000001f04d10bd20 .event anyedge, v000001f04d0cdad0_0, v000001f04d0cdb70_0;
S_000001f04d0ee520 .scope module, "Add_PC" "Adder" 3 26, 6 1 0, S_000001f04d0f2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v000001f04d0cdc10_0 .net "data1_in", 31 0, v000001f04d168480_0;  1 drivers
L_000001f04ed60088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f04d0ce250_0 .net "data2_in", 31 0, L_000001f04ed60088;  1 drivers
v000001f04d0cdf30_0 .net "data_o", 31 0, L_000001f04d167080;  1 drivers
L_000001f04d167080 .arith/sum 32, v000001f04d168480_0, L_000001f04ed60088;
S_000001f04d0ee6b0 .scope module, "Control" "Control" 3 17, 7 1 0, S_000001f04d0f2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
v000001f04d0ce070_0 .var "ALUOp_o", 1 0;
v000001f04d0ce1b0_0 .var "ALUSrc_o", 0 0;
v000001f04d168ca0_0 .net "Op_i", 6 0, L_000001f04d168e80;  1 drivers
v000001f04d1688e0_0 .var "RegWrite_o", 0 0;
E_000001f04d10bf60 .event anyedge, v000001f04d168ca0_0;
S_000001f04d0eba20 .scope module, "Instruction_Memory" "Instruction_Memory" 3 41, 8 1 0, S_000001f04d0f2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_000001f04d0f8040 .functor BUFZ 32, L_000001f04d167120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f04d167da0_0 .net *"_ivl_1", 31 0, L_000001f04d167120;  1 drivers
v000001f04d167260_0 .net *"_ivl_3", 31 0, L_000001f04d17baf0;  1 drivers
v000001f04d167c60_0 .net *"_ivl_5", 29 0, L_000001f04d167300;  1 drivers
L_000001f04ed600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f04d167b20_0 .net *"_ivl_7", 1 0, L_000001f04ed600d0;  1 drivers
v000001f04d168200_0 .net "addr_i", 31 0, v000001f04d168480_0;  alias, 1 drivers
v000001f04d168b60_0 .net "instr_o", 31 0, L_000001f04d0f8040;  1 drivers
v000001f04d167800 .array "memory", 255 0, 31 0;
L_000001f04d168e80 .part L_000001f04d0f8040, 0, 7;
L_000001f04d167120 .array/port v000001f04d167800, L_000001f04d17baf0;
L_000001f04d167300 .part v000001f04d168480_0, 2, 30;
L_000001f04d17baf0 .concat [ 30 2 0 0], L_000001f04d167300, L_000001f04ed600d0;
L_000001f04d17b730 .part L_000001f04d0f8040, 15, 5;
L_000001f04d17a290 .part L_000001f04d0f8040, 20, 5;
L_000001f04d17b050 .part L_000001f04d0f8040, 7, 5;
L_000001f04d17ac90 .part L_000001f04d0f8040, 20, 12;
L_000001f04d17aab0 .part L_000001f04d0f8040, 25, 7;
L_000001f04d17b2d0 .part L_000001f04d0f8040, 12, 3;
S_000001f04d0ebbb0 .scope module, "MUX_ALUSrc" "MUX32" 3 58, 9 1 0, S_000001f04d0f2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001f04d1676c0_0 .net "data1_i", 31 0, L_000001f04d0f80b0;  1 drivers
v000001f04d167620_0 .net "data2_i", 31 0, v000001f04d1680c0_0;  1 drivers
v000001f04d168520_0 .var "data_o", 31 0;
v000001f04d1674e0_0 .net "select_i", 0 0, v000001f04d0ce1b0_0;  1 drivers
E_000001f04d10bae0 .event anyedge, v000001f04d0ce1b0_0, v000001f04d1676c0_0, v000001f04d167620_0;
S_000001f04d0ebd40 .scope module, "PC" "PC" 3 33, 10 1 0, S_000001f04d0f2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v000001f04d1673a0_0 .net "clk_i", 0 0, v000001f04d167bc0_0;  alias, 1 drivers
v000001f04d1685c0_0 .net "pc_i", 31 0, L_000001f04d167080;  alias, 1 drivers
v000001f04d168480_0 .var "pc_o", 31 0;
v000001f04d1682a0_0 .net "rst_i", 0 0, v000001f04d168160_0;  alias, 1 drivers
v000001f04d1678a0_0 .net "start_i", 0 0, v000001f04d1687a0_0;  alias, 1 drivers
E_000001f04d10bd60/0 .event negedge, v000001f04d1682a0_0;
E_000001f04d10bd60/1 .event posedge, v000001f04d1673a0_0;
E_000001f04d10bd60 .event/or E_000001f04d10bd60/0, E_000001f04d10bd60/1;
S_000001f04d0eb0a0 .scope module, "Registers" "Registers" 3 46, 11 1 0, S_000001f04d0f2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_000001f04d0f7630 .functor BUFZ 32, L_000001f04d17a6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f04d0f80b0 .functor BUFZ 32, L_000001f04d17a150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f04d168700_0 .net "RDaddr_i", 4 0, L_000001f04d17b050;  1 drivers
v000001f04d168340_0 .net "RDdata_i", 31 0, v000001f04d0ce570_0;  1 drivers
v000001f04d168020_0 .net "RS1addr_i", 4 0, L_000001f04d17b730;  1 drivers
v000001f04d167d00_0 .net "RS1data_o", 31 0, L_000001f04d0f7630;  alias, 1 drivers
v000001f04d168980_0 .net "RS2addr_i", 4 0, L_000001f04d17a290;  1 drivers
v000001f04d167580_0 .net "RS2data_o", 31 0, L_000001f04d0f80b0;  alias, 1 drivers
v000001f04d168a20_0 .net "RegWrite_i", 0 0, v000001f04d1688e0_0;  1 drivers
v000001f04d1683e0_0 .net *"_ivl_0", 31 0, L_000001f04d17a6f0;  1 drivers
v000001f04d1671c0_0 .net *"_ivl_10", 6 0, L_000001f04d17b4b0;  1 drivers
L_000001f04ed60160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f04d167760_0 .net *"_ivl_13", 1 0, L_000001f04ed60160;  1 drivers
v000001f04d168660_0 .net *"_ivl_2", 6 0, L_000001f04d17a650;  1 drivers
L_000001f04ed60118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f04d1679e0_0 .net *"_ivl_5", 1 0, L_000001f04ed60118;  1 drivers
v000001f04d168c00_0 .net *"_ivl_8", 31 0, L_000001f04d17a150;  1 drivers
v000001f04d167e40_0 .net "clk_i", 0 0, v000001f04d167bc0_0;  alias, 1 drivers
v000001f04d167a80 .array/s "register", 31 0, 31 0;
E_000001f04d10bb60 .event posedge, v000001f04d1673a0_0;
L_000001f04d17a6f0 .array/port v000001f04d167a80, L_000001f04d17a650;
L_000001f04d17a650 .concat [ 5 2 0 0], L_000001f04d17b730, L_000001f04ed60118;
L_000001f04d17a150 .array/port v000001f04d167a80, L_000001f04d17b4b0;
L_000001f04d17b4b0 .concat [ 5 2 0 0], L_000001f04d17a290, L_000001f04ed60160;
S_000001f04d0eb230 .scope module, "Sign_Extend" "Sign_Extend" 3 67, 12 1 0, S_000001f04d0f2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000001f04d168f20_0 .net "data_i", 31 20, L_000001f04d17ac90;  1 drivers
v000001f04d1680c0_0 .var "data_o", 31 0;
E_000001f04d10bde0 .event anyedge, v000001f04d168f20_0;
    .scope S_000001f04d0ee6b0;
T_0 ;
    %wait E_000001f04d10bf60;
    %load/vec4 v000001f04d168ca0_0;
    %pad/u 32;
    %cmpi/e 51, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f04d0ce070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f04d0ce1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f04d1688e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f04d168ca0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f04d0ce070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f04d0ce1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f04d1688e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f04d0ebd40;
T_1 ;
    %wait E_000001f04d10bd60;
    %load/vec4 v000001f04d1682a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f04d168480_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f04d1678a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f04d1685c0_0;
    %assign/vec4 v000001f04d168480_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001f04d168480_0;
    %assign/vec4 v000001f04d168480_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f04d0eb0a0;
T_2 ;
    %wait E_000001f04d10bb60;
    %load/vec4 v000001f04d168a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001f04d168340_0;
    %load/vec4 v000001f04d168700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f04d167a80, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f04d0ebbb0;
T_3 ;
    %wait E_000001f04d10bae0;
    %load/vec4 v000001f04d1674e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001f04d1676c0_0;
    %assign/vec4 v000001f04d168520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f04d167620_0;
    %assign/vec4 v000001f04d168520_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f04d0eb230;
T_4 ;
    %wait E_000001f04d10bde0;
    %load/vec4 v000001f04d168f20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v000001f04d168f20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f04d1680c0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001f04d168f20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f04d1680c0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f04d0f2d80;
T_5 ;
    %wait E_000001f04d10bce0;
    %load/vec4 v000001f04d0ce390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v000001f04d0ce4d0_0;
    %load/vec4 v000001f04d0cddf0_0;
    %and;
    %store/vec4 v000001f04d0ce570_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v000001f04d0ce4d0_0;
    %load/vec4 v000001f04d0cddf0_0;
    %xor;
    %store/vec4 v000001f04d0ce570_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v000001f04d0ce4d0_0;
    %ix/getv 4, v000001f04d0cddf0_0;
    %shiftl 4;
    %store/vec4 v000001f04d0ce570_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v000001f04d0ce4d0_0;
    %load/vec4 v000001f04d0cddf0_0;
    %add;
    %store/vec4 v000001f04d0ce570_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v000001f04d0ce4d0_0;
    %load/vec4 v000001f04d0cddf0_0;
    %sub;
    %store/vec4 v000001f04d0ce570_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v000001f04d0ce4d0_0;
    %load/vec4 v000001f04d0cddf0_0;
    %mul;
    %store/vec4 v000001f04d0ce570_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000001f04d0ce4d0_0;
    %load/vec4 v000001f04d0cddf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001f04d0ce570_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f04d0ee390;
T_6 ;
    %wait E_000001f04d10bd20;
    %load/vec4 v000001f04d0cdad0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001f04d0cdb70_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f04d0ce6b0_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f04d0ce6b0_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f04d0ce6b0_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f04d0ce6b0_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001f04d0ce6b0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001f04d0ce6b0_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f04d0cdad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v000001f04d0cdb70_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f04d0ce6b0_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001f04d0ce6b0_0, 0;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f04d0f2a60;
T_7 ;
    %delay 25, 0;
    %load/vec4 v000001f04d167bc0_0;
    %inv;
    %store/vec4 v000001f04d167bc0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f04d0f2a60;
T_8 ;
    %vpi_call 2 7 "$dumpfile", "Hw4.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f04d0f2a60 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f04d168840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f04d167440_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f04d167440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f04d167440_0;
    %store/vec4a v000001f04d167800, 4, 0;
    %load/vec4 v000001f04d167440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f04d167440_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f04d167440_0, 0, 32;
T_8.2 ;
    %load/vec4 v000001f04d167440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f04d167440_0;
    %store/vec4a v000001f04d167a80, 4, 0;
    %load/vec4 v000001f04d167440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f04d167440_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 23 "$readmemb", "../../instruction.txt", v000001f04d167800 {0 0 0};
    %vpi_func 2 26 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v000001f04d168de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f04d167bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f04d168160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f04d1687a0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f04d168160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f04d1687a0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001f04d0f2a60;
T_9 ;
    %wait E_000001f04d10bb60;
    %load/vec4 v000001f04d168840_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 41 "$finish" {0 0 0};
T_9.0 ;
    %vpi_call 2 44 "$fdisplay", v000001f04d168de0_0, "PC = %d", v000001f04d168480_0 {0 0 0};
    %vpi_call 2 47 "$fdisplay", v000001f04d168de0_0, "Registers" {0 0 0};
    %vpi_call 2 48 "$fdisplay", v000001f04d168de0_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8) = %d", &A<v000001f04d167a80, 0>, &A<v000001f04d167a80, 8>, &A<v000001f04d167a80, 16>, &A<v000001f04d167a80, 24> {0 0 0};
    %vpi_call 2 49 "$fdisplay", v000001f04d168de0_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9) = %d", &A<v000001f04d167a80, 1>, &A<v000001f04d167a80, 9>, &A<v000001f04d167a80, 17>, &A<v000001f04d167a80, 25> {0 0 0};
    %vpi_call 2 50 "$fdisplay", v000001f04d168de0_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10)= %d", &A<v000001f04d167a80, 2>, &A<v000001f04d167a80, 10>, &A<v000001f04d167a80, 18>, &A<v000001f04d167a80, 26> {0 0 0};
    %vpi_call 2 51 "$fdisplay", v000001f04d168de0_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11)= %d", &A<v000001f04d167a80, 3>, &A<v000001f04d167a80, 11>, &A<v000001f04d167a80, 19>, &A<v000001f04d167a80, 27> {0 0 0};
    %vpi_call 2 52 "$fdisplay", v000001f04d168de0_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3) = %d", &A<v000001f04d167a80, 4>, &A<v000001f04d167a80, 12>, &A<v000001f04d167a80, 20>, &A<v000001f04d167a80, 28> {0 0 0};
    %vpi_call 2 53 "$fdisplay", v000001f04d168de0_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4) = %d", &A<v000001f04d167a80, 5>, &A<v000001f04d167a80, 13>, &A<v000001f04d167a80, 21>, &A<v000001f04d167a80, 29> {0 0 0};
    %vpi_call 2 54 "$fdisplay", v000001f04d168de0_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5) = %d", &A<v000001f04d167a80, 6>, &A<v000001f04d167a80, 14>, &A<v000001f04d167a80, 22>, &A<v000001f04d167a80, 30> {0 0 0};
    %vpi_call 2 55 "$fdisplay", v000001f04d168de0_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6) = %d", &A<v000001f04d167a80, 7>, &A<v000001f04d167a80, 15>, &A<v000001f04d167a80, 23>, &A<v000001f04d167a80, 31> {0 0 0};
    %vpi_call 2 57 "$fdisplay", v000001f04d168de0_0, "\012" {0 0 0};
    %load/vec4 v000001f04d168840_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f04d168840_0, 0, 32;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../../testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "../../Instruction_Memory.v";
    "MUX32.v";
    "../../PC.v";
    "../../Registers.v";
    "Sign_Extend.v";
