17:34:07 **** Build of project p3_UART0_test_bsp ****
make -k all 
libgen -hw ../system_hw_platform/system.xml\
	       \
	       -pe ps7_cortexa9_0 \
	       -log libgen.log \
	       system.mss
libgen
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: libgen -hw ../system_hw_platform/system.xml -pe ps7_cortexa9_0
-log libgen.log system.mss 


Staging source files.
Running DRCs.
Running generate.
Command canceled

17:34:25 Build Cancelled (took 17s.782ms)

