// Seed: 1297791203
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3 & 1'd0 <= 1;
  wire id_5;
endmodule
module module_0 (
    input wand id_0,
    output wand id_1,
    input wire id_2,
    input wor id_3,
    input logic id_4,
    input supply0 module_1,
    input tri0 id_6,
    input wand id_7,
    output logic id_8,
    output tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    input supply0 id_12,
    input supply0 id_13
);
  assign id_1 = 1'd0;
  pullup (1 ^ id_3.sum, 1);
  wire id_15;
  always_latch @(posedge 1 or id_5) begin : LABEL_0
    id_8 <= id_4;
    assign id_8 = 1;
  end
  always @(negedge id_12) id_8 <= 1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign id_10 = id_4 >= id_7 + 1;
endmodule
