#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("conv_1_out_0_0_address0", 12, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_0_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_0_0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_0_0_address1", 12, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_0_0_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_0_0_q1", 32, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_0_1_address0", 12, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_0_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_0_1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_0_1_address1", 12, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_0_1_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_0_1_q1", 32, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_0_2_address0", 12, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_0_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_0_2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_0_2_address1", 12, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_0_2_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_0_2_q1", 32, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_1_0_address0", 12, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_1_0_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_1_0_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_1_0_address1", 12, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_1_0_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_1_0_q1", 32, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_1_1_address0", 12, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_1_1_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_1_1_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_1_1_address1", 12, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_1_1_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_1_1_q1", 32, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_1_2_address0", 12, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_1_2_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_1_2_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_1_2_address1", 12, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_1_2_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_1_2_q1", 32, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_2_0_address0", 12, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_2_0_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_2_0_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_2_0_address1", 12, hls_out, 6, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_2_0_ce1", 1, hls_out, 6, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_2_0_q1", 32, hls_in, 6, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_2_1_address0", 12, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_2_1_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_2_1_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_2_1_address1", 12, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_2_1_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_2_1_q1", 32, hls_in, 7, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_2_2_address0", 11, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_2_2_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_2_2_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_2_2_address1", 11, hls_out, 8, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_2_2_ce1", 1, hls_out, 8, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_2_2_q1", 32, hls_in, 8, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("max_pool_1_out_0_address0", 12, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("max_pool_1_out_0_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("max_pool_1_out_0_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("max_pool_1_out_0_d0", 32, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("max_pool_1_out_0_address1", 12, hls_out, 9, "ap_memory", "MemPortADDR2", 1),
	Port_Property("max_pool_1_out_0_ce1", 1, hls_out, 9, "ap_memory", "MemPortCE2", 1),
	Port_Property("max_pool_1_out_0_we1", 1, hls_out, 9, "ap_memory", "MemPortWE2", 1),
	Port_Property("max_pool_1_out_0_d1", 32, hls_out, 9, "ap_memory", "MemPortDIN2", 1),
	Port_Property("max_pool_1_out_1_address0", 12, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("max_pool_1_out_1_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("max_pool_1_out_1_we0", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("max_pool_1_out_1_d0", 32, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("max_pool_1_out_1_address1", 12, hls_out, 10, "ap_memory", "MemPortADDR2", 1),
	Port_Property("max_pool_1_out_1_ce1", 1, hls_out, 10, "ap_memory", "MemPortCE2", 1),
	Port_Property("max_pool_1_out_1_we1", 1, hls_out, 10, "ap_memory", "MemPortWE2", 1),
	Port_Property("max_pool_1_out_1_d1", 32, hls_out, 10, "ap_memory", "MemPortDIN2", 1),
	Port_Property("max_pool_1_out_2_address0", 11, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("max_pool_1_out_2_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("max_pool_1_out_2_we0", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("max_pool_1_out_2_d0", 32, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("max_pool_1_out_2_address1", 11, hls_out, 11, "ap_memory", "MemPortADDR2", 1),
	Port_Property("max_pool_1_out_2_ce1", 1, hls_out, 11, "ap_memory", "MemPortCE2", 1),
	Port_Property("max_pool_1_out_2_we1", 1, hls_out, 11, "ap_memory", "MemPortWE2", 1),
	Port_Property("max_pool_1_out_2_d1", 32, hls_out, 11, "ap_memory", "MemPortDIN2", 1),
};
const char* HLS_Design_Meta::dut_name = "max_pool_1";
