// Seed: 2827200827
module module_0;
  assign module_2.id_4 = 0;
  wire id_2;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0
    , id_3, id_4,
    input  tri0  id_1
);
  for (id_5 = 1; id_5; id_5 = id_1) begin : LABEL_0
    wire id_6;
    always #(1'b0)
      if (1'b0)
        assume (1);
        else id_4 <= 1;
    assign id_0 = id_4;
    supply0 id_7;
    wire id_8;
    assign id_7 = 1;
  end
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always #1;
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
  assign id_9 = 1;
endmodule
