
WFI_WL55_1CPU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d00  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08003e38  08003e38  00004e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fb8  08003fb8  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003fb8  08003fb8  00004fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003fc0  08003fc0  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fc0  08003fc0  00004fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003fc4  08003fc4  00004fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003fc8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000068  08004030  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08004030  0000526c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ebbe  00000000  00000000  00005092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002316  00000000  00000000  00013c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  00015f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bf3  00000000  00000000  00016f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cddc  00000000  00000000  00017b2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e672  00000000  00000000  00034907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b20c6  00000000  00000000  00042f79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f503f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004764  00000000  00000000  000f5084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  000f97e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000068 	.word	0x20000068
 8000154:	00000000 	.word	0x00000000
 8000158:	08003e20 	.word	0x08003e20

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	2000006c 	.word	0x2000006c
 8000174:	08003e20 	.word	0x08003e20

08000178 <__aeabi_uldivmod>:
 8000178:	b953      	cbnz	r3, 8000190 <__aeabi_uldivmod+0x18>
 800017a:	b94a      	cbnz	r2, 8000190 <__aeabi_uldivmod+0x18>
 800017c:	2900      	cmp	r1, #0
 800017e:	bf08      	it	eq
 8000180:	2800      	cmpeq	r0, #0
 8000182:	bf1c      	itt	ne
 8000184:	f04f 31ff 	movne.w	r1, #4294967295
 8000188:	f04f 30ff 	movne.w	r0, #4294967295
 800018c:	f000 b988 	b.w	80004a0 <__aeabi_idiv0>
 8000190:	f1ad 0c08 	sub.w	ip, sp, #8
 8000194:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000198:	f000 f806 	bl	80001a8 <__udivmoddi4>
 800019c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a4:	b004      	add	sp, #16
 80001a6:	4770      	bx	lr

080001a8 <__udivmoddi4>:
 80001a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001ac:	9d08      	ldr	r5, [sp, #32]
 80001ae:	468e      	mov	lr, r1
 80001b0:	4604      	mov	r4, r0
 80001b2:	4688      	mov	r8, r1
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d14a      	bne.n	800024e <__udivmoddi4+0xa6>
 80001b8:	428a      	cmp	r2, r1
 80001ba:	4617      	mov	r7, r2
 80001bc:	d962      	bls.n	8000284 <__udivmoddi4+0xdc>
 80001be:	fab2 f682 	clz	r6, r2
 80001c2:	b14e      	cbz	r6, 80001d8 <__udivmoddi4+0x30>
 80001c4:	f1c6 0320 	rsb	r3, r6, #32
 80001c8:	fa01 f806 	lsl.w	r8, r1, r6
 80001cc:	fa20 f303 	lsr.w	r3, r0, r3
 80001d0:	40b7      	lsls	r7, r6
 80001d2:	ea43 0808 	orr.w	r8, r3, r8
 80001d6:	40b4      	lsls	r4, r6
 80001d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001dc:	fa1f fc87 	uxth.w	ip, r7
 80001e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001e4:	0c23      	lsrs	r3, r4, #16
 80001e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80001ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001ee:	fb01 f20c 	mul.w	r2, r1, ip
 80001f2:	429a      	cmp	r2, r3
 80001f4:	d909      	bls.n	800020a <__udivmoddi4+0x62>
 80001f6:	18fb      	adds	r3, r7, r3
 80001f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80001fc:	f080 80ea 	bcs.w	80003d4 <__udivmoddi4+0x22c>
 8000200:	429a      	cmp	r2, r3
 8000202:	f240 80e7 	bls.w	80003d4 <__udivmoddi4+0x22c>
 8000206:	3902      	subs	r1, #2
 8000208:	443b      	add	r3, r7
 800020a:	1a9a      	subs	r2, r3, r2
 800020c:	b2a3      	uxth	r3, r4
 800020e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000212:	fb0e 2210 	mls	r2, lr, r0, r2
 8000216:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800021a:	fb00 fc0c 	mul.w	ip, r0, ip
 800021e:	459c      	cmp	ip, r3
 8000220:	d909      	bls.n	8000236 <__udivmoddi4+0x8e>
 8000222:	18fb      	adds	r3, r7, r3
 8000224:	f100 32ff 	add.w	r2, r0, #4294967295
 8000228:	f080 80d6 	bcs.w	80003d8 <__udivmoddi4+0x230>
 800022c:	459c      	cmp	ip, r3
 800022e:	f240 80d3 	bls.w	80003d8 <__udivmoddi4+0x230>
 8000232:	443b      	add	r3, r7
 8000234:	3802      	subs	r0, #2
 8000236:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800023a:	eba3 030c 	sub.w	r3, r3, ip
 800023e:	2100      	movs	r1, #0
 8000240:	b11d      	cbz	r5, 800024a <__udivmoddi4+0xa2>
 8000242:	40f3      	lsrs	r3, r6
 8000244:	2200      	movs	r2, #0
 8000246:	e9c5 3200 	strd	r3, r2, [r5]
 800024a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800024e:	428b      	cmp	r3, r1
 8000250:	d905      	bls.n	800025e <__udivmoddi4+0xb6>
 8000252:	b10d      	cbz	r5, 8000258 <__udivmoddi4+0xb0>
 8000254:	e9c5 0100 	strd	r0, r1, [r5]
 8000258:	2100      	movs	r1, #0
 800025a:	4608      	mov	r0, r1
 800025c:	e7f5      	b.n	800024a <__udivmoddi4+0xa2>
 800025e:	fab3 f183 	clz	r1, r3
 8000262:	2900      	cmp	r1, #0
 8000264:	d146      	bne.n	80002f4 <__udivmoddi4+0x14c>
 8000266:	4573      	cmp	r3, lr
 8000268:	d302      	bcc.n	8000270 <__udivmoddi4+0xc8>
 800026a:	4282      	cmp	r2, r0
 800026c:	f200 8105 	bhi.w	800047a <__udivmoddi4+0x2d2>
 8000270:	1a84      	subs	r4, r0, r2
 8000272:	eb6e 0203 	sbc.w	r2, lr, r3
 8000276:	2001      	movs	r0, #1
 8000278:	4690      	mov	r8, r2
 800027a:	2d00      	cmp	r5, #0
 800027c:	d0e5      	beq.n	800024a <__udivmoddi4+0xa2>
 800027e:	e9c5 4800 	strd	r4, r8, [r5]
 8000282:	e7e2      	b.n	800024a <__udivmoddi4+0xa2>
 8000284:	2a00      	cmp	r2, #0
 8000286:	f000 8090 	beq.w	80003aa <__udivmoddi4+0x202>
 800028a:	fab2 f682 	clz	r6, r2
 800028e:	2e00      	cmp	r6, #0
 8000290:	f040 80a4 	bne.w	80003dc <__udivmoddi4+0x234>
 8000294:	1a8a      	subs	r2, r1, r2
 8000296:	0c03      	lsrs	r3, r0, #16
 8000298:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800029c:	b280      	uxth	r0, r0
 800029e:	b2bc      	uxth	r4, r7
 80002a0:	2101      	movs	r1, #1
 80002a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ae:	fb04 f20c 	mul.w	r2, r4, ip
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d907      	bls.n	80002c6 <__udivmoddi4+0x11e>
 80002b6:	18fb      	adds	r3, r7, r3
 80002b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002bc:	d202      	bcs.n	80002c4 <__udivmoddi4+0x11c>
 80002be:	429a      	cmp	r2, r3
 80002c0:	f200 80e0 	bhi.w	8000484 <__udivmoddi4+0x2dc>
 80002c4:	46c4      	mov	ip, r8
 80002c6:	1a9b      	subs	r3, r3, r2
 80002c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80002cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80002d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002d4:	fb02 f404 	mul.w	r4, r2, r4
 80002d8:	429c      	cmp	r4, r3
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0x144>
 80002dc:	18fb      	adds	r3, r7, r3
 80002de:	f102 30ff 	add.w	r0, r2, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0x142>
 80002e4:	429c      	cmp	r4, r3
 80002e6:	f200 80ca 	bhi.w	800047e <__udivmoddi4+0x2d6>
 80002ea:	4602      	mov	r2, r0
 80002ec:	1b1b      	subs	r3, r3, r4
 80002ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002f2:	e7a5      	b.n	8000240 <__udivmoddi4+0x98>
 80002f4:	f1c1 0620 	rsb	r6, r1, #32
 80002f8:	408b      	lsls	r3, r1
 80002fa:	fa22 f706 	lsr.w	r7, r2, r6
 80002fe:	431f      	orrs	r7, r3
 8000300:	fa0e f401 	lsl.w	r4, lr, r1
 8000304:	fa20 f306 	lsr.w	r3, r0, r6
 8000308:	fa2e fe06 	lsr.w	lr, lr, r6
 800030c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000310:	4323      	orrs	r3, r4
 8000312:	fa00 f801 	lsl.w	r8, r0, r1
 8000316:	fa1f fc87 	uxth.w	ip, r7
 800031a:	fbbe f0f9 	udiv	r0, lr, r9
 800031e:	0c1c      	lsrs	r4, r3, #16
 8000320:	fb09 ee10 	mls	lr, r9, r0, lr
 8000324:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000328:	fb00 fe0c 	mul.w	lr, r0, ip
 800032c:	45a6      	cmp	lr, r4
 800032e:	fa02 f201 	lsl.w	r2, r2, r1
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x1a0>
 8000334:	193c      	adds	r4, r7, r4
 8000336:	f100 3aff 	add.w	sl, r0, #4294967295
 800033a:	f080 809c 	bcs.w	8000476 <__udivmoddi4+0x2ce>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f240 8099 	bls.w	8000476 <__udivmoddi4+0x2ce>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 040e 	sub.w	r4, r4, lr
 800034c:	fa1f fe83 	uxth.w	lr, r3
 8000350:	fbb4 f3f9 	udiv	r3, r4, r9
 8000354:	fb09 4413 	mls	r4, r9, r3, r4
 8000358:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800035c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000360:	45a4      	cmp	ip, r4
 8000362:	d908      	bls.n	8000376 <__udivmoddi4+0x1ce>
 8000364:	193c      	adds	r4, r7, r4
 8000366:	f103 3eff 	add.w	lr, r3, #4294967295
 800036a:	f080 8082 	bcs.w	8000472 <__udivmoddi4+0x2ca>
 800036e:	45a4      	cmp	ip, r4
 8000370:	d97f      	bls.n	8000472 <__udivmoddi4+0x2ca>
 8000372:	3b02      	subs	r3, #2
 8000374:	443c      	add	r4, r7
 8000376:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800037a:	eba4 040c 	sub.w	r4, r4, ip
 800037e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000382:	4564      	cmp	r4, ip
 8000384:	4673      	mov	r3, lr
 8000386:	46e1      	mov	r9, ip
 8000388:	d362      	bcc.n	8000450 <__udivmoddi4+0x2a8>
 800038a:	d05f      	beq.n	800044c <__udivmoddi4+0x2a4>
 800038c:	b15d      	cbz	r5, 80003a6 <__udivmoddi4+0x1fe>
 800038e:	ebb8 0203 	subs.w	r2, r8, r3
 8000392:	eb64 0409 	sbc.w	r4, r4, r9
 8000396:	fa04 f606 	lsl.w	r6, r4, r6
 800039a:	fa22 f301 	lsr.w	r3, r2, r1
 800039e:	431e      	orrs	r6, r3
 80003a0:	40cc      	lsrs	r4, r1
 80003a2:	e9c5 6400 	strd	r6, r4, [r5]
 80003a6:	2100      	movs	r1, #0
 80003a8:	e74f      	b.n	800024a <__udivmoddi4+0xa2>
 80003aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003ae:	0c01      	lsrs	r1, r0, #16
 80003b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003ba:	463b      	mov	r3, r7
 80003bc:	4638      	mov	r0, r7
 80003be:	463c      	mov	r4, r7
 80003c0:	46b8      	mov	r8, r7
 80003c2:	46be      	mov	lr, r7
 80003c4:	2620      	movs	r6, #32
 80003c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80003ca:	eba2 0208 	sub.w	r2, r2, r8
 80003ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003d2:	e766      	b.n	80002a2 <__udivmoddi4+0xfa>
 80003d4:	4601      	mov	r1, r0
 80003d6:	e718      	b.n	800020a <__udivmoddi4+0x62>
 80003d8:	4610      	mov	r0, r2
 80003da:	e72c      	b.n	8000236 <__udivmoddi4+0x8e>
 80003dc:	f1c6 0220 	rsb	r2, r6, #32
 80003e0:	fa2e f302 	lsr.w	r3, lr, r2
 80003e4:	40b7      	lsls	r7, r6
 80003e6:	40b1      	lsls	r1, r6
 80003e8:	fa20 f202 	lsr.w	r2, r0, r2
 80003ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f0:	430a      	orrs	r2, r1
 80003f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003fc:	0c11      	lsrs	r1, r2, #16
 80003fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000402:	fb08 f904 	mul.w	r9, r8, r4
 8000406:	40b0      	lsls	r0, r6
 8000408:	4589      	cmp	r9, r1
 800040a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800040e:	b280      	uxth	r0, r0
 8000410:	d93e      	bls.n	8000490 <__udivmoddi4+0x2e8>
 8000412:	1879      	adds	r1, r7, r1
 8000414:	f108 3cff 	add.w	ip, r8, #4294967295
 8000418:	d201      	bcs.n	800041e <__udivmoddi4+0x276>
 800041a:	4589      	cmp	r9, r1
 800041c:	d81f      	bhi.n	800045e <__udivmoddi4+0x2b6>
 800041e:	eba1 0109 	sub.w	r1, r1, r9
 8000422:	fbb1 f9fe 	udiv	r9, r1, lr
 8000426:	fb09 f804 	mul.w	r8, r9, r4
 800042a:	fb0e 1119 	mls	r1, lr, r9, r1
 800042e:	b292      	uxth	r2, r2
 8000430:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000434:	4542      	cmp	r2, r8
 8000436:	d229      	bcs.n	800048c <__udivmoddi4+0x2e4>
 8000438:	18ba      	adds	r2, r7, r2
 800043a:	f109 31ff 	add.w	r1, r9, #4294967295
 800043e:	d2c4      	bcs.n	80003ca <__udivmoddi4+0x222>
 8000440:	4542      	cmp	r2, r8
 8000442:	d2c2      	bcs.n	80003ca <__udivmoddi4+0x222>
 8000444:	f1a9 0102 	sub.w	r1, r9, #2
 8000448:	443a      	add	r2, r7
 800044a:	e7be      	b.n	80003ca <__udivmoddi4+0x222>
 800044c:	45f0      	cmp	r8, lr
 800044e:	d29d      	bcs.n	800038c <__udivmoddi4+0x1e4>
 8000450:	ebbe 0302 	subs.w	r3, lr, r2
 8000454:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000458:	3801      	subs	r0, #1
 800045a:	46e1      	mov	r9, ip
 800045c:	e796      	b.n	800038c <__udivmoddi4+0x1e4>
 800045e:	eba7 0909 	sub.w	r9, r7, r9
 8000462:	4449      	add	r1, r9
 8000464:	f1a8 0c02 	sub.w	ip, r8, #2
 8000468:	fbb1 f9fe 	udiv	r9, r1, lr
 800046c:	fb09 f804 	mul.w	r8, r9, r4
 8000470:	e7db      	b.n	800042a <__udivmoddi4+0x282>
 8000472:	4673      	mov	r3, lr
 8000474:	e77f      	b.n	8000376 <__udivmoddi4+0x1ce>
 8000476:	4650      	mov	r0, sl
 8000478:	e766      	b.n	8000348 <__udivmoddi4+0x1a0>
 800047a:	4608      	mov	r0, r1
 800047c:	e6fd      	b.n	800027a <__udivmoddi4+0xd2>
 800047e:	443b      	add	r3, r7
 8000480:	3a02      	subs	r2, #2
 8000482:	e733      	b.n	80002ec <__udivmoddi4+0x144>
 8000484:	f1ac 0c02 	sub.w	ip, ip, #2
 8000488:	443b      	add	r3, r7
 800048a:	e71c      	b.n	80002c6 <__udivmoddi4+0x11e>
 800048c:	4649      	mov	r1, r9
 800048e:	e79c      	b.n	80003ca <__udivmoddi4+0x222>
 8000490:	eba1 0109 	sub.w	r1, r1, r9
 8000494:	46c4      	mov	ip, r8
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	e7c4      	b.n	800042a <__udivmoddi4+0x282>

080004a0 <__aeabi_idiv0>:
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop

080004a4 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b085      	sub	sp, #20
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	4313      	orrs	r3, r2
 80004ba:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4013      	ands	r3, r2
 80004c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004c8:	68fb      	ldr	r3, [r7, #12]
}
 80004ca:	bf00      	nop
 80004cc:	3714      	adds	r7, #20
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr

080004d4 <LL_APB1_GRP1_DisableClockSleep>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1SMENR1, Periphs);
 80004dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004e0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	43db      	mvns	r3, r3
 80004e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004ea:	4013      	ands	r3, r2
 80004ec:	678b      	str	r3, [r1, #120]	@ 0x78
}
 80004ee:	bf00      	nop
 80004f0:	370c      	adds	r7, #12
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bc80      	pop	{r7}
 80004f6:	4770      	bx	lr

080004f8 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch){
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 1000);
 8000500:	1d39      	adds	r1, r7, #4
 8000502:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000506:	2201      	movs	r2, #1
 8000508:	4803      	ldr	r0, [pc, #12]	@ (8000518 <__io_putchar+0x20>)
 800050a:	f002 fa28 	bl	800295e <HAL_UART_Transmit>
}
 800050e:	bf00      	nop
 8000510:	4618      	mov	r0, r3
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	20000084 	.word	0x20000084

0800051c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	80fb      	strh	r3, [r7, #6]
	HAL_ResumeTick(); // MCU wakes up from sleep mode
 8000526:	f000 fb41 	bl	8000bac <HAL_ResumeTick>

	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15);
 800052a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800052e:	4805      	ldr	r0, [pc, #20]	@ (8000544 <HAL_GPIO_EXTI_Callback+0x28>)
 8000530:	f000 fdcd 	bl	80010ce <HAL_GPIO_TogglePin>

	printf("Réveil par pression du Boutton 1\r\n");
 8000534:	4804      	ldr	r0, [pc, #16]	@ (8000548 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000536:	f003 f8e3 	bl	8003700 <puts>
}
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	48000400 	.word	0x48000400
 8000548:	08003e38 	.word	0x08003e38

0800054c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000550:	f000 faa8 	bl	8000aa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000554:	f000 f820 	bl	8000598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000558:	f000 f8ca 	bl	80006f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800055c:	f000 f87c 	bl	8000658 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	  printf("\r\n\r\nTest d'une appli mode veille sur STM32\r\n");
 8000560:	480a      	ldr	r0, [pc, #40]	@ (800058c <main+0x40>)
 8000562:	f003 f8cd 	bl	8003700 <puts>

  while (1)
  {
	  printf("Exécution de la boucle While\r\n");
 8000566:	480a      	ldr	r0, [pc, #40]	@ (8000590 <main+0x44>)
 8000568:	f003 f8ca 	bl	8003700 <puts>
	  printf("Le µCU entre en veille normale via WFI\r\n\r\n");
 800056c:	4809      	ldr	r0, [pc, #36]	@ (8000594 <main+0x48>)
 800056e:	f003 f8c7 	bl	8003700 <puts>
	  __HAL_RCC_USART2_CLK_SLEEP_DISABLE(); // Clock-gating the USART2 peripheral
 8000572:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000576:	f7ff ffad 	bl	80004d4 <LL_APB1_GRP1_DisableClockSleep>

	  HAL_SuspendTick();
 800057a:	f000 fb09 	bl	8000b90 <HAL_SuspendTick>

	  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800057e:	2101      	movs	r1, #1
 8000580:	2000      	movs	r0, #0
 8000582:	f000 fde3 	bl	800114c <HAL_PWR_EnterSLEEPMode>
	  printf("Exécution de la boucle While\r\n");
 8000586:	bf00      	nop
 8000588:	e7ed      	b.n	8000566 <main+0x1a>
 800058a:	bf00      	nop
 800058c:	08003e5c 	.word	0x08003e5c
 8000590:	08003e88 	.word	0x08003e88
 8000594:	08003ea8 	.word	0x08003ea8

08000598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b09a      	sub	sp, #104	@ 0x68
 800059c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059e:	f107 0320 	add.w	r3, r7, #32
 80005a2:	2248      	movs	r2, #72	@ 0x48
 80005a4:	2100      	movs	r1, #0
 80005a6:	4618      	mov	r0, r3
 80005a8:	f003 f98a 	bl	80038c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	2200      	movs	r2, #0
 80005b0:	601a      	str	r2, [r3, #0]
 80005b2:	605a      	str	r2, [r3, #4]
 80005b4:	609a      	str	r2, [r3, #8]
 80005b6:	60da      	str	r2, [r3, #12]
 80005b8:	611a      	str	r2, [r3, #16]
 80005ba:	615a      	str	r2, [r3, #20]
 80005bc:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005be:	4b25      	ldr	r3, [pc, #148]	@ (8000654 <SystemClock_Config+0xbc>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80005c6:	4a23      	ldr	r2, [pc, #140]	@ (8000654 <SystemClock_Config+0xbc>)
 80005c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005cc:	6013      	str	r3, [r2, #0]
 80005ce:	4b21      	ldr	r3, [pc, #132]	@ (8000654 <SystemClock_Config+0xbc>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80005d6:	603b      	str	r3, [r7, #0]
 80005d8:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005da:	2320      	movs	r3, #32
 80005dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005de:	2301      	movs	r3, #1
 80005e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80005e2:	2300      	movs	r3, #0
 80005e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80005e6:	2360      	movs	r3, #96	@ 0x60
 80005e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ea:	2302      	movs	r3, #2
 80005ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80005ee:	2301      	movs	r3, #1
 80005f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80005f2:	2300      	movs	r3, #0
 80005f4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 24;
 80005f6:	2318      	movs	r3, #24
 80005f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80005fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000600:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000604:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000606:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800060a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800060c:	f107 0320 	add.w	r3, r7, #32
 8000610:	4618      	mov	r0, r3
 8000612:	f001 f8d7 	bl	80017c4 <HAL_RCC_OscConfig>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800061c:	f000 f8be 	bl	800079c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000620:	234f      	movs	r3, #79	@ 0x4f
 8000622:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000624:	2303      	movs	r3, #3
 8000626:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800062c:	2300      	movs	r3, #0
 800062e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000634:	2300      	movs	r3, #0
 8000636:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2102      	movs	r1, #2
 800063c:	4618      	mov	r0, r3
 800063e:	f001 fc43 	bl	8001ec8 <HAL_RCC_ClockConfig>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000648:	f000 f8a8 	bl	800079c <Error_Handler>
  }
}
 800064c:	bf00      	nop
 800064e:	3768      	adds	r7, #104	@ 0x68
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	58000400 	.word	0x58000400

08000658 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800065c:	4b22      	ldr	r3, [pc, #136]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 800065e:	4a23      	ldr	r2, [pc, #140]	@ (80006ec <MX_USART2_UART_Init+0x94>)
 8000660:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000662:	4b21      	ldr	r3, [pc, #132]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 8000664:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000668:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800066a:	4b1f      	ldr	r3, [pc, #124]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 800066c:	2200      	movs	r2, #0
 800066e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000670:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 8000672:	2200      	movs	r2, #0
 8000674:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000676:	4b1c      	ldr	r3, [pc, #112]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 8000678:	2200      	movs	r2, #0
 800067a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800067c:	4b1a      	ldr	r3, [pc, #104]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 800067e:	220c      	movs	r2, #12
 8000680:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000682:	4b19      	ldr	r3, [pc, #100]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 8000684:	2200      	movs	r2, #0
 8000686:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000688:	4b17      	ldr	r3, [pc, #92]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 800068a:	2200      	movs	r2, #0
 800068c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800068e:	4b16      	ldr	r3, [pc, #88]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 8000690:	2200      	movs	r2, #0
 8000692:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000694:	4b14      	ldr	r3, [pc, #80]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 8000696:	2200      	movs	r2, #0
 8000698:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800069a:	4b13      	ldr	r3, [pc, #76]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 800069c:	2200      	movs	r2, #0
 800069e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006a0:	4811      	ldr	r0, [pc, #68]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 80006a2:	f002 f90c 	bl	80028be <HAL_UART_Init>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80006ac:	f000 f876 	bl	800079c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006b0:	2100      	movs	r1, #0
 80006b2:	480d      	ldr	r0, [pc, #52]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 80006b4:	f002 fe43 	bl	800333e <HAL_UARTEx_SetTxFifoThreshold>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80006be:	f000 f86d 	bl	800079c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006c2:	2100      	movs	r1, #0
 80006c4:	4808      	ldr	r0, [pc, #32]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 80006c6:	f002 fe78 	bl	80033ba <HAL_UARTEx_SetRxFifoThreshold>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80006d0:	f000 f864 	bl	800079c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80006d4:	4804      	ldr	r0, [pc, #16]	@ (80006e8 <MX_USART2_UART_Init+0x90>)
 80006d6:	f002 fdfa 	bl	80032ce <HAL_UARTEx_DisableFifoMode>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80006e0:	f000 f85c 	bl	800079c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000084 	.word	0x20000084
 80006ec:	40004400 	.word	0x40004400

080006f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000704:	2002      	movs	r0, #2
 8000706:	f7ff fecd 	bl	80004a4 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	2004      	movs	r0, #4
 800070c:	f7ff feca 	bl	80004a4 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000710:	2001      	movs	r0, #1
 8000712:	f7ff fec7 	bl	80004a4 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800071c:	481d      	ldr	r0, [pc, #116]	@ (8000794 <MX_GPIO_Init+0xa4>)
 800071e:	f000 fcbf 	bl	80010a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 8000722:	2200      	movs	r2, #0
 8000724:	2138      	movs	r1, #56	@ 0x38
 8000726:	481c      	ldr	r0, [pc, #112]	@ (8000798 <MX_GPIO_Init+0xa8>)
 8000728:	f000 fcba 	bl	80010a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800072c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000730:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000732:	2301      	movs	r3, #1
 8000734:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073a:	2300      	movs	r3, #0
 800073c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	4619      	mov	r1, r3
 8000742:	4814      	ldr	r0, [pc, #80]	@ (8000794 <MX_GPIO_Init+0xa4>)
 8000744:	f000 fb4c 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : FE_CTRL3_Pin FE_CTRL2_Pin FE_CTRL1_Pin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 8000748:	2338      	movs	r3, #56	@ 0x38
 800074a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074c:	2301      	movs	r3, #1
 800074e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000754:	2303      	movs	r3, #3
 8000756:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	4619      	mov	r1, r3
 800075c:	480e      	ldr	r0, [pc, #56]	@ (8000798 <MX_GPIO_Init+0xa8>)
 800075e:	f000 fb3f 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000762:	2301      	movs	r3, #1
 8000764:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000766:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800076a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800076c:	2301      	movs	r3, #1
 800076e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	4619      	mov	r1, r3
 8000774:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000778:	f000 fb32 	bl	8000de0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800077c:	2200      	movs	r2, #0
 800077e:	2100      	movs	r1, #0
 8000780:	2006      	movs	r0, #6
 8000782:	f000 faf8 	bl	8000d76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000786:	2006      	movs	r0, #6
 8000788:	f000 fb0f 	bl	8000daa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800078c:	bf00      	nop
 800078e:	3718      	adds	r7, #24
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	48000400 	.word	0x48000400
 8000798:	48000800 	.word	0x48000800

0800079c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a0:	b672      	cpsid	i
}
 80007a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a4:	bf00      	nop
 80007a6:	e7fd      	b.n	80007a4 <Error_Handler+0x8>

080007a8 <LL_AHB2_GRP1_EnableClock>:
{
 80007a8:	b480      	push	{r7}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80007b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80007b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4313      	orrs	r3, r2
 80007be:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80007c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	4013      	ands	r3, r2
 80007ca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007cc:	68fb      	ldr	r3, [r7, #12]
}
 80007ce:	bf00      	nop
 80007d0:	3714      	adds	r7, #20
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bc80      	pop	{r7}
 80007d6:	4770      	bx	lr

080007d8 <LL_APB1_GRP1_EnableClock>:
{
 80007d8:	b480      	push	{r7}
 80007da:	b085      	sub	sp, #20
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80007e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80007e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80007f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	4013      	ands	r3, r2
 80007fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007fc:	68fb      	ldr	r3, [r7, #12]
}
 80007fe:	bf00      	nop
 8000800:	3714      	adds	r7, #20
 8000802:	46bd      	mov	sp, r7
 8000804:	bc80      	pop	{r7}
 8000806:	4770      	bx	lr

08000808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080c:	bf00      	nop
 800080e:	46bd      	mov	sp, r7
 8000810:	bc80      	pop	{r7}
 8000812:	4770      	bx	lr

08000814 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b096      	sub	sp, #88	@ 0x58
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800082c:	f107 030c 	add.w	r3, r7, #12
 8000830:	2238      	movs	r2, #56	@ 0x38
 8000832:	2100      	movs	r1, #0
 8000834:	4618      	mov	r0, r3
 8000836:	f003 f843 	bl	80038c0 <memset>
  if(huart->Instance==USART2)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4a17      	ldr	r2, [pc, #92]	@ (800089c <HAL_UART_MspInit+0x88>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d126      	bne.n	8000892 <HAL_UART_MspInit+0x7e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000844:	2302      	movs	r3, #2
 8000846:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000848:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 800084c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800084e:	f107 030c 	add.w	r3, r7, #12
 8000852:	4618      	mov	r0, r3
 8000854:	f001 fef8 	bl	8002648 <HAL_RCCEx_PeriphCLKConfig>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800085e:	f7ff ff9d 	bl	800079c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000862:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000866:	f7ff ffb7 	bl	80007d8 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	2001      	movs	r0, #1
 800086c:	f7ff ff9c 	bl	80007a8 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8000870:	230c      	movs	r3, #12
 8000872:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000880:	2307      	movs	r3, #7
 8000882:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000884:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000888:	4619      	mov	r1, r3
 800088a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800088e:	f000 faa7 	bl	8000de0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000892:	bf00      	nop
 8000894:	3758      	adds	r7, #88	@ 0x58
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40004400 	.word	0x40004400

080008a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <NMI_Handler+0x4>

080008a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <HardFault_Handler+0x4>

080008b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <MemManage_Handler+0x4>

080008b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <BusFault_Handler+0x4>

080008c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <UsageFault_Handler+0x4>

080008c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr

080008d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr

080008e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e4:	bf00      	nop
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bc80      	pop	{r7}
 80008ea:	4770      	bx	lr

080008ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f0:	f000 f932 	bl	8000b58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80008fc:	2001      	movs	r0, #1
 80008fe:	f000 fbff 	bl	8001100 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}

08000906 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	b086      	sub	sp, #24
 800090a:	af00      	add	r7, sp, #0
 800090c:	60f8      	str	r0, [r7, #12]
 800090e:	60b9      	str	r1, [r7, #8]
 8000910:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000912:	2300      	movs	r3, #0
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	e00a      	b.n	800092e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000918:	f3af 8000 	nop.w
 800091c:	4601      	mov	r1, r0
 800091e:	68bb      	ldr	r3, [r7, #8]
 8000920:	1c5a      	adds	r2, r3, #1
 8000922:	60ba      	str	r2, [r7, #8]
 8000924:	b2ca      	uxtb	r2, r1
 8000926:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	3301      	adds	r3, #1
 800092c:	617b      	str	r3, [r7, #20]
 800092e:	697a      	ldr	r2, [r7, #20]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	429a      	cmp	r2, r3
 8000934:	dbf0      	blt.n	8000918 <_read+0x12>
  }

  return len;
 8000936:	687b      	ldr	r3, [r7, #4]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b086      	sub	sp, #24
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]
 8000950:	e009      	b.n	8000966 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	1c5a      	adds	r2, r3, #1
 8000956:	60ba      	str	r2, [r7, #8]
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff fdcc 	bl	80004f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	3301      	adds	r3, #1
 8000964:	617b      	str	r3, [r7, #20]
 8000966:	697a      	ldr	r2, [r7, #20]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	429a      	cmp	r2, r3
 800096c:	dbf1      	blt.n	8000952 <_write+0x12>
  }
  return len;
 800096e:	687b      	ldr	r3, [r7, #4]
}
 8000970:	4618      	mov	r0, r3
 8000972:	3718      	adds	r7, #24
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <_close>:

int _close(int file)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000980:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000984:	4618      	mov	r0, r3
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	bc80      	pop	{r7}
 800098c:	4770      	bx	lr

0800098e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800098e:	b480      	push	{r7}
 8000990:	b083      	sub	sp, #12
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800099e:	605a      	str	r2, [r3, #4]
  return 0;
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	370c      	adds	r7, #12
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bc80      	pop	{r7}
 80009aa:	4770      	bx	lr

080009ac <_isatty>:

int _isatty(int file)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009b4:	2301      	movs	r3, #1
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr

080009c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	60f8      	str	r0, [r7, #12]
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009cc:	2300      	movs	r3, #0
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3714      	adds	r7, #20
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr

080009d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009e0:	4a14      	ldr	r2, [pc, #80]	@ (8000a34 <_sbrk+0x5c>)
 80009e2:	4b15      	ldr	r3, [pc, #84]	@ (8000a38 <_sbrk+0x60>)
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009ec:	4b13      	ldr	r3, [pc, #76]	@ (8000a3c <_sbrk+0x64>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d102      	bne.n	80009fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009f4:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <_sbrk+0x64>)
 80009f6:	4a12      	ldr	r2, [pc, #72]	@ (8000a40 <_sbrk+0x68>)
 80009f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009fa:	4b10      	ldr	r3, [pc, #64]	@ (8000a3c <_sbrk+0x64>)
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4413      	add	r3, r2
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d207      	bcs.n	8000a18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a08:	f002 ffa8 	bl	800395c <__errno>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	220c      	movs	r2, #12
 8000a10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295
 8000a16:	e009      	b.n	8000a2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a18:	4b08      	ldr	r3, [pc, #32]	@ (8000a3c <_sbrk+0x64>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a1e:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <_sbrk+0x64>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4413      	add	r3, r2
 8000a26:	4a05      	ldr	r2, [pc, #20]	@ (8000a3c <_sbrk+0x64>)
 8000a28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a2a:	68fb      	ldr	r3, [r7, #12]
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20010000 	.word	0x20010000
 8000a38:	00000400 	.word	0x00000400
 8000a3c:	20000118 	.word	0x20000118
 8000a40:	20000270 	.word	0x20000270

08000a44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bc80      	pop	{r7}
 8000a4e:	4770      	bx	lr

08000a50 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a50:	480d      	ldr	r0, [pc, #52]	@ (8000a88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a52:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a54:	f7ff fff6 	bl	8000a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a58:	480c      	ldr	r0, [pc, #48]	@ (8000a8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a5a:	490d      	ldr	r1, [pc, #52]	@ (8000a90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a94 <LoopForever+0xe>)
  movs r3, #0
 8000a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a60:	e002      	b.n	8000a68 <LoopCopyDataInit>

08000a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a66:	3304      	adds	r3, #4

08000a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a6c:	d3f9      	bcc.n	8000a62 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a70:	4c0a      	ldr	r4, [pc, #40]	@ (8000a9c <LoopForever+0x16>)
  movs r3, #0
 8000a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a74:	e001      	b.n	8000a7a <LoopFillZerobss>

08000a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a78:	3204      	adds	r2, #4

08000a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a7c:	d3fb      	bcc.n	8000a76 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a7e:	f002 ff73 	bl	8003968 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a82:	f7ff fd63 	bl	800054c <main>

08000a86 <LoopForever>:

LoopForever:
    b LoopForever
 8000a86:	e7fe      	b.n	8000a86 <LoopForever>
  ldr   r0, =_estack
 8000a88:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a90:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a94:	08003fc8 	.word	0x08003fc8
  ldr r2, =_sbss
 8000a98:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a9c:	2000026c 	.word	0x2000026c

08000aa0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000aa0:	e7fe      	b.n	8000aa0 <ADC_IRQHandler>
	...

08000aa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aae:	2003      	movs	r0, #3
 8000ab0:	f000 f956 	bl	8000d60 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000ab4:	f001 fbea 	bl	800228c <HAL_RCC_GetHCLKFreq>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	4a09      	ldr	r2, [pc, #36]	@ (8000ae0 <HAL_Init+0x3c>)
 8000abc:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f000 f810 	bl	8000ae4 <HAL_InitTick>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d002      	beq.n	8000ad0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
 8000acc:	71fb      	strb	r3, [r7, #7]
 8000ace:	e001      	b.n	8000ad4 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ad0:	f7ff fe9a 	bl	8000808 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20000000 	.word	0x20000000

08000ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000aec:	2300      	movs	r3, #0
 8000aee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000af0:	4b17      	ldr	r3, [pc, #92]	@ (8000b50 <HAL_InitTick+0x6c>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d024      	beq.n	8000b42 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000af8:	f001 fbc8 	bl	800228c <HAL_RCC_GetHCLKFreq>
 8000afc:	4602      	mov	r2, r0
 8000afe:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <HAL_InitTick+0x6c>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	4619      	mov	r1, r3
 8000b04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b08:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b10:	4618      	mov	r0, r3
 8000b12:	f000 f958 	bl	8000dc6 <HAL_SYSTICK_Config>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d10f      	bne.n	8000b3c <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2b0f      	cmp	r3, #15
 8000b20:	d809      	bhi.n	8000b36 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b22:	2200      	movs	r2, #0
 8000b24:	6879      	ldr	r1, [r7, #4]
 8000b26:	f04f 30ff 	mov.w	r0, #4294967295
 8000b2a:	f000 f924 	bl	8000d76 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b2e:	4a09      	ldr	r2, [pc, #36]	@ (8000b54 <HAL_InitTick+0x70>)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6013      	str	r3, [r2, #0]
 8000b34:	e007      	b.n	8000b46 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	73fb      	strb	r3, [r7, #15]
 8000b3a:	e004      	b.n	8000b46 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	73fb      	strb	r3, [r7, #15]
 8000b40:	e001      	b.n	8000b46 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
 8000b44:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20000008 	.word	0x20000008
 8000b54:	20000004 	.word	0x20000004

08000b58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b5c:	4b05      	ldr	r3, [pc, #20]	@ (8000b74 <HAL_IncTick+0x1c>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	461a      	mov	r2, r3
 8000b62:	4b05      	ldr	r3, [pc, #20]	@ (8000b78 <HAL_IncTick+0x20>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4413      	add	r3, r2
 8000b68:	4a03      	ldr	r2, [pc, #12]	@ (8000b78 <HAL_IncTick+0x20>)
 8000b6a:	6013      	str	r3, [r2, #0]
}
 8000b6c:	bf00      	nop
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bc80      	pop	{r7}
 8000b72:	4770      	bx	lr
 8000b74:	20000008 	.word	0x20000008
 8000b78:	2000011c 	.word	0x2000011c

08000b7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b80:	4b02      	ldr	r3, [pc, #8]	@ (8000b8c <HAL_GetTick+0x10>)
 8000b82:	681b      	ldr	r3, [r3, #0]
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bc80      	pop	{r7}
 8000b8a:	4770      	bx	lr
 8000b8c:	2000011c 	.word	0x2000011c

08000b90 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000b94:	4b04      	ldr	r3, [pc, #16]	@ (8000ba8 <HAL_SuspendTick+0x18>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a03      	ldr	r2, [pc, #12]	@ (8000ba8 <HAL_SuspendTick+0x18>)
 8000b9a:	f023 0302 	bic.w	r3, r3, #2
 8000b9e:	6013      	str	r3, [r2, #0]
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr
 8000ba8:	e000e010 	.word	0xe000e010

08000bac <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000bb0:	4b04      	ldr	r3, [pc, #16]	@ (8000bc4 <HAL_ResumeTick+0x18>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a03      	ldr	r2, [pc, #12]	@ (8000bc4 <HAL_ResumeTick+0x18>)
 8000bb6:	f043 0302 	orr.w	r3, r3, #2
 8000bba:	6013      	str	r3, [r2, #0]
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bc80      	pop	{r7}
 8000bc2:	4770      	bx	lr
 8000bc4:	e000e010 	.word	0xe000e010

08000bc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	f003 0307 	and.w	r3, r3, #7
 8000bd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <__NVIC_SetPriorityGrouping+0x44>)
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bde:	68ba      	ldr	r2, [r7, #8]
 8000be0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000be4:	4013      	ands	r3, r2
 8000be6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bf0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bfa:	4a04      	ldr	r2, [pc, #16]	@ (8000c0c <__NVIC_SetPriorityGrouping+0x44>)
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	60d3      	str	r3, [r2, #12]
}
 8000c00:	bf00      	nop
 8000c02:	3714      	adds	r7, #20
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c14:	4b04      	ldr	r3, [pc, #16]	@ (8000c28 <__NVIC_GetPriorityGrouping+0x18>)
 8000c16:	68db      	ldr	r3, [r3, #12]
 8000c18:	0a1b      	lsrs	r3, r3, #8
 8000c1a:	f003 0307 	and.w	r3, r3, #7
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	db0b      	blt.n	8000c56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	f003 021f 	and.w	r2, r3, #31
 8000c44:	4906      	ldr	r1, [pc, #24]	@ (8000c60 <__NVIC_EnableIRQ+0x34>)
 8000c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4a:	095b      	lsrs	r3, r3, #5
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr
 8000c60:	e000e100 	.word	0xe000e100

08000c64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	6039      	str	r1, [r7, #0]
 8000c6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	db0a      	blt.n	8000c8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	b2da      	uxtb	r2, r3
 8000c7c:	490c      	ldr	r1, [pc, #48]	@ (8000cb0 <__NVIC_SetPriority+0x4c>)
 8000c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c82:	0112      	lsls	r2, r2, #4
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	440b      	add	r3, r1
 8000c88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c8c:	e00a      	b.n	8000ca4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	b2da      	uxtb	r2, r3
 8000c92:	4908      	ldr	r1, [pc, #32]	@ (8000cb4 <__NVIC_SetPriority+0x50>)
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	f003 030f 	and.w	r3, r3, #15
 8000c9a:	3b04      	subs	r3, #4
 8000c9c:	0112      	lsls	r2, r2, #4
 8000c9e:	b2d2      	uxtb	r2, r2
 8000ca0:	440b      	add	r3, r1
 8000ca2:	761a      	strb	r2, [r3, #24]
}
 8000ca4:	bf00      	nop
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bc80      	pop	{r7}
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	e000e100 	.word	0xe000e100
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b089      	sub	sp, #36	@ 0x24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ccc:	69fb      	ldr	r3, [r7, #28]
 8000cce:	f1c3 0307 	rsb	r3, r3, #7
 8000cd2:	2b04      	cmp	r3, #4
 8000cd4:	bf28      	it	cs
 8000cd6:	2304      	movcs	r3, #4
 8000cd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	3304      	adds	r3, #4
 8000cde:	2b06      	cmp	r3, #6
 8000ce0:	d902      	bls.n	8000ce8 <NVIC_EncodePriority+0x30>
 8000ce2:	69fb      	ldr	r3, [r7, #28]
 8000ce4:	3b03      	subs	r3, #3
 8000ce6:	e000      	b.n	8000cea <NVIC_EncodePriority+0x32>
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cec:	f04f 32ff 	mov.w	r2, #4294967295
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf6:	43da      	mvns	r2, r3
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	401a      	ands	r2, r3
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d00:	f04f 31ff 	mov.w	r1, #4294967295
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0a:	43d9      	mvns	r1, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	4313      	orrs	r3, r2
         );
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3724      	adds	r7, #36	@ 0x24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bc80      	pop	{r7}
 8000d1a:	4770      	bx	lr

08000d1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	3b01      	subs	r3, #1
 8000d28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d2c:	d301      	bcc.n	8000d32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e00f      	b.n	8000d52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d32:	4a0a      	ldr	r2, [pc, #40]	@ (8000d5c <SysTick_Config+0x40>)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d3a:	210f      	movs	r1, #15
 8000d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d40:	f7ff ff90 	bl	8000c64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d44:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <SysTick_Config+0x40>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d4a:	4b04      	ldr	r3, [pc, #16]	@ (8000d5c <SysTick_Config+0x40>)
 8000d4c:	2207      	movs	r2, #7
 8000d4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d50:	2300      	movs	r3, #0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	e000e010 	.word	0xe000e010

08000d60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f7ff ff2d 	bl	8000bc8 <__NVIC_SetPriorityGrouping>
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d76:	b580      	push	{r7, lr}
 8000d78:	b086      	sub	sp, #24
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	60b9      	str	r1, [r7, #8]
 8000d80:	607a      	str	r2, [r7, #4]
 8000d82:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d84:	f7ff ff44 	bl	8000c10 <__NVIC_GetPriorityGrouping>
 8000d88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d8a:	687a      	ldr	r2, [r7, #4]
 8000d8c:	68b9      	ldr	r1, [r7, #8]
 8000d8e:	6978      	ldr	r0, [r7, #20]
 8000d90:	f7ff ff92 	bl	8000cb8 <NVIC_EncodePriority>
 8000d94:	4602      	mov	r2, r0
 8000d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d9a:	4611      	mov	r1, r2
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff ff61 	bl	8000c64 <__NVIC_SetPriority>
}
 8000da2:	bf00      	nop
 8000da4:	3718      	adds	r7, #24
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b082      	sub	sp, #8
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	4603      	mov	r3, r0
 8000db2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff ff37 	bl	8000c2c <__NVIC_EnableIRQ>
}
 8000dbe:	bf00      	nop
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b082      	sub	sp, #8
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f7ff ffa4 	bl	8000d1c <SysTick_Config>
 8000dd4:	4603      	mov	r3, r0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b087      	sub	sp, #28
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dea:	2300      	movs	r3, #0
 8000dec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dee:	e140      	b.n	8001072 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	2101      	movs	r1, #1
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	f000 8132 	beq.w	800106c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f003 0303 	and.w	r3, r3, #3
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d005      	beq.n	8000e20 <HAL_GPIO_Init+0x40>
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f003 0303 	and.w	r3, r3, #3
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d130      	bne.n	8000e82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	005b      	lsls	r3, r3, #1
 8000e2a:	2203      	movs	r2, #3
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	43db      	mvns	r3, r3
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	4013      	ands	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	68da      	ldr	r2, [r3, #12]
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	005b      	lsls	r3, r3, #1
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e56:	2201      	movs	r2, #1
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	43db      	mvns	r3, r3
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	4013      	ands	r3, r2
 8000e64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	091b      	lsrs	r3, r3, #4
 8000e6c:	f003 0201 	and.w	r2, r3, #1
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f003 0303 	and.w	r3, r3, #3
 8000e8a:	2b03      	cmp	r3, #3
 8000e8c:	d017      	beq.n	8000ebe <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	68db      	ldr	r3, [r3, #12]
 8000e92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	005b      	lsls	r3, r3, #1
 8000e98:	2203      	movs	r2, #3
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	43db      	mvns	r3, r3
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	689a      	ldr	r2, [r3, #8]
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f003 0303 	and.w	r3, r3, #3
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d123      	bne.n	8000f12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	08da      	lsrs	r2, r3, #3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3208      	adds	r2, #8
 8000ed2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	f003 0307 	and.w	r3, r3, #7
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	220f      	movs	r2, #15
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	4013      	ands	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	691a      	ldr	r2, [r3, #16]
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	f003 0307 	and.w	r3, r3, #7
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	fa02 f303 	lsl.w	r3, r2, r3
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	08da      	lsrs	r2, r3, #3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3208      	adds	r2, #8
 8000f0c:	6939      	ldr	r1, [r7, #16]
 8000f0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	2203      	movs	r2, #3
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	4013      	ands	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 0203 	and.w	r2, r3, #3
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	f000 808c 	beq.w	800106c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f54:	4a4e      	ldr	r2, [pc, #312]	@ (8001090 <HAL_GPIO_Init+0x2b0>)
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	089b      	lsrs	r3, r3, #2
 8000f5a:	3302      	adds	r3, #2
 8000f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	f003 0303 	and.w	r3, r3, #3
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	2207      	movs	r2, #7
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f7e:	d00d      	beq.n	8000f9c <HAL_GPIO_Init+0x1bc>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a44      	ldr	r2, [pc, #272]	@ (8001094 <HAL_GPIO_Init+0x2b4>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d007      	beq.n	8000f98 <HAL_GPIO_Init+0x1b8>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a43      	ldr	r2, [pc, #268]	@ (8001098 <HAL_GPIO_Init+0x2b8>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d101      	bne.n	8000f94 <HAL_GPIO_Init+0x1b4>
 8000f90:	2302      	movs	r3, #2
 8000f92:	e004      	b.n	8000f9e <HAL_GPIO_Init+0x1be>
 8000f94:	2307      	movs	r3, #7
 8000f96:	e002      	b.n	8000f9e <HAL_GPIO_Init+0x1be>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <HAL_GPIO_Init+0x1be>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	f002 0203 	and.w	r2, r2, #3
 8000fa4:	0092      	lsls	r2, r2, #2
 8000fa6:	4093      	lsls	r3, r2
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fae:	4938      	ldr	r1, [pc, #224]	@ (8001090 <HAL_GPIO_Init+0x2b0>)
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fbc:	4b37      	ldr	r3, [pc, #220]	@ (800109c <HAL_GPIO_Init+0x2bc>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d003      	beq.n	8000fe0 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fe0:	4a2e      	ldr	r2, [pc, #184]	@ (800109c <HAL_GPIO_Init+0x2bc>)
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800109c <HAL_GPIO_Init+0x2bc>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4313      	orrs	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800100a:	4a24      	ldr	r2, [pc, #144]	@ (800109c <HAL_GPIO_Init+0x2bc>)
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8001010:	4b22      	ldr	r3, [pc, #136]	@ (800109c <HAL_GPIO_Init+0x2bc>)
 8001012:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001016:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	43db      	mvns	r3, r3
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4313      	orrs	r3, r2
 8001034:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8001036:	4a19      	ldr	r2, [pc, #100]	@ (800109c <HAL_GPIO_Init+0x2bc>)
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800103e:	4b17      	ldr	r3, [pc, #92]	@ (800109c <HAL_GPIO_Init+0x2bc>)
 8001040:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001044:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	43db      	mvns	r3, r3
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4013      	ands	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d003      	beq.n	8001064 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800105c:	693a      	ldr	r2, [r7, #16]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	4313      	orrs	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001064:	4a0d      	ldr	r2, [pc, #52]	@ (800109c <HAL_GPIO_Init+0x2bc>)
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	3301      	adds	r3, #1
 8001070:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	fa22 f303 	lsr.w	r3, r2, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	f47f aeb7 	bne.w	8000df0 <HAL_GPIO_Init+0x10>
  }
}
 8001082:	bf00      	nop
 8001084:	bf00      	nop
 8001086:	371c      	adds	r7, #28
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	40010000 	.word	0x40010000
 8001094:	48000400 	.word	0x48000400
 8001098:	48000800 	.word	0x48000800
 800109c:	58000800 	.word	0x58000800

080010a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	807b      	strh	r3, [r7, #2]
 80010ac:	4613      	mov	r3, r2
 80010ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010b0:	787b      	ldrb	r3, [r7, #1]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d003      	beq.n	80010be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010b6:	887a      	ldrh	r2, [r7, #2]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010bc:	e002      	b.n	80010c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010be:	887a      	ldrh	r2, [r7, #2]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bc80      	pop	{r7}
 80010cc:	4770      	bx	lr

080010ce <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010ce:	b480      	push	{r7}
 80010d0:	b085      	sub	sp, #20
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
 80010d6:	460b      	mov	r3, r1
 80010d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010e0:	887a      	ldrh	r2, [r7, #2]
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	4013      	ands	r3, r2
 80010e6:	041a      	lsls	r2, r3, #16
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	43d9      	mvns	r1, r3
 80010ec:	887b      	ldrh	r3, [r7, #2]
 80010ee:	400b      	ands	r3, r1
 80010f0:	431a      	orrs	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	619a      	str	r2, [r3, #24]
}
 80010f6:	bf00      	nop
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr

08001100 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800110a:	4b08      	ldr	r3, [pc, #32]	@ (800112c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800110c:	68da      	ldr	r2, [r3, #12]
 800110e:	88fb      	ldrh	r3, [r7, #6]
 8001110:	4013      	ands	r3, r2
 8001112:	2b00      	cmp	r3, #0
 8001114:	d006      	beq.n	8001124 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001116:	4a05      	ldr	r2, [pc, #20]	@ (800112c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800111c:	88fb      	ldrh	r3, [r7, #6]
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff f9fc 	bl	800051c <HAL_GPIO_EXTI_Callback>
  }
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	58000800 	.word	0x58000800

08001130 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001134:	4b04      	ldr	r3, [pc, #16]	@ (8001148 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a03      	ldr	r2, [pc, #12]	@ (8001148 <HAL_PWR_EnableBkUpAccess+0x18>)
 800113a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800113e:	6013      	str	r3, [r2, #0]
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr
 8001148:	58000400 	.word	0x58000400

0800114c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d10c      	bne.n	8001178 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800115e:	4b13      	ldr	r3, [pc, #76]	@ (80011ac <HAL_PWR_EnterSLEEPMode+0x60>)
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001166:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800116a:	d10d      	bne.n	8001188 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800116c:	f000 f83c 	bl	80011e8 <HAL_PWREx_DisableLowPowerRunMode>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d008      	beq.n	8001188 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8001176:	e015      	b.n	80011a4 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8001178:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <HAL_PWR_EnterSLEEPMode+0x60>)
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001180:	2b00      	cmp	r3, #0
 8001182:	d101      	bne.n	8001188 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8001184:	f000 f822 	bl	80011cc <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001188:	4b09      	ldr	r3, [pc, #36]	@ (80011b0 <HAL_PWR_EnterSLEEPMode+0x64>)
 800118a:	691b      	ldr	r3, [r3, #16]
 800118c:	4a08      	ldr	r2, [pc, #32]	@ (80011b0 <HAL_PWR_EnterSLEEPMode+0x64>)
 800118e:	f023 0304 	bic.w	r3, r3, #4
 8001192:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d101      	bne.n	800119e <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800119a:	bf30      	wfi
 800119c:	e002      	b.n	80011a4 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800119e:	bf40      	sev
    __WFE();
 80011a0:	bf20      	wfe
    __WFE();
 80011a2:	bf20      	wfe
  }
}
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	58000400 	.word	0x58000400
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80011b8:	4b03      	ldr	r3, [pc, #12]	@ (80011c8 <HAL_PWREx_GetVoltageRange+0x14>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr
 80011c8:	58000400 	.word	0x58000400

080011cc <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80011d0:	4b04      	ldr	r3, [pc, #16]	@ (80011e4 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a03      	ldr	r2, [pc, #12]	@ (80011e4 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80011d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011da:	6013      	str	r3, [r2, #0]
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr
 80011e4:	58000400 	.word	0x58000400

080011e8 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80011ee:	4b16      	ldr	r3, [pc, #88]	@ (8001248 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a15      	ldr	r2, [pc, #84]	@ (8001248 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80011f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80011f8:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 80011fa:	4b14      	ldr	r3, [pc, #80]	@ (800124c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2232      	movs	r2, #50	@ 0x32
 8001200:	fb02 f303 	mul.w	r3, r2, r3
 8001204:	4a12      	ldr	r2, [pc, #72]	@ (8001250 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8001206:	fba2 2303 	umull	r2, r3, r2, r3
 800120a:	0c9b      	lsrs	r3, r3, #18
 800120c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800120e:	e002      	b.n	8001216 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3b01      	subs	r3, #1
 8001214:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8001216:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800121e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001222:	d102      	bne.n	800122a <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1f2      	bne.n	8001210 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800122a:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001232:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001236:	d101      	bne.n	800123c <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e000      	b.n	800123e <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr
 8001248:	58000400 	.word	0x58000400
 800124c:	20000000 	.word	0x20000000
 8001250:	431bde83 	.word	0x431bde83

08001254 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8001258:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001260:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001264:	d101      	bne.n	800126a <LL_PWR_IsEnabledBkUpAccess+0x16>
 8001266:	2301      	movs	r3, #1
 8001268:	e000      	b.n	800126c <LL_PWR_IsEnabledBkUpAccess+0x18>
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	58000400 	.word	0x58000400

08001278 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800127c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001286:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800128a:	6013      	str	r3, [r2, #0]
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012a2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80012a6:	6013      	str	r3, [r2, #0]
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bc80      	pop	{r7}
 80012ae:	4770      	bx	lr

080012b0 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80012b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80012c2:	d101      	bne.n	80012c8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80012c4:	2301      	movs	r3, #1
 80012c6:	e000      	b.n	80012ca <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr

080012d2 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80012d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012e4:	6013      	str	r3, [r2, #0]
}
 80012e6:	bf00      	nop
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bc80      	pop	{r7}
 80012ec:	4770      	bx	lr

080012ee <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80012f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001300:	6013      	str	r3, [r2, #0]
}
 8001302:	bf00      	nop
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr

0800130a <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800130e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001318:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800131c:	d101      	bne.n	8001322 <LL_RCC_HSE_IsReady+0x18>
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <LL_RCC_HSE_IsReady+0x1a>
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr

0800132c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001330:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800133a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800133e:	6013      	str	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800134c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001356:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800135a:	6013      	str	r3, [r2, #0]
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr

08001364 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001368:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001376:	d101      	bne.n	800137c <LL_RCC_HSI_IsReady+0x18>
 8001378:	2301      	movs	r3, #1
 800137a:	e000      	b.n	800137e <LL_RCC_HSI_IsReady+0x1a>
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr

08001386 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800138e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	061b      	lsls	r3, r3, #24
 800139c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013a0:	4313      	orrs	r3, r2
 80013a2:	604b      	str	r3, [r1, #4]
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr

080013ae <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80013b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d101      	bne.n	80013c6 <LL_RCC_LSE_IsReady+0x18>
 80013c2:	2301      	movs	r3, #1
 80013c4:	e000      	b.n	80013c8 <LL_RCC_LSE_IsReady+0x1a>
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr

080013d0 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80013d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr

080013f0 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80013f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001400:	f023 0301 	bic.w	r3, r3, #1
 8001404:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001414:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001418:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	2b02      	cmp	r3, #2
 8001422:	d101      	bne.n	8001428 <LL_RCC_LSI_IsReady+0x18>
 8001424:	2301      	movs	r3, #1
 8001426:	e000      	b.n	800142a <LL_RCC_LSI_IsReady+0x1a>
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr

08001432 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001436:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6013      	str	r3, [r2, #0]
}
 8001446:	bf00      	nop
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr

0800144e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001452:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800145c:	f023 0301 	bic.w	r3, r3, #1
 8001460:	6013      	str	r3, [r2, #0]
}
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr

0800146a <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800146e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	2b02      	cmp	r3, #2
 800147a:	d101      	bne.n	8001480 <LL_RCC_MSI_IsReady+0x16>
 800147c:	2301      	movs	r3, #1
 800147e:	e000      	b.n	8001482 <LL_RCC_MSI_IsReady+0x18>
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr

0800148a <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800148e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0308 	and.w	r3, r3, #8
 8001498:	2b08      	cmp	r3, #8
 800149a:	d101      	bne.n	80014a0 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800149c:	2301      	movs	r3, #1
 800149e:	e000      	b.n	80014a2 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr

080014aa <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80014aa:	b480      	push	{r7}
 80014ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80014ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80014c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bc80      	pop	{r7}
 80014d6:	4770      	bx	lr

080014d8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80014e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	021b      	lsls	r3, r3, #8
 80014ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014f2:	4313      	orrs	r3, r2
 80014f4:	604b      	str	r3, [r1, #4]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr

08001500 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001508:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	f023 0203 	bic.w	r2, r3, #3
 8001512:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4313      	orrs	r3, r2
 800151a:	608b      	str	r3, [r1, #8]
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	bc80      	pop	{r7}
 8001524:	4770      	bx	lr

08001526 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800152a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	f003 030c 	and.w	r3, r3, #12
}
 8001534:	4618      	mov	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001544:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800154e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4313      	orrs	r3, r2
 8001556:	608b      	str	r3, [r1, #8]
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr

08001562 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800156a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800156e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001572:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001576:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4313      	orrs	r3, r2
 800157e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr

0800158c <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001594:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001598:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800159c:	f023 020f 	bic.w	r2, r3, #15
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	091b      	lsrs	r3, r3, #4
 80015a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015a8:	4313      	orrs	r3, r2
 80015aa:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr

080015b8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80015c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	608b      	str	r3, [r1, #8]
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr

080015de <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80015de:	b480      	push	{r7}
 80015e0:	b083      	sub	sp, #12
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80015e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80015f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	608b      	str	r3, [r1, #8]
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr

08001604 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001608:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001612:	4618      	mov	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr

0800161a <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800161e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001622:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001626:	011b      	lsls	r3, r3, #4
 8001628:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800162c:	4618      	mov	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001642:	4618      	mov	r0, r3
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr

0800164a <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800164a:	b480      	push	{r7}
 800164c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800164e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001664:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800166e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001672:	6013      	str	r3, [r2, #0]
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr

0800167c <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001680:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800168a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800168e:	6013      	str	r3, [r2, #0]
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr

08001698 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800169c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80016aa:	d101      	bne.n	80016b0 <LL_RCC_PLL_IsReady+0x18>
 80016ac:	2301      	movs	r3, #1
 80016ae:	e000      	b.n	80016b2 <LL_RCC_PLL_IsReady+0x1a>
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr

080016ba <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80016be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	0a1b      	lsrs	r3, r3, #8
 80016c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr

080016d2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80016d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80016ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr

080016fe <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001702:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	f003 0303 	and.w	r3, r3, #3
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001718:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001722:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001726:	d101      	bne.n	800172c <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001728:	2301      	movs	r3, #1
 800172a:	e000      	b.n	800172e <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	bc80      	pop	{r7}
 8001734:	4770      	bx	lr

08001736 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800173a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800173e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001746:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800174a:	d101      	bne.n	8001750 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800174c:	2301      	movs	r3, #1
 800174e:	e000      	b.n	8001752 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	bc80      	pop	{r7}
 8001758:	4770      	bx	lr

0800175a <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800175e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001762:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001766:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800176a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800176e:	d101      	bne.n	8001774 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr

0800177e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001782:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800178c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001790:	d101      	bne.n	8001796 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001792:	2301      	movs	r3, #1
 8001794:	e000      	b.n	8001798 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr

080017a0 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80017a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017ae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80017b2:	d101      	bne.n	80017b8 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80017b4:	2301      	movs	r3, #1
 80017b6:	e000      	b.n	80017ba <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr
	...

080017c4 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e36f      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017d6:	f7ff fea6 	bl	8001526 <LL_RCC_GetSysClkSource>
 80017da:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017dc:	f7ff ff8f 	bl	80016fe <LL_RCC_PLL_GetMainSource>
 80017e0:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0320 	and.w	r3, r3, #32
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 80c4 	beq.w	8001978 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d005      	beq.n	8001802 <HAL_RCC_OscConfig+0x3e>
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	2b0c      	cmp	r3, #12
 80017fa:	d176      	bne.n	80018ea <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d173      	bne.n	80018ea <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d101      	bne.n	800180e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e353      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001812:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0308 	and.w	r3, r3, #8
 800181c:	2b00      	cmp	r3, #0
 800181e:	d005      	beq.n	800182c <HAL_RCC_OscConfig+0x68>
 8001820:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800182a:	e006      	b.n	800183a <HAL_RCC_OscConfig+0x76>
 800182c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001830:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001834:	091b      	lsrs	r3, r3, #4
 8001836:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800183a:	4293      	cmp	r3, r2
 800183c:	d222      	bcs.n	8001884 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fd5a 	bl	80022fc <RCC_SetFlashLatencyFromMSIRange>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e331      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001852:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800185c:	f043 0308 	orr.w	r3, r3, #8
 8001860:	6013      	str	r3, [r2, #0]
 8001862:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001870:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001874:	4313      	orrs	r3, r2
 8001876:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fe2b 	bl	80014d8 <LL_RCC_MSI_SetCalibTrimming>
 8001882:	e021      	b.n	80018c8 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800188e:	f043 0308 	orr.w	r3, r3, #8
 8001892:	6013      	str	r3, [r2, #0]
 8001894:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fe12 	bl	80014d8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 fd1f 	bl	80022fc <RCC_SetFlashLatencyFromMSIRange>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e2f6      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80018c8:	f000 fce0 	bl	800228c <HAL_RCC_GetHCLKFreq>
 80018cc:	4603      	mov	r3, r0
 80018ce:	4aa7      	ldr	r2, [pc, #668]	@ (8001b6c <HAL_RCC_OscConfig+0x3a8>)
 80018d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 80018d2:	4ba7      	ldr	r3, [pc, #668]	@ (8001b70 <HAL_RCC_OscConfig+0x3ac>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff f904 	bl	8000ae4 <HAL_InitTick>
 80018dc:	4603      	mov	r3, r0
 80018de:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80018e0:	7cfb      	ldrb	r3, [r7, #19]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d047      	beq.n	8001976 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 80018e6:	7cfb      	ldrb	r3, [r7, #19]
 80018e8:	e2e5      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a1b      	ldr	r3, [r3, #32]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d02c      	beq.n	800194c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80018f2:	f7ff fd9e 	bl	8001432 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018f6:	f7ff f941 	bl	8000b7c <HAL_GetTick>
 80018fa:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80018fc:	e008      	b.n	8001910 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018fe:	f7ff f93d 	bl	8000b7c <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d901      	bls.n	8001910 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e2d2      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001910:	f7ff fdab 	bl	800146a <LL_RCC_MSI_IsReady>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f1      	beq.n	80018fe <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800191a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001924:	f043 0308 	orr.w	r3, r3, #8
 8001928:	6013      	str	r3, [r2, #0]
 800192a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001938:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800193c:	4313      	orrs	r3, r2
 800193e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fdc7 	bl	80014d8 <LL_RCC_MSI_SetCalibTrimming>
 800194a:	e015      	b.n	8001978 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800194c:	f7ff fd7f 	bl	800144e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001950:	f7ff f914 	bl	8000b7c <HAL_GetTick>
 8001954:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001958:	f7ff f910 	bl	8000b7c <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b02      	cmp	r3, #2
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e2a5      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 800196a:	f7ff fd7e 	bl	800146a <LL_RCC_MSI_IsReady>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d1f1      	bne.n	8001958 <HAL_RCC_OscConfig+0x194>
 8001974:	e000      	b.n	8001978 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001976:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	2b00      	cmp	r3, #0
 8001982:	d058      	beq.n	8001a36 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	2b08      	cmp	r3, #8
 8001988:	d005      	beq.n	8001996 <HAL_RCC_OscConfig+0x1d2>
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	2b0c      	cmp	r3, #12
 800198e:	d108      	bne.n	80019a2 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	2b03      	cmp	r3, #3
 8001994:	d105      	bne.n	80019a2 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d14b      	bne.n	8001a36 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e289      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80019a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019b4:	4313      	orrs	r3, r2
 80019b6:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019c0:	d102      	bne.n	80019c8 <HAL_RCC_OscConfig+0x204>
 80019c2:	f7ff fc86 	bl	80012d2 <LL_RCC_HSE_Enable>
 80019c6:	e00d      	b.n	80019e4 <HAL_RCC_OscConfig+0x220>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80019d0:	d104      	bne.n	80019dc <HAL_RCC_OscConfig+0x218>
 80019d2:	f7ff fc51 	bl	8001278 <LL_RCC_HSE_EnableTcxo>
 80019d6:	f7ff fc7c 	bl	80012d2 <LL_RCC_HSE_Enable>
 80019da:	e003      	b.n	80019e4 <HAL_RCC_OscConfig+0x220>
 80019dc:	f7ff fc87 	bl	80012ee <LL_RCC_HSE_Disable>
 80019e0:	f7ff fc58 	bl	8001294 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d012      	beq.n	8001a12 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ec:	f7ff f8c6 	bl	8000b7c <HAL_GetTick>
 80019f0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80019f2:	e008      	b.n	8001a06 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019f4:	f7ff f8c2 	bl	8000b7c <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	2b64      	cmp	r3, #100	@ 0x64
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e257      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001a06:	f7ff fc80 	bl	800130a <LL_RCC_HSE_IsReady>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f1      	beq.n	80019f4 <HAL_RCC_OscConfig+0x230>
 8001a10:	e011      	b.n	8001a36 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a12:	f7ff f8b3 	bl	8000b7c <HAL_GetTick>
 8001a16:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a1a:	f7ff f8af 	bl	8000b7c <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b64      	cmp	r3, #100	@ 0x64
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e244      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001a2c:	f7ff fc6d 	bl	800130a <LL_RCC_HSE_IsReady>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f1      	bne.n	8001a1a <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d046      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d005      	beq.n	8001a54 <HAL_RCC_OscConfig+0x290>
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	2b0c      	cmp	r3, #12
 8001a4c:	d10e      	bne.n	8001a6c <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d10b      	bne.n	8001a6c <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d101      	bne.n	8001a60 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e22a      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	695b      	ldr	r3, [r3, #20]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fc8e 	bl	8001386 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001a6a:	e031      	b.n	8001ad0 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	691b      	ldr	r3, [r3, #16]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d019      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a74:	f7ff fc5a 	bl	800132c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a78:	f7ff f880 	bl	8000b7c <HAL_GetTick>
 8001a7c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a80:	f7ff f87c 	bl	8000b7c <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e211      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001a92:	f7ff fc67 	bl	8001364 <LL_RCC_HSI_IsReady>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d0f1      	beq.n	8001a80 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff fc70 	bl	8001386 <LL_RCC_HSI_SetCalibTrimming>
 8001aa6:	e013      	b.n	8001ad0 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aa8:	f7ff fc4e 	bl	8001348 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aac:	f7ff f866 	bl	8000b7c <HAL_GetTick>
 8001ab0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab4:	f7ff f862 	bl	8000b7c <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e1f7      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001ac6:	f7ff fc4d 	bl	8001364 <LL_RCC_HSI_IsReady>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1f1      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0308 	and.w	r3, r3, #8
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d06e      	beq.n	8001bba <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d056      	beq.n	8001b92 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001ae4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ae8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001aec:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	69da      	ldr	r2, [r3, #28]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f003 0310 	and.w	r3, r3, #16
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d031      	beq.n	8001b60 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d006      	beq.n	8001b14 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d101      	bne.n	8001b14 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e1d0      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d013      	beq.n	8001b46 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001b1e:	f7ff fc67 	bl	80013f0 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001b22:	f7ff f82b 	bl	8000b7c <HAL_GetTick>
 8001b26:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b2a:	f7ff f827 	bl	8000b7c <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b11      	cmp	r3, #17
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e1bc      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001b3c:	f7ff fc68 	bl	8001410 <LL_RCC_LSI_IsReady>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f1      	bne.n	8001b2a <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001b46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b4e:	f023 0210 	bic.w	r2, r3, #16
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b60:	f7ff fc36 	bl	80013d0 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b64:	f7ff f80a 	bl	8000b7c <HAL_GetTick>
 8001b68:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001b6a:	e00c      	b.n	8001b86 <HAL_RCC_OscConfig+0x3c2>
 8001b6c:	20000000 	.word	0x20000000
 8001b70:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b74:	f7ff f802 	bl	8000b7c <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b11      	cmp	r3, #17
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e197      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001b86:	f7ff fc43 	bl	8001410 <LL_RCC_LSI_IsReady>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d0f1      	beq.n	8001b74 <HAL_RCC_OscConfig+0x3b0>
 8001b90:	e013      	b.n	8001bba <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b92:	f7ff fc2d 	bl	80013f0 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b96:	f7fe fff1 	bl	8000b7c <HAL_GetTick>
 8001b9a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001b9c:	e008      	b.n	8001bb0 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b9e:	f7fe ffed 	bl	8000b7c <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	2b11      	cmp	r3, #17
 8001baa:	d901      	bls.n	8001bb0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e182      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001bb0:	f7ff fc2e 	bl	8001410 <LL_RCC_LSI_IsReady>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1f1      	bne.n	8001b9e <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f000 80d8 	beq.w	8001d78 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001bc8:	f7ff fb44 	bl	8001254 <LL_PWR_IsEnabledBkUpAccess>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d113      	bne.n	8001bfa <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001bd2:	f7ff faad 	bl	8001130 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bd6:	f7fe ffd1 	bl	8000b7c <HAL_GetTick>
 8001bda:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bde:	f7fe ffcd 	bl	8000b7c <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e162      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001bf0:	f7ff fb30 	bl	8001254 <LL_PWR_IsEnabledBkUpAccess>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f1      	beq.n	8001bde <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d07b      	beq.n	8001cfa <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	2b85      	cmp	r3, #133	@ 0x85
 8001c08:	d003      	beq.n	8001c12 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	2b05      	cmp	r3, #5
 8001c10:	d109      	bne.n	8001c26 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001c12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c1e:	f043 0304 	orr.w	r3, r3, #4
 8001c22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c26:	f7fe ffa9 	bl	8000b7c <HAL_GetTick>
 8001c2a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001c40:	e00a      	b.n	8001c58 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c42:	f7fe ff9b 	bl	8000b7c <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e12e      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001c58:	f7ff fba9 	bl	80013ae <LL_RCC_LSE_IsReady>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d0ef      	beq.n	8001c42 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	2b81      	cmp	r3, #129	@ 0x81
 8001c68:	d003      	beq.n	8001c72 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b85      	cmp	r3, #133	@ 0x85
 8001c70:	d121      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c72:	f7fe ff83 	bl	8000b7c <HAL_GetTick>
 8001c76:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001c8c:	e00a      	b.n	8001ca4 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c8e:	f7fe ff75 	bl	8000b7c <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e108      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0ec      	beq.n	8001c8e <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001cb4:	e060      	b.n	8001d78 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb6:	f7fe ff61 	bl	8000b7c <HAL_GetTick>
 8001cba:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001cbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001cd0:	e00a      	b.n	8001ce8 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd2:	f7fe ff53 	bl	8000b7c <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e0e6      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001ce8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1ec      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x50e>
 8001cf8:	e03e      	b.n	8001d78 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cfa:	f7fe ff3f 	bl	8000b7c <HAL_GetTick>
 8001cfe:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d14:	e00a      	b.n	8001d2c <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d16:	f7fe ff31 	bl	8000b7c <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e0c4      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d1ec      	bne.n	8001d16 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d3c:	f7fe ff1e 	bl	8000b7c <HAL_GetTick>
 8001d40:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001d42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d4e:	f023 0301 	bic.w	r3, r3, #1
 8001d52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001d56:	e00a      	b.n	8001d6e <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d58:	f7fe ff10 	bl	8000b7c <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e0a3      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001d6e:	f7ff fb1e 	bl	80013ae <LL_RCC_LSE_IsReady>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1ef      	bne.n	8001d58 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 8099 	beq.w	8001eb4 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	2b0c      	cmp	r3, #12
 8001d86:	d06c      	beq.n	8001e62 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d14b      	bne.n	8001e28 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d90:	f7ff fc74 	bl	800167c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d94:	f7fe fef2 	bl	8000b7c <HAL_GetTick>
 8001d98:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d9c:	f7fe feee 	bl	8000b7c <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b0a      	cmp	r3, #10
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e083      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001dae:	f7ff fc73 	bl	8001698 <LL_RCC_PLL_IsReady>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d1f1      	bne.n	8001d9c <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dbc:	68da      	ldr	r2, [r3, #12]
 8001dbe:	4b40      	ldr	r3, [pc, #256]	@ (8001ec0 <HAL_RCC_OscConfig+0x6fc>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001dca:	4311      	orrs	r1, r2
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001dd0:	0212      	lsls	r2, r2, #8
 8001dd2:	4311      	orrs	r1, r2
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001dd8:	4311      	orrs	r1, r2
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001dde:	4311      	orrs	r1, r2
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001de4:	430a      	orrs	r2, r1
 8001de6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001dea:	4313      	orrs	r3, r2
 8001dec:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dee:	f7ff fc37 	bl	8001660 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001df2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e00:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e02:	f7fe febb 	bl	8000b7c <HAL_GetTick>
 8001e06:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e0a:	f7fe feb7 	bl	8000b7c <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b0a      	cmp	r3, #10
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e04c      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001e1c:	f7ff fc3c 	bl	8001698 <LL_RCC_PLL_IsReady>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f1      	beq.n	8001e0a <HAL_RCC_OscConfig+0x646>
 8001e26:	e045      	b.n	8001eb4 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e28:	f7ff fc28 	bl	800167c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2c:	f7fe fea6 	bl	8000b7c <HAL_GetTick>
 8001e30:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e34:	f7fe fea2 	bl	8000b7c <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b0a      	cmp	r3, #10
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e037      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001e46:	f7ff fc27 	bl	8001698 <LL_RCC_PLL_IsReady>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1f1      	bne.n	8001e34 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001e50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec4 <HAL_RCC_OscConfig+0x700>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60cb      	str	r3, [r1, #12]
 8001e60:	e028      	b.n	8001eb4 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d101      	bne.n	8001e6e <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e023      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	f003 0203 	and.w	r2, r3, #3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d115      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d10e      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e9c:	021b      	lsls	r3, r3, #8
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d106      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d001      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e000      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3720      	adds	r7, #32
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	11c1808c 	.word	0x11c1808c
 8001ec4:	eefefffc 	.word	0xeefefffc

08001ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d101      	bne.n	8001edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e12c      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001edc:	4b98      	ldr	r3, [pc, #608]	@ (8002140 <HAL_RCC_ClockConfig+0x278>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0307 	and.w	r3, r3, #7
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d91b      	bls.n	8001f22 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eea:	4b95      	ldr	r3, [pc, #596]	@ (8002140 <HAL_RCC_ClockConfig+0x278>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f023 0207 	bic.w	r2, r3, #7
 8001ef2:	4993      	ldr	r1, [pc, #588]	@ (8002140 <HAL_RCC_ClockConfig+0x278>)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001efa:	f7fe fe3f 	bl	8000b7c <HAL_GetTick>
 8001efe:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001f02:	f7fe fe3b 	bl	8000b7c <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e110      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f14:	4b8a      	ldr	r3, [pc, #552]	@ (8002140 <HAL_RCC_ClockConfig+0x278>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d1ef      	bne.n	8001f02 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d016      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff fb02 	bl	800153c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001f38:	f7fe fe20 	bl	8000b7c <HAL_GetTick>
 8001f3c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f40:	f7fe fe1c 	bl	8000b7c <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e0f1      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001f52:	f7ff fbdf 	bl	8001714 <LL_RCC_IsActiveFlag_HPRE>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d0f1      	beq.n	8001f40 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0320 	and.w	r3, r3, #32
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d016      	beq.n	8001f96 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff faf8 	bl	8001562 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001f72:	f7fe fe03 	bl	8000b7c <HAL_GetTick>
 8001f76:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f7a:	f7fe fdff 	bl	8000b7c <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e0d4      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001f8c:	f7ff fbd3 	bl	8001736 <LL_RCC_IsActiveFlag_C2HPRE>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d0f1      	beq.n	8001f7a <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d016      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	699b      	ldr	r3, [r3, #24]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff faf0 	bl	800158c <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001fac:	f7fe fde6 	bl	8000b7c <HAL_GetTick>
 8001fb0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001fb4:	f7fe fde2 	bl	8000b7c <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e0b7      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001fc6:	f7ff fbc8 	bl	800175a <LL_RCC_IsActiveFlag_SHDHPRE>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f1      	beq.n	8001fb4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0304 	and.w	r3, r3, #4
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d016      	beq.n	800200a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff fae9 	bl	80015b8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001fe6:	f7fe fdc9 	bl	8000b7c <HAL_GetTick>
 8001fea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001fec:	e008      	b.n	8002000 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001fee:	f7fe fdc5 	bl	8000b7c <HAL_GetTick>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d901      	bls.n	8002000 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e09a      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002000:	f7ff fbbd 	bl	800177e <LL_RCC_IsActiveFlag_PPRE1>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0f1      	beq.n	8001fee <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0308 	and.w	r3, r3, #8
 8002012:	2b00      	cmp	r3, #0
 8002014:	d017      	beq.n	8002046 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff fade 	bl	80015de <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002022:	f7fe fdab 	bl	8000b7c <HAL_GetTick>
 8002026:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002028:	e008      	b.n	800203c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800202a:	f7fe fda7 	bl	8000b7c <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d901      	bls.n	800203c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e07c      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800203c:	f7ff fbb0 	bl	80017a0 <LL_RCC_IsActiveFlag_PPRE2>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d0f1      	beq.n	800202a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b00      	cmp	r3, #0
 8002050:	d043      	beq.n	80020da <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	2b02      	cmp	r3, #2
 8002058:	d106      	bne.n	8002068 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800205a:	f7ff f956 	bl	800130a <LL_RCC_HSE_IsReady>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d11e      	bne.n	80020a2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e066      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	2b03      	cmp	r3, #3
 800206e:	d106      	bne.n	800207e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002070:	f7ff fb12 	bl	8001698 <LL_RCC_PLL_IsReady>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d113      	bne.n	80020a2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e05b      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d106      	bne.n	8002094 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002086:	f7ff f9f0 	bl	800146a <LL_RCC_MSI_IsReady>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d108      	bne.n	80020a2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e050      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002094:	f7ff f966 	bl	8001364 <LL_RCC_HSI_IsReady>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e049      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fa2a 	bl	8001500 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020ac:	f7fe fd66 	bl	8000b7c <HAL_GetTick>
 80020b0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020b2:	e00a      	b.n	80020ca <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b4:	f7fe fd62 	bl	8000b7c <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e035      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ca:	f7ff fa2c 	bl	8001526 <LL_RCC_GetSysClkSource>
 80020ce:	4602      	mov	r2, r0
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d1ec      	bne.n	80020b4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020da:	4b19      	ldr	r3, [pc, #100]	@ (8002140 <HAL_RCC_ClockConfig+0x278>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0307 	and.w	r3, r3, #7
 80020e2:	683a      	ldr	r2, [r7, #0]
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d21b      	bcs.n	8002120 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e8:	4b15      	ldr	r3, [pc, #84]	@ (8002140 <HAL_RCC_ClockConfig+0x278>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f023 0207 	bic.w	r2, r3, #7
 80020f0:	4913      	ldr	r1, [pc, #76]	@ (8002140 <HAL_RCC_ClockConfig+0x278>)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020f8:	f7fe fd40 	bl	8000b7c <HAL_GetTick>
 80020fc:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002100:	f7fe fd3c 	bl	8000b7c <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e011      	b.n	8002136 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002112:	4b0b      	ldr	r3, [pc, #44]	@ (8002140 <HAL_RCC_ClockConfig+0x278>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	d1ef      	bne.n	8002100 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002120:	f000 f8b4 	bl	800228c <HAL_RCC_GetHCLKFreq>
 8002124:	4603      	mov	r3, r0
 8002126:	4a07      	ldr	r2, [pc, #28]	@ (8002144 <HAL_RCC_ClockConfig+0x27c>)
 8002128:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 800212a:	4b07      	ldr	r3, [pc, #28]	@ (8002148 <HAL_RCC_ClockConfig+0x280>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f7fe fcd8 	bl	8000ae4 <HAL_InitTick>
 8002134:	4603      	mov	r3, r0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	58004000 	.word	0x58004000
 8002144:	20000000 	.word	0x20000000
 8002148:	20000004 	.word	0x20000004

0800214c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800214c:	b590      	push	{r4, r7, lr}
 800214e:	b087      	sub	sp, #28
 8002150:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8002156:	2300      	movs	r3, #0
 8002158:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800215a:	f7ff f9e4 	bl	8001526 <LL_RCC_GetSysClkSource>
 800215e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002160:	f7ff facd 	bl	80016fe <LL_RCC_PLL_GetMainSource>
 8002164:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d005      	beq.n	8002178 <HAL_RCC_GetSysClockFreq+0x2c>
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	2b0c      	cmp	r3, #12
 8002170:	d139      	bne.n	80021e6 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d136      	bne.n	80021e6 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002178:	f7ff f987 	bl	800148a <LL_RCC_MSI_IsEnabledRangeSelect>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d115      	bne.n	80021ae <HAL_RCC_GetSysClockFreq+0x62>
 8002182:	f7ff f982 	bl	800148a <LL_RCC_MSI_IsEnabledRangeSelect>
 8002186:	4603      	mov	r3, r0
 8002188:	2b01      	cmp	r3, #1
 800218a:	d106      	bne.n	800219a <HAL_RCC_GetSysClockFreq+0x4e>
 800218c:	f7ff f98d 	bl	80014aa <LL_RCC_MSI_GetRange>
 8002190:	4603      	mov	r3, r0
 8002192:	0a1b      	lsrs	r3, r3, #8
 8002194:	f003 030f 	and.w	r3, r3, #15
 8002198:	e005      	b.n	80021a6 <HAL_RCC_GetSysClockFreq+0x5a>
 800219a:	f7ff f991 	bl	80014c0 <LL_RCC_MSI_GetRangeAfterStandby>
 800219e:	4603      	mov	r3, r0
 80021a0:	0a1b      	lsrs	r3, r3, #8
 80021a2:	f003 030f 	and.w	r3, r3, #15
 80021a6:	4a36      	ldr	r2, [pc, #216]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x134>)
 80021a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ac:	e014      	b.n	80021d8 <HAL_RCC_GetSysClockFreq+0x8c>
 80021ae:	f7ff f96c 	bl	800148a <LL_RCC_MSI_IsEnabledRangeSelect>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d106      	bne.n	80021c6 <HAL_RCC_GetSysClockFreq+0x7a>
 80021b8:	f7ff f977 	bl	80014aa <LL_RCC_MSI_GetRange>
 80021bc:	4603      	mov	r3, r0
 80021be:	091b      	lsrs	r3, r3, #4
 80021c0:	f003 030f 	and.w	r3, r3, #15
 80021c4:	e005      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0x86>
 80021c6:	f7ff f97b 	bl	80014c0 <LL_RCC_MSI_GetRangeAfterStandby>
 80021ca:	4603      	mov	r3, r0
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	f003 030f 	and.w	r3, r3, #15
 80021d2:	4a2b      	ldr	r2, [pc, #172]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x134>)
 80021d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d8:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d115      	bne.n	800220c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80021e4:	e012      	b.n	800220c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	2b04      	cmp	r3, #4
 80021ea:	d102      	bne.n	80021f2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80021ec:	4b25      	ldr	r3, [pc, #148]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x138>)
 80021ee:	617b      	str	r3, [r7, #20]
 80021f0:	e00c      	b.n	800220c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	2b08      	cmp	r3, #8
 80021f6:	d109      	bne.n	800220c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80021f8:	f7ff f85a 	bl	80012b0 <LL_RCC_HSE_IsEnabledDiv2>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d102      	bne.n	8002208 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002202:	4b20      	ldr	r3, [pc, #128]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x138>)
 8002204:	617b      	str	r3, [r7, #20]
 8002206:	e001      	b.n	800220c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002208:	4b1f      	ldr	r3, [pc, #124]	@ (8002288 <HAL_RCC_GetSysClockFreq+0x13c>)
 800220a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800220c:	f7ff f98b 	bl	8001526 <LL_RCC_GetSysClkSource>
 8002210:	4603      	mov	r3, r0
 8002212:	2b0c      	cmp	r3, #12
 8002214:	d12f      	bne.n	8002276 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002216:	f7ff fa72 	bl	80016fe <LL_RCC_PLL_GetMainSource>
 800221a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b02      	cmp	r3, #2
 8002220:	d003      	beq.n	800222a <HAL_RCC_GetSysClockFreq+0xde>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2b03      	cmp	r3, #3
 8002226:	d003      	beq.n	8002230 <HAL_RCC_GetSysClockFreq+0xe4>
 8002228:	e00d      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800222a:	4b16      	ldr	r3, [pc, #88]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x138>)
 800222c:	60fb      	str	r3, [r7, #12]
        break;
 800222e:	e00d      	b.n	800224c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002230:	f7ff f83e 	bl	80012b0 <LL_RCC_HSE_IsEnabledDiv2>
 8002234:	4603      	mov	r3, r0
 8002236:	2b01      	cmp	r3, #1
 8002238:	d102      	bne.n	8002240 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800223a:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x138>)
 800223c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800223e:	e005      	b.n	800224c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002240:	4b11      	ldr	r3, [pc, #68]	@ (8002288 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002242:	60fb      	str	r3, [r7, #12]
        break;
 8002244:	e002      	b.n	800224c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	60fb      	str	r3, [r7, #12]
        break;
 800224a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800224c:	f7ff fa35 	bl	80016ba <LL_RCC_PLL_GetN>
 8002250:	4602      	mov	r2, r0
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	fb03 f402 	mul.w	r4, r3, r2
 8002258:	f7ff fa46 	bl	80016e8 <LL_RCC_PLL_GetDivider>
 800225c:	4603      	mov	r3, r0
 800225e:	091b      	lsrs	r3, r3, #4
 8002260:	3301      	adds	r3, #1
 8002262:	fbb4 f4f3 	udiv	r4, r4, r3
 8002266:	f7ff fa34 	bl	80016d2 <LL_RCC_PLL_GetR>
 800226a:	4603      	mov	r3, r0
 800226c:	0f5b      	lsrs	r3, r3, #29
 800226e:	3301      	adds	r3, #1
 8002270:	fbb4 f3f3 	udiv	r3, r4, r3
 8002274:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002276:	697b      	ldr	r3, [r7, #20]
}
 8002278:	4618      	mov	r0, r3
 800227a:	371c      	adds	r7, #28
 800227c:	46bd      	mov	sp, r7
 800227e:	bd90      	pop	{r4, r7, pc}
 8002280:	08003f50 	.word	0x08003f50
 8002284:	00f42400 	.word	0x00f42400
 8002288:	01e84800 	.word	0x01e84800

0800228c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800228c:	b598      	push	{r3, r4, r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002290:	f7ff ff5c 	bl	800214c <HAL_RCC_GetSysClockFreq>
 8002294:	4604      	mov	r4, r0
 8002296:	f7ff f9b5 	bl	8001604 <LL_RCC_GetAHBPrescaler>
 800229a:	4603      	mov	r3, r0
 800229c:	091b      	lsrs	r3, r3, #4
 800229e:	f003 030f 	and.w	r3, r3, #15
 80022a2:	4a03      	ldr	r2, [pc, #12]	@ (80022b0 <HAL_RCC_GetHCLKFreq+0x24>)
 80022a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	bd98      	pop	{r3, r4, r7, pc}
 80022b0:	08003ef0 	.word	0x08003ef0

080022b4 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022b4:	b598      	push	{r3, r4, r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80022b8:	f7ff ffe8 	bl	800228c <HAL_RCC_GetHCLKFreq>
 80022bc:	4604      	mov	r4, r0
 80022be:	f7ff f9b9 	bl	8001634 <LL_RCC_GetAPB1Prescaler>
 80022c2:	4603      	mov	r3, r0
 80022c4:	0a1b      	lsrs	r3, r3, #8
 80022c6:	4a03      	ldr	r2, [pc, #12]	@ (80022d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022cc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	bd98      	pop	{r3, r4, r7, pc}
 80022d4:	08003f30 	.word	0x08003f30

080022d8 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022d8:	b598      	push	{r3, r4, r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80022dc:	f7ff ffd6 	bl	800228c <HAL_RCC_GetHCLKFreq>
 80022e0:	4604      	mov	r4, r0
 80022e2:	f7ff f9b2 	bl	800164a <LL_RCC_GetAPB2Prescaler>
 80022e6:	4603      	mov	r3, r0
 80022e8:	0adb      	lsrs	r3, r3, #11
 80022ea:	4a03      	ldr	r2, [pc, #12]	@ (80022f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022f0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	bd98      	pop	{r3, r4, r7, pc}
 80022f8:	08003f30 	.word	0x08003f30

080022fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80022fc:	b590      	push	{r4, r7, lr}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	091b      	lsrs	r3, r3, #4
 8002308:	f003 030f 	and.w	r3, r3, #15
 800230c:	4a10      	ldr	r2, [pc, #64]	@ (8002350 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800230e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002312:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8002314:	f7ff f981 	bl	800161a <LL_RCC_GetAHB3Prescaler>
 8002318:	4603      	mov	r3, r0
 800231a:	091b      	lsrs	r3, r3, #4
 800231c:	f003 030f 	and.w	r3, r3, #15
 8002320:	4a0c      	ldr	r2, [pc, #48]	@ (8002354 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8002322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	fbb2 f3f3 	udiv	r3, r2, r3
 800232c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	4a09      	ldr	r2, [pc, #36]	@ (8002358 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8002332:	fba2 2303 	umull	r2, r3, r2, r3
 8002336:	0c9c      	lsrs	r4, r3, #18
 8002338:	f7fe ff3c 	bl	80011b4 <HAL_PWREx_GetVoltageRange>
 800233c:	4603      	mov	r3, r0
 800233e:	4619      	mov	r1, r3
 8002340:	4620      	mov	r0, r4
 8002342:	f000 f80b 	bl	800235c <RCC_SetFlashLatency>
 8002346:	4603      	mov	r3, r0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	bd90      	pop	{r4, r7, pc}
 8002350:	08003f50 	.word	0x08003f50
 8002354:	08003ef0 	.word	0x08003ef0
 8002358:	431bde83 	.word	0x431bde83

0800235c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08e      	sub	sp, #56	@ 0x38
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8002366:	4a3a      	ldr	r2, [pc, #232]	@ (8002450 <RCC_SetFlashLatency+0xf4>)
 8002368:	f107 0320 	add.w	r3, r7, #32
 800236c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002370:	6018      	str	r0, [r3, #0]
 8002372:	3304      	adds	r3, #4
 8002374:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8002376:	4a37      	ldr	r2, [pc, #220]	@ (8002454 <RCC_SetFlashLatency+0xf8>)
 8002378:	f107 0318 	add.w	r3, r7, #24
 800237c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002380:	6018      	str	r0, [r3, #0]
 8002382:	3304      	adds	r3, #4
 8002384:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8002386:	4a34      	ldr	r2, [pc, #208]	@ (8002458 <RCC_SetFlashLatency+0xfc>)
 8002388:	f107 030c 	add.w	r3, r7, #12
 800238c:	ca07      	ldmia	r2, {r0, r1, r2}
 800238e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002392:	2300      	movs	r3, #0
 8002394:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800239c:	d11b      	bne.n	80023d6 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800239e:	2300      	movs	r3, #0
 80023a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80023a2:	e014      	b.n	80023ce <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80023a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	3338      	adds	r3, #56	@ 0x38
 80023aa:	443b      	add	r3, r7
 80023ac:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80023b0:	461a      	mov	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d807      	bhi.n	80023c8 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80023b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	3338      	adds	r3, #56	@ 0x38
 80023be:	443b      	add	r3, r7
 80023c0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80023c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80023c6:	e021      	b.n	800240c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80023c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ca:	3301      	adds	r3, #1
 80023cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80023ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d9e7      	bls.n	80023a4 <RCC_SetFlashLatency+0x48>
 80023d4:	e01a      	b.n	800240c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80023d6:	2300      	movs	r3, #0
 80023d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023da:	e014      	b.n	8002406 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80023dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	3338      	adds	r3, #56	@ 0x38
 80023e2:	443b      	add	r3, r7
 80023e4:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80023e8:	461a      	mov	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d807      	bhi.n	8002400 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80023f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	3338      	adds	r3, #56	@ 0x38
 80023f6:	443b      	add	r3, r7
 80023f8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80023fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80023fe:	e005      	b.n	800240c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002402:	3301      	adds	r3, #1
 8002404:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002408:	2b02      	cmp	r3, #2
 800240a:	d9e7      	bls.n	80023dc <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800240c:	4b13      	ldr	r3, [pc, #76]	@ (800245c <RCC_SetFlashLatency+0x100>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f023 0207 	bic.w	r2, r3, #7
 8002414:	4911      	ldr	r1, [pc, #68]	@ (800245c <RCC_SetFlashLatency+0x100>)
 8002416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002418:	4313      	orrs	r3, r2
 800241a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800241c:	f7fe fbae 	bl	8000b7c <HAL_GetTick>
 8002420:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002422:	e008      	b.n	8002436 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002424:	f7fe fbaa 	bl	8000b7c <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d901      	bls.n	8002436 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e007      	b.n	8002446 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002436:	4b09      	ldr	r3, [pc, #36]	@ (800245c <RCC_SetFlashLatency+0x100>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002440:	429a      	cmp	r2, r3
 8002442:	d1ef      	bne.n	8002424 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3738      	adds	r7, #56	@ 0x38
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	08003ed4 	.word	0x08003ed4
 8002454:	08003edc 	.word	0x08003edc
 8002458:	08003ee4 	.word	0x08003ee4
 800245c:	58004000 	.word	0x58004000

08002460 <LL_RCC_LSE_IsReady>:
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002464:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800246c:	f003 0302 	and.w	r3, r3, #2
 8002470:	2b02      	cmp	r3, #2
 8002472:	d101      	bne.n	8002478 <LL_RCC_LSE_IsReady+0x18>
 8002474:	2301      	movs	r3, #1
 8002476:	e000      	b.n	800247a <LL_RCC_LSE_IsReady+0x1a>
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr

08002482 <LL_RCC_SetUSARTClockSource>:
{
 8002482:	b480      	push	{r7}
 8002484:	b083      	sub	sp, #12
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800248a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800248e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	0c1b      	lsrs	r3, r3, #16
 8002496:	43db      	mvns	r3, r3
 8002498:	401a      	ands	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	b29b      	uxth	r3, r3
 800249e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024a2:	4313      	orrs	r3, r2
 80024a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr

080024b2 <LL_RCC_SetI2SClockSource>:
{
 80024b2:	b480      	push	{r7}
 80024b4:	b083      	sub	sp, #12
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80024ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80024c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr

080024dc <LL_RCC_SetLPUARTClockSource>:
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80024e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ec:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80024f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr

08002506 <LL_RCC_SetI2CClockSource>:
{
 8002506:	b480      	push	{r7}
 8002508:	b083      	sub	sp, #12
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800250e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002512:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	091b      	lsrs	r3, r3, #4
 800251a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800251e:	43db      	mvns	r3, r3
 8002520:	401a      	ands	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	011b      	lsls	r3, r3, #4
 8002526:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800252a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800252e:	4313      	orrs	r3, r2
 8002530:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	bc80      	pop	{r7}
 800253c:	4770      	bx	lr

0800253e <LL_RCC_SetLPTIMClockSource>:
{
 800253e:	b480      	push	{r7}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002546:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800254a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	0c1b      	lsrs	r3, r3, #16
 8002552:	041b      	lsls	r3, r3, #16
 8002554:	43db      	mvns	r3, r3
 8002556:	401a      	ands	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	041b      	lsls	r3, r3, #16
 800255c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002560:	4313      	orrs	r3, r2
 8002562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <LL_RCC_SetRNGClockSource>:
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002578:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800257c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002580:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002584:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4313      	orrs	r3, r2
 800258c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr

0800259a <LL_RCC_SetADCClockSource>:
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80025a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025aa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80025ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <LL_RCC_SetRTCClockSource>:
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80025cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80025d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4313      	orrs	r3, r2
 80025e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr

080025ee <LL_RCC_GetRTCClockSource>:
{
 80025ee:	b480      	push	{r7}
 80025f0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80025f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <LL_RCC_ForceBackupDomainReset>:
{
 8002606:	b480      	push	{r7}
 8002608:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800260a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800260e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002612:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002616:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800261a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800261e:	bf00      	nop
 8002620:	46bd      	mov	sp, r7
 8002622:	bc80      	pop	{r7}
 8002624:	4770      	bx	lr

08002626 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002626:	b480      	push	{r7}
 8002628:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800262a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800262e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002632:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800263a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr
	...

08002648 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8002654:	2300      	movs	r3, #0
 8002656:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002658:	2300      	movs	r3, #0
 800265a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d058      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8002668:	f7fe fd62 	bl	8001130 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800266c:	f7fe fa86 	bl	8000b7c <HAL_GetTick>
 8002670:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8002672:	e009      	b.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002674:	f7fe fa82 	bl	8000b7c <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d902      	bls.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	74fb      	strb	r3, [r7, #19]
        break;
 8002686:	e006      	b.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8002688:	4b7b      	ldr	r3, [pc, #492]	@ (8002878 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002690:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002694:	d1ee      	bne.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8002696:	7cfb      	ldrb	r3, [r7, #19]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d13c      	bne.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800269c:	f7ff ffa7 	bl	80025ee <LL_RCC_GetRTCClockSource>
 80026a0:	4602      	mov	r2, r0
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d00f      	beq.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80026aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026b6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80026b8:	f7ff ffa5 	bl	8002606 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80026bc:	f7ff ffb3 	bl	8002626 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80026c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d014      	beq.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d4:	f7fe fa52 	bl	8000b7c <HAL_GetTick>
 80026d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80026da:	e00b      	b.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026dc:	f7fe fa4e 	bl	8000b7c <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d902      	bls.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	74fb      	strb	r3, [r7, #19]
            break;
 80026f2:	e004      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80026f4:	f7ff feb4 	bl	8002460 <LL_RCC_LSE_IsReady>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d1ee      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80026fe:	7cfb      	ldrb	r3, [r7, #19]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d105      	bne.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff ff5b 	bl	80025c4 <LL_RCC_SetRTCClockSource>
 800270e:	e004      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002710:	7cfb      	ldrb	r3, [r7, #19]
 8002712:	74bb      	strb	r3, [r7, #18]
 8002714:	e001      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002716:	7cfb      	ldrb	r3, [r7, #19]
 8002718:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d004      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fea9 	bl	8002482 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d004      	beq.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fe9e 	bl	8002482 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0320 	and.w	r3, r3, #32
 800274e:	2b00      	cmp	r3, #0
 8002750:	d004      	beq.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff fec0 	bl	80024dc <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002764:	2b00      	cmp	r3, #0
 8002766:	d004      	beq.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a1b      	ldr	r3, [r3, #32]
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff fee6 	bl	800253e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800277a:	2b00      	cmp	r3, #0
 800277c:	d004      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff fedb 	bl	800253e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002790:	2b00      	cmp	r3, #0
 8002792:	d004      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff fed0 	bl	800253e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d004      	beq.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fea9 	bl	8002506 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d004      	beq.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff fe9e 	bl	8002506 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d004      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff fe93 	bl	8002506 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0310 	and.w	r3, r3, #16
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d011      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff fe5e 	bl	80024b2 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027fe:	d107      	bne.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8002800:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800280a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800280e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d010      	beq.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff fea5 	bl	8002570 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	2b00      	cmp	r3, #0
 800282c:	d107      	bne.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800282e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002838:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800283c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d011      	beq.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff fea3 	bl	800259a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002858:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800285c:	d107      	bne.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800285e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002868:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800286c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800286e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3718      	adds	r7, #24
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	58000400 	.word	0x58000400

0800287c <LL_RCC_GetUSARTClockSource>:
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8002884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002888:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	401a      	ands	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	041b      	lsls	r3, r3, #16
 8002894:	4313      	orrs	r3, r2
}
 8002896:	4618      	mov	r0, r3
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <LL_RCC_GetLPUARTClockSource>:
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80028a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028ac:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4013      	ands	r3, r2
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bc80      	pop	{r7}
 80028bc:	4770      	bx	lr

080028be <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b082      	sub	sp, #8
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d101      	bne.n	80028d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e042      	b.n	8002956 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d106      	bne.n	80028e8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7fd ff96 	bl	8000814 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2224      	movs	r2, #36	@ 0x24
 80028ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f022 0201 	bic.w	r2, r2, #1
 80028fe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002904:	2b00      	cmp	r3, #0
 8002906:	d002      	beq.n	800290e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 fb23 	bl	8002f54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f8ac 	bl	8002a6c <UART_SetConfig>
 8002914:	4603      	mov	r3, r0
 8002916:	2b01      	cmp	r3, #1
 8002918:	d101      	bne.n	800291e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e01b      	b.n	8002956 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800292c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800293c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f042 0201 	orr.w	r2, r2, #1
 800294c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 fba1 	bl	8003096 <UART_CheckIdleState>
 8002954:	4603      	mov	r3, r0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b08a      	sub	sp, #40	@ 0x28
 8002962:	af02      	add	r7, sp, #8
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	603b      	str	r3, [r7, #0]
 800296a:	4613      	mov	r3, r2
 800296c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002974:	2b20      	cmp	r3, #32
 8002976:	d173      	bne.n	8002a60 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d002      	beq.n	8002984 <HAL_UART_Transmit+0x26>
 800297e:	88fb      	ldrh	r3, [r7, #6]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d101      	bne.n	8002988 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e06c      	b.n	8002a62 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2221      	movs	r2, #33	@ 0x21
 8002994:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002998:	f7fe f8f0 	bl	8000b7c <HAL_GetTick>
 800299c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	88fa      	ldrh	r2, [r7, #6]
 80029a2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	88fa      	ldrh	r2, [r7, #6]
 80029aa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029b6:	d108      	bne.n	80029ca <HAL_UART_Transmit+0x6c>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d104      	bne.n	80029ca <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	61bb      	str	r3, [r7, #24]
 80029c8:	e003      	b.n	80029d2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029d2:	e02c      	b.n	8002a2e <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	2200      	movs	r2, #0
 80029dc:	2180      	movs	r1, #128	@ 0x80
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f000 fba7 	bl	8003132 <UART_WaitOnFlagUntilTimeout>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e039      	b.n	8002a62 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d10b      	bne.n	8002a0c <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	881b      	ldrh	r3, [r3, #0]
 80029f8:	461a      	mov	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a02:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	3302      	adds	r3, #2
 8002a08:	61bb      	str	r3, [r7, #24]
 8002a0a:	e007      	b.n	8002a1c <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	781a      	ldrb	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	3b01      	subs	r3, #1
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1cc      	bne.n	80029d4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	2200      	movs	r2, #0
 8002a42:	2140      	movs	r1, #64	@ 0x40
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f000 fb74 	bl	8003132 <UART_WaitOnFlagUntilTimeout>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e006      	b.n	8002a62 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2220      	movs	r2, #32
 8002a58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	e000      	b.n	8002a62 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8002a60:	2302      	movs	r3, #2
  }
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3720      	adds	r7, #32
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a70:	b08c      	sub	sp, #48	@ 0x30
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a76:	2300      	movs	r3, #0
 8002a78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	431a      	orrs	r2, r3
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	4b94      	ldr	r3, [pc, #592]	@ (8002cec <UART_SetConfig+0x280>)
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	6812      	ldr	r2, [r2, #0]
 8002aa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002aa4:	430b      	orrs	r3, r1
 8002aa6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a89      	ldr	r2, [pc, #548]	@ (8002cf0 <UART_SetConfig+0x284>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d004      	beq.n	8002ad8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	6a1b      	ldr	r3, [r3, #32]
 8002ad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002ae2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	6812      	ldr	r2, [r2, #0]
 8002aea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002aec:	430b      	orrs	r3, r1
 8002aee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af6:	f023 010f 	bic.w	r1, r3, #15
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	430a      	orrs	r2, r1
 8002b04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a7a      	ldr	r2, [pc, #488]	@ (8002cf4 <UART_SetConfig+0x288>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d127      	bne.n	8002b60 <UART_SetConfig+0xf4>
 8002b10:	2003      	movs	r0, #3
 8002b12:	f7ff feb3 	bl	800287c <LL_RCC_GetUSARTClockSource>
 8002b16:	4603      	mov	r3, r0
 8002b18:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8002b1c:	2b03      	cmp	r3, #3
 8002b1e:	d81b      	bhi.n	8002b58 <UART_SetConfig+0xec>
 8002b20:	a201      	add	r2, pc, #4	@ (adr r2, 8002b28 <UART_SetConfig+0xbc>)
 8002b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b26:	bf00      	nop
 8002b28:	08002b39 	.word	0x08002b39
 8002b2c:	08002b49 	.word	0x08002b49
 8002b30:	08002b41 	.word	0x08002b41
 8002b34:	08002b51 	.word	0x08002b51
 8002b38:	2301      	movs	r3, #1
 8002b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b3e:	e080      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002b40:	2302      	movs	r3, #2
 8002b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b46:	e07c      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002b48:	2304      	movs	r3, #4
 8002b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b4e:	e078      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002b50:	2308      	movs	r3, #8
 8002b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b56:	e074      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002b58:	2310      	movs	r3, #16
 8002b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b5e:	e070      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a64      	ldr	r2, [pc, #400]	@ (8002cf8 <UART_SetConfig+0x28c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d138      	bne.n	8002bdc <UART_SetConfig+0x170>
 8002b6a:	200c      	movs	r0, #12
 8002b6c:	f7ff fe86 	bl	800287c <LL_RCC_GetUSARTClockSource>
 8002b70:	4603      	mov	r3, r0
 8002b72:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8002b76:	2b0c      	cmp	r3, #12
 8002b78:	d82c      	bhi.n	8002bd4 <UART_SetConfig+0x168>
 8002b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8002b80 <UART_SetConfig+0x114>)
 8002b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b80:	08002bb5 	.word	0x08002bb5
 8002b84:	08002bd5 	.word	0x08002bd5
 8002b88:	08002bd5 	.word	0x08002bd5
 8002b8c:	08002bd5 	.word	0x08002bd5
 8002b90:	08002bc5 	.word	0x08002bc5
 8002b94:	08002bd5 	.word	0x08002bd5
 8002b98:	08002bd5 	.word	0x08002bd5
 8002b9c:	08002bd5 	.word	0x08002bd5
 8002ba0:	08002bbd 	.word	0x08002bbd
 8002ba4:	08002bd5 	.word	0x08002bd5
 8002ba8:	08002bd5 	.word	0x08002bd5
 8002bac:	08002bd5 	.word	0x08002bd5
 8002bb0:	08002bcd 	.word	0x08002bcd
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bba:	e042      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bc2:	e03e      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002bc4:	2304      	movs	r3, #4
 8002bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bca:	e03a      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002bcc:	2308      	movs	r3, #8
 8002bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bd2:	e036      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bda:	e032      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a43      	ldr	r2, [pc, #268]	@ (8002cf0 <UART_SetConfig+0x284>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d12a      	bne.n	8002c3c <UART_SetConfig+0x1d0>
 8002be6:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8002bea:	f7ff fe59 	bl	80028a0 <LL_RCC_GetLPUARTClockSource>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002bf4:	d01a      	beq.n	8002c2c <UART_SetConfig+0x1c0>
 8002bf6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002bfa:	d81b      	bhi.n	8002c34 <UART_SetConfig+0x1c8>
 8002bfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c00:	d00c      	beq.n	8002c1c <UART_SetConfig+0x1b0>
 8002c02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c06:	d815      	bhi.n	8002c34 <UART_SetConfig+0x1c8>
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <UART_SetConfig+0x1a8>
 8002c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c10:	d008      	beq.n	8002c24 <UART_SetConfig+0x1b8>
 8002c12:	e00f      	b.n	8002c34 <UART_SetConfig+0x1c8>
 8002c14:	2300      	movs	r3, #0
 8002c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c1a:	e012      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c22:	e00e      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002c24:	2304      	movs	r3, #4
 8002c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c2a:	e00a      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002c2c:	2308      	movs	r3, #8
 8002c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c32:	e006      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002c34:	2310      	movs	r3, #16
 8002c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c3a:	e002      	b.n	8002c42 <UART_SetConfig+0x1d6>
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a2a      	ldr	r2, [pc, #168]	@ (8002cf0 <UART_SetConfig+0x284>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	f040 80a4 	bne.w	8002d96 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c4e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002c52:	2b08      	cmp	r3, #8
 8002c54:	d823      	bhi.n	8002c9e <UART_SetConfig+0x232>
 8002c56:	a201      	add	r2, pc, #4	@ (adr r2, 8002c5c <UART_SetConfig+0x1f0>)
 8002c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5c:	08002c81 	.word	0x08002c81
 8002c60:	08002c9f 	.word	0x08002c9f
 8002c64:	08002c89 	.word	0x08002c89
 8002c68:	08002c9f 	.word	0x08002c9f
 8002c6c:	08002c8f 	.word	0x08002c8f
 8002c70:	08002c9f 	.word	0x08002c9f
 8002c74:	08002c9f 	.word	0x08002c9f
 8002c78:	08002c9f 	.word	0x08002c9f
 8002c7c:	08002c97 	.word	0x08002c97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c80:	f7ff fb18 	bl	80022b4 <HAL_RCC_GetPCLK1Freq>
 8002c84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c86:	e010      	b.n	8002caa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c88:	4b1c      	ldr	r3, [pc, #112]	@ (8002cfc <UART_SetConfig+0x290>)
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002c8c:	e00d      	b.n	8002caa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c8e:	f7ff fa5d 	bl	800214c <HAL_RCC_GetSysClockFreq>
 8002c92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c94:	e009      	b.n	8002caa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002c9c:	e005      	b.n	8002caa <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002ca8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 8137 	beq.w	8002f20 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb6:	4a12      	ldr	r2, [pc, #72]	@ (8002d00 <UART_SetConfig+0x294>)
 8002cb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	4413      	add	r3, r2
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d305      	bcc.n	8002ce2 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d910      	bls.n	8002d04 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002ce8:	e11a      	b.n	8002f20 <UART_SetConfig+0x4b4>
 8002cea:	bf00      	nop
 8002cec:	cfff69f3 	.word	0xcfff69f3
 8002cf0:	40008000 	.word	0x40008000
 8002cf4:	40013800 	.word	0x40013800
 8002cf8:	40004400 	.word	0x40004400
 8002cfc:	00f42400 	.word	0x00f42400
 8002d00:	08003f90 	.word	0x08003f90
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d06:	2200      	movs	r2, #0
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	60fa      	str	r2, [r7, #12]
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	4a8e      	ldr	r2, [pc, #568]	@ (8002f4c <UART_SetConfig+0x4e0>)
 8002d12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	2200      	movs	r2, #0
 8002d1a:	603b      	str	r3, [r7, #0]
 8002d1c:	607a      	str	r2, [r7, #4]
 8002d1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d26:	f7fd fa27 	bl	8000178 <__aeabi_uldivmod>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	4610      	mov	r0, r2
 8002d30:	4619      	mov	r1, r3
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	f04f 0300 	mov.w	r3, #0
 8002d3a:	020b      	lsls	r3, r1, #8
 8002d3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002d40:	0202      	lsls	r2, r0, #8
 8002d42:	6979      	ldr	r1, [r7, #20]
 8002d44:	6849      	ldr	r1, [r1, #4]
 8002d46:	0849      	lsrs	r1, r1, #1
 8002d48:	2000      	movs	r0, #0
 8002d4a:	460c      	mov	r4, r1
 8002d4c:	4605      	mov	r5, r0
 8002d4e:	eb12 0804 	adds.w	r8, r2, r4
 8002d52:	eb43 0905 	adc.w	r9, r3, r5
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	469a      	mov	sl, r3
 8002d5e:	4693      	mov	fp, r2
 8002d60:	4652      	mov	r2, sl
 8002d62:	465b      	mov	r3, fp
 8002d64:	4640      	mov	r0, r8
 8002d66:	4649      	mov	r1, r9
 8002d68:	f7fd fa06 	bl	8000178 <__aeabi_uldivmod>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	460b      	mov	r3, r1
 8002d70:	4613      	mov	r3, r2
 8002d72:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d74:	6a3b      	ldr	r3, [r7, #32]
 8002d76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d7a:	d308      	bcc.n	8002d8e <UART_SetConfig+0x322>
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d82:	d204      	bcs.n	8002d8e <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6a3a      	ldr	r2, [r7, #32]
 8002d8a:	60da      	str	r2, [r3, #12]
 8002d8c:	e0c8      	b.n	8002f20 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002d94:	e0c4      	b.n	8002f20 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d9e:	d167      	bne.n	8002e70 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8002da0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002da4:	2b08      	cmp	r3, #8
 8002da6:	d828      	bhi.n	8002dfa <UART_SetConfig+0x38e>
 8002da8:	a201      	add	r2, pc, #4	@ (adr r2, 8002db0 <UART_SetConfig+0x344>)
 8002daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dae:	bf00      	nop
 8002db0:	08002dd5 	.word	0x08002dd5
 8002db4:	08002ddd 	.word	0x08002ddd
 8002db8:	08002de5 	.word	0x08002de5
 8002dbc:	08002dfb 	.word	0x08002dfb
 8002dc0:	08002deb 	.word	0x08002deb
 8002dc4:	08002dfb 	.word	0x08002dfb
 8002dc8:	08002dfb 	.word	0x08002dfb
 8002dcc:	08002dfb 	.word	0x08002dfb
 8002dd0:	08002df3 	.word	0x08002df3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dd4:	f7ff fa6e 	bl	80022b4 <HAL_RCC_GetPCLK1Freq>
 8002dd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002dda:	e014      	b.n	8002e06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ddc:	f7ff fa7c 	bl	80022d8 <HAL_RCC_GetPCLK2Freq>
 8002de0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002de2:	e010      	b.n	8002e06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002de4:	4b5a      	ldr	r3, [pc, #360]	@ (8002f50 <UART_SetConfig+0x4e4>)
 8002de6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002de8:	e00d      	b.n	8002e06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dea:	f7ff f9af 	bl	800214c <HAL_RCC_GetSysClockFreq>
 8002dee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002df0:	e009      	b.n	8002e06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002df2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002df6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002df8:	e005      	b.n	8002e06 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002e04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 8089 	beq.w	8002f20 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e12:	4a4e      	ldr	r2, [pc, #312]	@ (8002f4c <UART_SetConfig+0x4e0>)
 8002e14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e20:	005a      	lsls	r2, r3, #1
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	085b      	lsrs	r3, r3, #1
 8002e28:	441a      	add	r2, r3
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e32:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e34:	6a3b      	ldr	r3, [r7, #32]
 8002e36:	2b0f      	cmp	r3, #15
 8002e38:	d916      	bls.n	8002e68 <UART_SetConfig+0x3fc>
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e40:	d212      	bcs.n	8002e68 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	f023 030f 	bic.w	r3, r3, #15
 8002e4a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
 8002e4e:	085b      	lsrs	r3, r3, #1
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	f003 0307 	and.w	r3, r3, #7
 8002e56:	b29a      	uxth	r2, r3
 8002e58:	8bfb      	ldrh	r3, [r7, #30]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	8bfa      	ldrh	r2, [r7, #30]
 8002e64:	60da      	str	r2, [r3, #12]
 8002e66:	e05b      	b.n	8002f20 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002e6e:	e057      	b.n	8002f20 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e70:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002e74:	2b08      	cmp	r3, #8
 8002e76:	d828      	bhi.n	8002eca <UART_SetConfig+0x45e>
 8002e78:	a201      	add	r2, pc, #4	@ (adr r2, 8002e80 <UART_SetConfig+0x414>)
 8002e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e7e:	bf00      	nop
 8002e80:	08002ea5 	.word	0x08002ea5
 8002e84:	08002ead 	.word	0x08002ead
 8002e88:	08002eb5 	.word	0x08002eb5
 8002e8c:	08002ecb 	.word	0x08002ecb
 8002e90:	08002ebb 	.word	0x08002ebb
 8002e94:	08002ecb 	.word	0x08002ecb
 8002e98:	08002ecb 	.word	0x08002ecb
 8002e9c:	08002ecb 	.word	0x08002ecb
 8002ea0:	08002ec3 	.word	0x08002ec3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ea4:	f7ff fa06 	bl	80022b4 <HAL_RCC_GetPCLK1Freq>
 8002ea8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002eaa:	e014      	b.n	8002ed6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002eac:	f7ff fa14 	bl	80022d8 <HAL_RCC_GetPCLK2Freq>
 8002eb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002eb2:	e010      	b.n	8002ed6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002eb4:	4b26      	ldr	r3, [pc, #152]	@ (8002f50 <UART_SetConfig+0x4e4>)
 8002eb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002eb8:	e00d      	b.n	8002ed6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002eba:	f7ff f947 	bl	800214c <HAL_RCC_GetSysClockFreq>
 8002ebe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ec0:	e009      	b.n	8002ed6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ec2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ec8:	e005      	b.n	8002ed6 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002ed4:	bf00      	nop
    }

    if (pclk != 0U)
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d021      	beq.n	8002f20 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee0:	4a1a      	ldr	r2, [pc, #104]	@ (8002f4c <UART_SetConfig+0x4e0>)
 8002ee2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eea:	fbb3 f2f2 	udiv	r2, r3, r2
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	085b      	lsrs	r3, r3, #1
 8002ef4:	441a      	add	r2, r3
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f00:	6a3b      	ldr	r3, [r7, #32]
 8002f02:	2b0f      	cmp	r3, #15
 8002f04:	d909      	bls.n	8002f1a <UART_SetConfig+0x4ae>
 8002f06:	6a3b      	ldr	r3, [r7, #32]
 8002f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f0c:	d205      	bcs.n	8002f1a <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	60da      	str	r2, [r3, #12]
 8002f18:	e002      	b.n	8002f20 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	2200      	movs	r2, #0
 8002f34:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002f3c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3730      	adds	r7, #48	@ 0x30
 8002f44:	46bd      	mov	sp, r7
 8002f46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f4a:	bf00      	nop
 8002f4c:	08003f90 	.word	0x08003f90
 8002f50:	00f42400 	.word	0x00f42400

08002f54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f60:	f003 0308 	and.w	r3, r3, #8
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00a      	beq.n	8002f7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00a      	beq.n	8002fa0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d00a      	beq.n	8002fc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc6:	f003 0304 	and.w	r3, r3, #4
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe8:	f003 0310 	and.w	r3, r3, #16
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00a      	beq.n	8003006 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800300a:	f003 0320 	and.w	r3, r3, #32
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00a      	beq.n	8003028 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003030:	2b00      	cmp	r3, #0
 8003032:	d01a      	beq.n	800306a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800304e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003052:	d10a      	bne.n	800306a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00a      	beq.n	800308c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	430a      	orrs	r2, r1
 800308a:	605a      	str	r2, [r3, #4]
  }
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr

08003096 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b086      	sub	sp, #24
 800309a:	af02      	add	r7, sp, #8
 800309c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80030a6:	f7fd fd69 	bl	8000b7c <HAL_GetTick>
 80030aa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0308 	and.w	r3, r3, #8
 80030b6:	2b08      	cmp	r3, #8
 80030b8:	d10e      	bne.n	80030d8 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f832 	bl	8003132 <UART_WaitOnFlagUntilTimeout>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e028      	b.n	800312a <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0304 	and.w	r3, r3, #4
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d10e      	bne.n	8003104 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 f81c 	bl	8003132 <UART_WaitOnFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e012      	b.n	800312a <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2220      	movs	r2, #32
 8003108:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2220      	movs	r2, #32
 8003110:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b09c      	sub	sp, #112	@ 0x70
 8003136:	af00      	add	r7, sp, #0
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	603b      	str	r3, [r7, #0]
 800313e:	4613      	mov	r3, r2
 8003140:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003142:	e0af      	b.n	80032a4 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003144:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314a:	f000 80ab 	beq.w	80032a4 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800314e:	f7fd fd15 	bl	8000b7c <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800315a:	429a      	cmp	r2, r3
 800315c:	d302      	bcc.n	8003164 <UART_WaitOnFlagUntilTimeout+0x32>
 800315e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003160:	2b00      	cmp	r3, #0
 8003162:	d140      	bne.n	80031e6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800316c:	e853 3f00 	ldrex	r3, [r3]
 8003170:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003174:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003178:	667b      	str	r3, [r7, #100]	@ 0x64
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	461a      	mov	r2, r3
 8003180:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003182:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003184:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003186:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003188:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800318a:	e841 2300 	strex	r3, r2, [r1]
 800318e:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8003190:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1e6      	bne.n	8003164 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	3308      	adds	r3, #8
 800319c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800319e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031a0:	e853 3f00 	ldrex	r3, [r3]
 80031a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80031a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031a8:	f023 0301 	bic.w	r3, r3, #1
 80031ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	3308      	adds	r3, #8
 80031b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80031b6:	64ba      	str	r2, [r7, #72]	@ 0x48
 80031b8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80031bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031be:	e841 2300 	strex	r3, r2, [r1]
 80031c2:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80031c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1e5      	bne.n	8003196 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2220      	movs	r2, #32
 80031ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2220      	movs	r2, #32
 80031d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e06f      	b.n	80032c6 <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0304 	and.w	r3, r3, #4
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d057      	beq.n	80032a4 <UART_WaitOnFlagUntilTimeout+0x172>
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	2b80      	cmp	r3, #128	@ 0x80
 80031f8:	d054      	beq.n	80032a4 <UART_WaitOnFlagUntilTimeout+0x172>
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b40      	cmp	r3, #64	@ 0x40
 80031fe:	d051      	beq.n	80032a4 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800320a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800320e:	d149      	bne.n	80032a4 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003218:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003222:	e853 3f00 	ldrex	r3, [r3]
 8003226:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800322e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	461a      	mov	r2, r3
 8003236:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003238:	637b      	str	r3, [r7, #52]	@ 0x34
 800323a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800323e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003240:	e841 2300 	strex	r3, r2, [r1]
 8003244:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1e6      	bne.n	800321a <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	3308      	adds	r3, #8
 8003252:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	e853 3f00 	ldrex	r3, [r3]
 800325a:	613b      	str	r3, [r7, #16]
   return(result);
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	f023 0301 	bic.w	r3, r3, #1
 8003262:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	3308      	adds	r3, #8
 800326a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800326c:	623a      	str	r2, [r7, #32]
 800326e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003270:	69f9      	ldr	r1, [r7, #28]
 8003272:	6a3a      	ldr	r2, [r7, #32]
 8003274:	e841 2300 	strex	r3, r2, [r1]
 8003278:	61bb      	str	r3, [r7, #24]
   return(result);
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1e5      	bne.n	800324c <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2220      	movs	r2, #32
 800328c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2220      	movs	r2, #32
 8003294:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e010      	b.n	80032c6 <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	69da      	ldr	r2, [r3, #28]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	4013      	ands	r3, r2
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	bf0c      	ite	eq
 80032b4:	2301      	moveq	r3, #1
 80032b6:	2300      	movne	r3, #0
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	461a      	mov	r2, r3
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	429a      	cmp	r2, r3
 80032c0:	f43f af40 	beq.w	8003144 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3770      	adds	r7, #112	@ 0x70
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b085      	sub	sp, #20
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d101      	bne.n	80032e4 <HAL_UARTEx_DisableFifoMode+0x16>
 80032e0:	2302      	movs	r3, #2
 80032e2:	e027      	b.n	8003334 <HAL_UARTEx_DisableFifoMode+0x66>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2224      	movs	r2, #36	@ 0x24
 80032f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0201 	bic.w	r2, r2, #1
 800330a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003312:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2220      	movs	r2, #32
 8003326:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3714      	adds	r7, #20
 8003338:	46bd      	mov	sp, r7
 800333a:	bc80      	pop	{r7}
 800333c:	4770      	bx	lr

0800333e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b084      	sub	sp, #16
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
 8003346:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003352:	2302      	movs	r3, #2
 8003354:	e02d      	b.n	80033b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2224      	movs	r2, #36	@ 0x24
 8003362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0201 	bic.w	r2, r2, #1
 800337c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f850 	bl	8003438 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68fa      	ldr	r2, [r7, #12]
 800339e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2220      	movs	r2, #32
 80033a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3710      	adds	r7, #16
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b084      	sub	sp, #16
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
 80033c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d101      	bne.n	80033d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80033ce:	2302      	movs	r3, #2
 80033d0:	e02d      	b.n	800342e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2224      	movs	r2, #36	@ 0x24
 80033de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 0201 	bic.w	r2, r2, #1
 80033f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f000 f812 	bl	8003438 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2220      	movs	r2, #32
 8003420:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
	...

08003438 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003444:	2b00      	cmp	r3, #0
 8003446:	d108      	bne.n	800345a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003458:	e031      	b.n	80034be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800345a:	2308      	movs	r3, #8
 800345c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800345e:	2308      	movs	r3, #8
 8003460:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	0e5b      	lsrs	r3, r3, #25
 800346a:	b2db      	uxtb	r3, r3
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	0f5b      	lsrs	r3, r3, #29
 800347a:	b2db      	uxtb	r3, r3
 800347c:	f003 0307 	and.w	r3, r3, #7
 8003480:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003482:	7bbb      	ldrb	r3, [r7, #14]
 8003484:	7b3a      	ldrb	r2, [r7, #12]
 8003486:	4910      	ldr	r1, [pc, #64]	@ (80034c8 <UARTEx_SetNbDataToProcess+0x90>)
 8003488:	5c8a      	ldrb	r2, [r1, r2]
 800348a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800348e:	7b3a      	ldrb	r2, [r7, #12]
 8003490:	490e      	ldr	r1, [pc, #56]	@ (80034cc <UARTEx_SetNbDataToProcess+0x94>)
 8003492:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003494:	fb93 f3f2 	sdiv	r3, r3, r2
 8003498:	b29a      	uxth	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80034a0:	7bfb      	ldrb	r3, [r7, #15]
 80034a2:	7b7a      	ldrb	r2, [r7, #13]
 80034a4:	4908      	ldr	r1, [pc, #32]	@ (80034c8 <UARTEx_SetNbDataToProcess+0x90>)
 80034a6:	5c8a      	ldrb	r2, [r1, r2]
 80034a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80034ac:	7b7a      	ldrb	r2, [r7, #13]
 80034ae:	4907      	ldr	r1, [pc, #28]	@ (80034cc <UARTEx_SetNbDataToProcess+0x94>)
 80034b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80034b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80034be:	bf00      	nop
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr
 80034c8:	08003fa8 	.word	0x08003fa8
 80034cc:	08003fb0 	.word	0x08003fb0

080034d0 <std>:
 80034d0:	2300      	movs	r3, #0
 80034d2:	b510      	push	{r4, lr}
 80034d4:	4604      	mov	r4, r0
 80034d6:	e9c0 3300 	strd	r3, r3, [r0]
 80034da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80034de:	6083      	str	r3, [r0, #8]
 80034e0:	8181      	strh	r1, [r0, #12]
 80034e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80034e4:	81c2      	strh	r2, [r0, #14]
 80034e6:	6183      	str	r3, [r0, #24]
 80034e8:	4619      	mov	r1, r3
 80034ea:	2208      	movs	r2, #8
 80034ec:	305c      	adds	r0, #92	@ 0x5c
 80034ee:	f000 f9e7 	bl	80038c0 <memset>
 80034f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003528 <std+0x58>)
 80034f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80034f6:	4b0d      	ldr	r3, [pc, #52]	@ (800352c <std+0x5c>)
 80034f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80034fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003530 <std+0x60>)
 80034fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80034fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003534 <std+0x64>)
 8003500:	6323      	str	r3, [r4, #48]	@ 0x30
 8003502:	4b0d      	ldr	r3, [pc, #52]	@ (8003538 <std+0x68>)
 8003504:	6224      	str	r4, [r4, #32]
 8003506:	429c      	cmp	r4, r3
 8003508:	d006      	beq.n	8003518 <std+0x48>
 800350a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800350e:	4294      	cmp	r4, r2
 8003510:	d002      	beq.n	8003518 <std+0x48>
 8003512:	33d0      	adds	r3, #208	@ 0xd0
 8003514:	429c      	cmp	r4, r3
 8003516:	d105      	bne.n	8003524 <std+0x54>
 8003518:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800351c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003520:	f000 ba46 	b.w	80039b0 <__retarget_lock_init_recursive>
 8003524:	bd10      	pop	{r4, pc}
 8003526:	bf00      	nop
 8003528:	08003711 	.word	0x08003711
 800352c:	08003733 	.word	0x08003733
 8003530:	0800376b 	.word	0x0800376b
 8003534:	0800378f 	.word	0x0800378f
 8003538:	20000120 	.word	0x20000120

0800353c <stdio_exit_handler>:
 800353c:	4a02      	ldr	r2, [pc, #8]	@ (8003548 <stdio_exit_handler+0xc>)
 800353e:	4903      	ldr	r1, [pc, #12]	@ (800354c <stdio_exit_handler+0x10>)
 8003540:	4803      	ldr	r0, [pc, #12]	@ (8003550 <stdio_exit_handler+0x14>)
 8003542:	f000 b869 	b.w	8003618 <_fwalk_sglue>
 8003546:	bf00      	nop
 8003548:	2000000c 	.word	0x2000000c
 800354c:	08003ca9 	.word	0x08003ca9
 8003550:	2000001c 	.word	0x2000001c

08003554 <cleanup_stdio>:
 8003554:	6841      	ldr	r1, [r0, #4]
 8003556:	4b0c      	ldr	r3, [pc, #48]	@ (8003588 <cleanup_stdio+0x34>)
 8003558:	4299      	cmp	r1, r3
 800355a:	b510      	push	{r4, lr}
 800355c:	4604      	mov	r4, r0
 800355e:	d001      	beq.n	8003564 <cleanup_stdio+0x10>
 8003560:	f000 fba2 	bl	8003ca8 <_fflush_r>
 8003564:	68a1      	ldr	r1, [r4, #8]
 8003566:	4b09      	ldr	r3, [pc, #36]	@ (800358c <cleanup_stdio+0x38>)
 8003568:	4299      	cmp	r1, r3
 800356a:	d002      	beq.n	8003572 <cleanup_stdio+0x1e>
 800356c:	4620      	mov	r0, r4
 800356e:	f000 fb9b 	bl	8003ca8 <_fflush_r>
 8003572:	68e1      	ldr	r1, [r4, #12]
 8003574:	4b06      	ldr	r3, [pc, #24]	@ (8003590 <cleanup_stdio+0x3c>)
 8003576:	4299      	cmp	r1, r3
 8003578:	d004      	beq.n	8003584 <cleanup_stdio+0x30>
 800357a:	4620      	mov	r0, r4
 800357c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003580:	f000 bb92 	b.w	8003ca8 <_fflush_r>
 8003584:	bd10      	pop	{r4, pc}
 8003586:	bf00      	nop
 8003588:	20000120 	.word	0x20000120
 800358c:	20000188 	.word	0x20000188
 8003590:	200001f0 	.word	0x200001f0

08003594 <global_stdio_init.part.0>:
 8003594:	b510      	push	{r4, lr}
 8003596:	4b0b      	ldr	r3, [pc, #44]	@ (80035c4 <global_stdio_init.part.0+0x30>)
 8003598:	4c0b      	ldr	r4, [pc, #44]	@ (80035c8 <global_stdio_init.part.0+0x34>)
 800359a:	4a0c      	ldr	r2, [pc, #48]	@ (80035cc <global_stdio_init.part.0+0x38>)
 800359c:	601a      	str	r2, [r3, #0]
 800359e:	4620      	mov	r0, r4
 80035a0:	2200      	movs	r2, #0
 80035a2:	2104      	movs	r1, #4
 80035a4:	f7ff ff94 	bl	80034d0 <std>
 80035a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80035ac:	2201      	movs	r2, #1
 80035ae:	2109      	movs	r1, #9
 80035b0:	f7ff ff8e 	bl	80034d0 <std>
 80035b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80035b8:	2202      	movs	r2, #2
 80035ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035be:	2112      	movs	r1, #18
 80035c0:	f7ff bf86 	b.w	80034d0 <std>
 80035c4:	20000258 	.word	0x20000258
 80035c8:	20000120 	.word	0x20000120
 80035cc:	0800353d 	.word	0x0800353d

080035d0 <__sfp_lock_acquire>:
 80035d0:	4801      	ldr	r0, [pc, #4]	@ (80035d8 <__sfp_lock_acquire+0x8>)
 80035d2:	f000 b9ee 	b.w	80039b2 <__retarget_lock_acquire_recursive>
 80035d6:	bf00      	nop
 80035d8:	20000261 	.word	0x20000261

080035dc <__sfp_lock_release>:
 80035dc:	4801      	ldr	r0, [pc, #4]	@ (80035e4 <__sfp_lock_release+0x8>)
 80035de:	f000 b9e9 	b.w	80039b4 <__retarget_lock_release_recursive>
 80035e2:	bf00      	nop
 80035e4:	20000261 	.word	0x20000261

080035e8 <__sinit>:
 80035e8:	b510      	push	{r4, lr}
 80035ea:	4604      	mov	r4, r0
 80035ec:	f7ff fff0 	bl	80035d0 <__sfp_lock_acquire>
 80035f0:	6a23      	ldr	r3, [r4, #32]
 80035f2:	b11b      	cbz	r3, 80035fc <__sinit+0x14>
 80035f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035f8:	f7ff bff0 	b.w	80035dc <__sfp_lock_release>
 80035fc:	4b04      	ldr	r3, [pc, #16]	@ (8003610 <__sinit+0x28>)
 80035fe:	6223      	str	r3, [r4, #32]
 8003600:	4b04      	ldr	r3, [pc, #16]	@ (8003614 <__sinit+0x2c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d1f5      	bne.n	80035f4 <__sinit+0xc>
 8003608:	f7ff ffc4 	bl	8003594 <global_stdio_init.part.0>
 800360c:	e7f2      	b.n	80035f4 <__sinit+0xc>
 800360e:	bf00      	nop
 8003610:	08003555 	.word	0x08003555
 8003614:	20000258 	.word	0x20000258

08003618 <_fwalk_sglue>:
 8003618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800361c:	4607      	mov	r7, r0
 800361e:	4688      	mov	r8, r1
 8003620:	4614      	mov	r4, r2
 8003622:	2600      	movs	r6, #0
 8003624:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003628:	f1b9 0901 	subs.w	r9, r9, #1
 800362c:	d505      	bpl.n	800363a <_fwalk_sglue+0x22>
 800362e:	6824      	ldr	r4, [r4, #0]
 8003630:	2c00      	cmp	r4, #0
 8003632:	d1f7      	bne.n	8003624 <_fwalk_sglue+0xc>
 8003634:	4630      	mov	r0, r6
 8003636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800363a:	89ab      	ldrh	r3, [r5, #12]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d907      	bls.n	8003650 <_fwalk_sglue+0x38>
 8003640:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003644:	3301      	adds	r3, #1
 8003646:	d003      	beq.n	8003650 <_fwalk_sglue+0x38>
 8003648:	4629      	mov	r1, r5
 800364a:	4638      	mov	r0, r7
 800364c:	47c0      	blx	r8
 800364e:	4306      	orrs	r6, r0
 8003650:	3568      	adds	r5, #104	@ 0x68
 8003652:	e7e9      	b.n	8003628 <_fwalk_sglue+0x10>

08003654 <_puts_r>:
 8003654:	6a03      	ldr	r3, [r0, #32]
 8003656:	b570      	push	{r4, r5, r6, lr}
 8003658:	6884      	ldr	r4, [r0, #8]
 800365a:	4605      	mov	r5, r0
 800365c:	460e      	mov	r6, r1
 800365e:	b90b      	cbnz	r3, 8003664 <_puts_r+0x10>
 8003660:	f7ff ffc2 	bl	80035e8 <__sinit>
 8003664:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003666:	07db      	lsls	r3, r3, #31
 8003668:	d405      	bmi.n	8003676 <_puts_r+0x22>
 800366a:	89a3      	ldrh	r3, [r4, #12]
 800366c:	0598      	lsls	r0, r3, #22
 800366e:	d402      	bmi.n	8003676 <_puts_r+0x22>
 8003670:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003672:	f000 f99e 	bl	80039b2 <__retarget_lock_acquire_recursive>
 8003676:	89a3      	ldrh	r3, [r4, #12]
 8003678:	0719      	lsls	r1, r3, #28
 800367a:	d502      	bpl.n	8003682 <_puts_r+0x2e>
 800367c:	6923      	ldr	r3, [r4, #16]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d135      	bne.n	80036ee <_puts_r+0x9a>
 8003682:	4621      	mov	r1, r4
 8003684:	4628      	mov	r0, r5
 8003686:	f000 f8c5 	bl	8003814 <__swsetup_r>
 800368a:	b380      	cbz	r0, 80036ee <_puts_r+0x9a>
 800368c:	f04f 35ff 	mov.w	r5, #4294967295
 8003690:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003692:	07da      	lsls	r2, r3, #31
 8003694:	d405      	bmi.n	80036a2 <_puts_r+0x4e>
 8003696:	89a3      	ldrh	r3, [r4, #12]
 8003698:	059b      	lsls	r3, r3, #22
 800369a:	d402      	bmi.n	80036a2 <_puts_r+0x4e>
 800369c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800369e:	f000 f989 	bl	80039b4 <__retarget_lock_release_recursive>
 80036a2:	4628      	mov	r0, r5
 80036a4:	bd70      	pop	{r4, r5, r6, pc}
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	da04      	bge.n	80036b4 <_puts_r+0x60>
 80036aa:	69a2      	ldr	r2, [r4, #24]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	dc17      	bgt.n	80036e0 <_puts_r+0x8c>
 80036b0:	290a      	cmp	r1, #10
 80036b2:	d015      	beq.n	80036e0 <_puts_r+0x8c>
 80036b4:	6823      	ldr	r3, [r4, #0]
 80036b6:	1c5a      	adds	r2, r3, #1
 80036b8:	6022      	str	r2, [r4, #0]
 80036ba:	7019      	strb	r1, [r3, #0]
 80036bc:	68a3      	ldr	r3, [r4, #8]
 80036be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80036c2:	3b01      	subs	r3, #1
 80036c4:	60a3      	str	r3, [r4, #8]
 80036c6:	2900      	cmp	r1, #0
 80036c8:	d1ed      	bne.n	80036a6 <_puts_r+0x52>
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	da11      	bge.n	80036f2 <_puts_r+0x9e>
 80036ce:	4622      	mov	r2, r4
 80036d0:	210a      	movs	r1, #10
 80036d2:	4628      	mov	r0, r5
 80036d4:	f000 f85f 	bl	8003796 <__swbuf_r>
 80036d8:	3001      	adds	r0, #1
 80036da:	d0d7      	beq.n	800368c <_puts_r+0x38>
 80036dc:	250a      	movs	r5, #10
 80036de:	e7d7      	b.n	8003690 <_puts_r+0x3c>
 80036e0:	4622      	mov	r2, r4
 80036e2:	4628      	mov	r0, r5
 80036e4:	f000 f857 	bl	8003796 <__swbuf_r>
 80036e8:	3001      	adds	r0, #1
 80036ea:	d1e7      	bne.n	80036bc <_puts_r+0x68>
 80036ec:	e7ce      	b.n	800368c <_puts_r+0x38>
 80036ee:	3e01      	subs	r6, #1
 80036f0:	e7e4      	b.n	80036bc <_puts_r+0x68>
 80036f2:	6823      	ldr	r3, [r4, #0]
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	6022      	str	r2, [r4, #0]
 80036f8:	220a      	movs	r2, #10
 80036fa:	701a      	strb	r2, [r3, #0]
 80036fc:	e7ee      	b.n	80036dc <_puts_r+0x88>
	...

08003700 <puts>:
 8003700:	4b02      	ldr	r3, [pc, #8]	@ (800370c <puts+0xc>)
 8003702:	4601      	mov	r1, r0
 8003704:	6818      	ldr	r0, [r3, #0]
 8003706:	f7ff bfa5 	b.w	8003654 <_puts_r>
 800370a:	bf00      	nop
 800370c:	20000018 	.word	0x20000018

08003710 <__sread>:
 8003710:	b510      	push	{r4, lr}
 8003712:	460c      	mov	r4, r1
 8003714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003718:	f000 f8fc 	bl	8003914 <_read_r>
 800371c:	2800      	cmp	r0, #0
 800371e:	bfab      	itete	ge
 8003720:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003722:	89a3      	ldrhlt	r3, [r4, #12]
 8003724:	181b      	addge	r3, r3, r0
 8003726:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800372a:	bfac      	ite	ge
 800372c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800372e:	81a3      	strhlt	r3, [r4, #12]
 8003730:	bd10      	pop	{r4, pc}

08003732 <__swrite>:
 8003732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003736:	461f      	mov	r7, r3
 8003738:	898b      	ldrh	r3, [r1, #12]
 800373a:	05db      	lsls	r3, r3, #23
 800373c:	4605      	mov	r5, r0
 800373e:	460c      	mov	r4, r1
 8003740:	4616      	mov	r6, r2
 8003742:	d505      	bpl.n	8003750 <__swrite+0x1e>
 8003744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003748:	2302      	movs	r3, #2
 800374a:	2200      	movs	r2, #0
 800374c:	f000 f8d0 	bl	80038f0 <_lseek_r>
 8003750:	89a3      	ldrh	r3, [r4, #12]
 8003752:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003756:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800375a:	81a3      	strh	r3, [r4, #12]
 800375c:	4632      	mov	r2, r6
 800375e:	463b      	mov	r3, r7
 8003760:	4628      	mov	r0, r5
 8003762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003766:	f000 b8e7 	b.w	8003938 <_write_r>

0800376a <__sseek>:
 800376a:	b510      	push	{r4, lr}
 800376c:	460c      	mov	r4, r1
 800376e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003772:	f000 f8bd 	bl	80038f0 <_lseek_r>
 8003776:	1c43      	adds	r3, r0, #1
 8003778:	89a3      	ldrh	r3, [r4, #12]
 800377a:	bf15      	itete	ne
 800377c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800377e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003782:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003786:	81a3      	strheq	r3, [r4, #12]
 8003788:	bf18      	it	ne
 800378a:	81a3      	strhne	r3, [r4, #12]
 800378c:	bd10      	pop	{r4, pc}

0800378e <__sclose>:
 800378e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003792:	f000 b89d 	b.w	80038d0 <_close_r>

08003796 <__swbuf_r>:
 8003796:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003798:	460e      	mov	r6, r1
 800379a:	4614      	mov	r4, r2
 800379c:	4605      	mov	r5, r0
 800379e:	b118      	cbz	r0, 80037a8 <__swbuf_r+0x12>
 80037a0:	6a03      	ldr	r3, [r0, #32]
 80037a2:	b90b      	cbnz	r3, 80037a8 <__swbuf_r+0x12>
 80037a4:	f7ff ff20 	bl	80035e8 <__sinit>
 80037a8:	69a3      	ldr	r3, [r4, #24]
 80037aa:	60a3      	str	r3, [r4, #8]
 80037ac:	89a3      	ldrh	r3, [r4, #12]
 80037ae:	071a      	lsls	r2, r3, #28
 80037b0:	d501      	bpl.n	80037b6 <__swbuf_r+0x20>
 80037b2:	6923      	ldr	r3, [r4, #16]
 80037b4:	b943      	cbnz	r3, 80037c8 <__swbuf_r+0x32>
 80037b6:	4621      	mov	r1, r4
 80037b8:	4628      	mov	r0, r5
 80037ba:	f000 f82b 	bl	8003814 <__swsetup_r>
 80037be:	b118      	cbz	r0, 80037c8 <__swbuf_r+0x32>
 80037c0:	f04f 37ff 	mov.w	r7, #4294967295
 80037c4:	4638      	mov	r0, r7
 80037c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037c8:	6823      	ldr	r3, [r4, #0]
 80037ca:	6922      	ldr	r2, [r4, #16]
 80037cc:	1a98      	subs	r0, r3, r2
 80037ce:	6963      	ldr	r3, [r4, #20]
 80037d0:	b2f6      	uxtb	r6, r6
 80037d2:	4283      	cmp	r3, r0
 80037d4:	4637      	mov	r7, r6
 80037d6:	dc05      	bgt.n	80037e4 <__swbuf_r+0x4e>
 80037d8:	4621      	mov	r1, r4
 80037da:	4628      	mov	r0, r5
 80037dc:	f000 fa64 	bl	8003ca8 <_fflush_r>
 80037e0:	2800      	cmp	r0, #0
 80037e2:	d1ed      	bne.n	80037c0 <__swbuf_r+0x2a>
 80037e4:	68a3      	ldr	r3, [r4, #8]
 80037e6:	3b01      	subs	r3, #1
 80037e8:	60a3      	str	r3, [r4, #8]
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	1c5a      	adds	r2, r3, #1
 80037ee:	6022      	str	r2, [r4, #0]
 80037f0:	701e      	strb	r6, [r3, #0]
 80037f2:	6962      	ldr	r2, [r4, #20]
 80037f4:	1c43      	adds	r3, r0, #1
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d004      	beq.n	8003804 <__swbuf_r+0x6e>
 80037fa:	89a3      	ldrh	r3, [r4, #12]
 80037fc:	07db      	lsls	r3, r3, #31
 80037fe:	d5e1      	bpl.n	80037c4 <__swbuf_r+0x2e>
 8003800:	2e0a      	cmp	r6, #10
 8003802:	d1df      	bne.n	80037c4 <__swbuf_r+0x2e>
 8003804:	4621      	mov	r1, r4
 8003806:	4628      	mov	r0, r5
 8003808:	f000 fa4e 	bl	8003ca8 <_fflush_r>
 800380c:	2800      	cmp	r0, #0
 800380e:	d0d9      	beq.n	80037c4 <__swbuf_r+0x2e>
 8003810:	e7d6      	b.n	80037c0 <__swbuf_r+0x2a>
	...

08003814 <__swsetup_r>:
 8003814:	b538      	push	{r3, r4, r5, lr}
 8003816:	4b29      	ldr	r3, [pc, #164]	@ (80038bc <__swsetup_r+0xa8>)
 8003818:	4605      	mov	r5, r0
 800381a:	6818      	ldr	r0, [r3, #0]
 800381c:	460c      	mov	r4, r1
 800381e:	b118      	cbz	r0, 8003828 <__swsetup_r+0x14>
 8003820:	6a03      	ldr	r3, [r0, #32]
 8003822:	b90b      	cbnz	r3, 8003828 <__swsetup_r+0x14>
 8003824:	f7ff fee0 	bl	80035e8 <__sinit>
 8003828:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800382c:	0719      	lsls	r1, r3, #28
 800382e:	d422      	bmi.n	8003876 <__swsetup_r+0x62>
 8003830:	06da      	lsls	r2, r3, #27
 8003832:	d407      	bmi.n	8003844 <__swsetup_r+0x30>
 8003834:	2209      	movs	r2, #9
 8003836:	602a      	str	r2, [r5, #0]
 8003838:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800383c:	81a3      	strh	r3, [r4, #12]
 800383e:	f04f 30ff 	mov.w	r0, #4294967295
 8003842:	e033      	b.n	80038ac <__swsetup_r+0x98>
 8003844:	0758      	lsls	r0, r3, #29
 8003846:	d512      	bpl.n	800386e <__swsetup_r+0x5a>
 8003848:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800384a:	b141      	cbz	r1, 800385e <__swsetup_r+0x4a>
 800384c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003850:	4299      	cmp	r1, r3
 8003852:	d002      	beq.n	800385a <__swsetup_r+0x46>
 8003854:	4628      	mov	r0, r5
 8003856:	f000 f8af 	bl	80039b8 <_free_r>
 800385a:	2300      	movs	r3, #0
 800385c:	6363      	str	r3, [r4, #52]	@ 0x34
 800385e:	89a3      	ldrh	r3, [r4, #12]
 8003860:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003864:	81a3      	strh	r3, [r4, #12]
 8003866:	2300      	movs	r3, #0
 8003868:	6063      	str	r3, [r4, #4]
 800386a:	6923      	ldr	r3, [r4, #16]
 800386c:	6023      	str	r3, [r4, #0]
 800386e:	89a3      	ldrh	r3, [r4, #12]
 8003870:	f043 0308 	orr.w	r3, r3, #8
 8003874:	81a3      	strh	r3, [r4, #12]
 8003876:	6923      	ldr	r3, [r4, #16]
 8003878:	b94b      	cbnz	r3, 800388e <__swsetup_r+0x7a>
 800387a:	89a3      	ldrh	r3, [r4, #12]
 800387c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003880:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003884:	d003      	beq.n	800388e <__swsetup_r+0x7a>
 8003886:	4621      	mov	r1, r4
 8003888:	4628      	mov	r0, r5
 800388a:	f000 fa5b 	bl	8003d44 <__smakebuf_r>
 800388e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003892:	f013 0201 	ands.w	r2, r3, #1
 8003896:	d00a      	beq.n	80038ae <__swsetup_r+0x9a>
 8003898:	2200      	movs	r2, #0
 800389a:	60a2      	str	r2, [r4, #8]
 800389c:	6962      	ldr	r2, [r4, #20]
 800389e:	4252      	negs	r2, r2
 80038a0:	61a2      	str	r2, [r4, #24]
 80038a2:	6922      	ldr	r2, [r4, #16]
 80038a4:	b942      	cbnz	r2, 80038b8 <__swsetup_r+0xa4>
 80038a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80038aa:	d1c5      	bne.n	8003838 <__swsetup_r+0x24>
 80038ac:	bd38      	pop	{r3, r4, r5, pc}
 80038ae:	0799      	lsls	r1, r3, #30
 80038b0:	bf58      	it	pl
 80038b2:	6962      	ldrpl	r2, [r4, #20]
 80038b4:	60a2      	str	r2, [r4, #8]
 80038b6:	e7f4      	b.n	80038a2 <__swsetup_r+0x8e>
 80038b8:	2000      	movs	r0, #0
 80038ba:	e7f7      	b.n	80038ac <__swsetup_r+0x98>
 80038bc:	20000018 	.word	0x20000018

080038c0 <memset>:
 80038c0:	4402      	add	r2, r0
 80038c2:	4603      	mov	r3, r0
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d100      	bne.n	80038ca <memset+0xa>
 80038c8:	4770      	bx	lr
 80038ca:	f803 1b01 	strb.w	r1, [r3], #1
 80038ce:	e7f9      	b.n	80038c4 <memset+0x4>

080038d0 <_close_r>:
 80038d0:	b538      	push	{r3, r4, r5, lr}
 80038d2:	4d06      	ldr	r5, [pc, #24]	@ (80038ec <_close_r+0x1c>)
 80038d4:	2300      	movs	r3, #0
 80038d6:	4604      	mov	r4, r0
 80038d8:	4608      	mov	r0, r1
 80038da:	602b      	str	r3, [r5, #0]
 80038dc:	f7fd f84c 	bl	8000978 <_close>
 80038e0:	1c43      	adds	r3, r0, #1
 80038e2:	d102      	bne.n	80038ea <_close_r+0x1a>
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	b103      	cbz	r3, 80038ea <_close_r+0x1a>
 80038e8:	6023      	str	r3, [r4, #0]
 80038ea:	bd38      	pop	{r3, r4, r5, pc}
 80038ec:	2000025c 	.word	0x2000025c

080038f0 <_lseek_r>:
 80038f0:	b538      	push	{r3, r4, r5, lr}
 80038f2:	4d07      	ldr	r5, [pc, #28]	@ (8003910 <_lseek_r+0x20>)
 80038f4:	4604      	mov	r4, r0
 80038f6:	4608      	mov	r0, r1
 80038f8:	4611      	mov	r1, r2
 80038fa:	2200      	movs	r2, #0
 80038fc:	602a      	str	r2, [r5, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	f7fd f85e 	bl	80009c0 <_lseek>
 8003904:	1c43      	adds	r3, r0, #1
 8003906:	d102      	bne.n	800390e <_lseek_r+0x1e>
 8003908:	682b      	ldr	r3, [r5, #0]
 800390a:	b103      	cbz	r3, 800390e <_lseek_r+0x1e>
 800390c:	6023      	str	r3, [r4, #0]
 800390e:	bd38      	pop	{r3, r4, r5, pc}
 8003910:	2000025c 	.word	0x2000025c

08003914 <_read_r>:
 8003914:	b538      	push	{r3, r4, r5, lr}
 8003916:	4d07      	ldr	r5, [pc, #28]	@ (8003934 <_read_r+0x20>)
 8003918:	4604      	mov	r4, r0
 800391a:	4608      	mov	r0, r1
 800391c:	4611      	mov	r1, r2
 800391e:	2200      	movs	r2, #0
 8003920:	602a      	str	r2, [r5, #0]
 8003922:	461a      	mov	r2, r3
 8003924:	f7fc ffef 	bl	8000906 <_read>
 8003928:	1c43      	adds	r3, r0, #1
 800392a:	d102      	bne.n	8003932 <_read_r+0x1e>
 800392c:	682b      	ldr	r3, [r5, #0]
 800392e:	b103      	cbz	r3, 8003932 <_read_r+0x1e>
 8003930:	6023      	str	r3, [r4, #0]
 8003932:	bd38      	pop	{r3, r4, r5, pc}
 8003934:	2000025c 	.word	0x2000025c

08003938 <_write_r>:
 8003938:	b538      	push	{r3, r4, r5, lr}
 800393a:	4d07      	ldr	r5, [pc, #28]	@ (8003958 <_write_r+0x20>)
 800393c:	4604      	mov	r4, r0
 800393e:	4608      	mov	r0, r1
 8003940:	4611      	mov	r1, r2
 8003942:	2200      	movs	r2, #0
 8003944:	602a      	str	r2, [r5, #0]
 8003946:	461a      	mov	r2, r3
 8003948:	f7fc fffa 	bl	8000940 <_write>
 800394c:	1c43      	adds	r3, r0, #1
 800394e:	d102      	bne.n	8003956 <_write_r+0x1e>
 8003950:	682b      	ldr	r3, [r5, #0]
 8003952:	b103      	cbz	r3, 8003956 <_write_r+0x1e>
 8003954:	6023      	str	r3, [r4, #0]
 8003956:	bd38      	pop	{r3, r4, r5, pc}
 8003958:	2000025c 	.word	0x2000025c

0800395c <__errno>:
 800395c:	4b01      	ldr	r3, [pc, #4]	@ (8003964 <__errno+0x8>)
 800395e:	6818      	ldr	r0, [r3, #0]
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	20000018 	.word	0x20000018

08003968 <__libc_init_array>:
 8003968:	b570      	push	{r4, r5, r6, lr}
 800396a:	4d0d      	ldr	r5, [pc, #52]	@ (80039a0 <__libc_init_array+0x38>)
 800396c:	4c0d      	ldr	r4, [pc, #52]	@ (80039a4 <__libc_init_array+0x3c>)
 800396e:	1b64      	subs	r4, r4, r5
 8003970:	10a4      	asrs	r4, r4, #2
 8003972:	2600      	movs	r6, #0
 8003974:	42a6      	cmp	r6, r4
 8003976:	d109      	bne.n	800398c <__libc_init_array+0x24>
 8003978:	4d0b      	ldr	r5, [pc, #44]	@ (80039a8 <__libc_init_array+0x40>)
 800397a:	4c0c      	ldr	r4, [pc, #48]	@ (80039ac <__libc_init_array+0x44>)
 800397c:	f000 fa50 	bl	8003e20 <_init>
 8003980:	1b64      	subs	r4, r4, r5
 8003982:	10a4      	asrs	r4, r4, #2
 8003984:	2600      	movs	r6, #0
 8003986:	42a6      	cmp	r6, r4
 8003988:	d105      	bne.n	8003996 <__libc_init_array+0x2e>
 800398a:	bd70      	pop	{r4, r5, r6, pc}
 800398c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003990:	4798      	blx	r3
 8003992:	3601      	adds	r6, #1
 8003994:	e7ee      	b.n	8003974 <__libc_init_array+0xc>
 8003996:	f855 3b04 	ldr.w	r3, [r5], #4
 800399a:	4798      	blx	r3
 800399c:	3601      	adds	r6, #1
 800399e:	e7f2      	b.n	8003986 <__libc_init_array+0x1e>
 80039a0:	08003fc0 	.word	0x08003fc0
 80039a4:	08003fc0 	.word	0x08003fc0
 80039a8:	08003fc0 	.word	0x08003fc0
 80039ac:	08003fc4 	.word	0x08003fc4

080039b0 <__retarget_lock_init_recursive>:
 80039b0:	4770      	bx	lr

080039b2 <__retarget_lock_acquire_recursive>:
 80039b2:	4770      	bx	lr

080039b4 <__retarget_lock_release_recursive>:
 80039b4:	4770      	bx	lr
	...

080039b8 <_free_r>:
 80039b8:	b538      	push	{r3, r4, r5, lr}
 80039ba:	4605      	mov	r5, r0
 80039bc:	2900      	cmp	r1, #0
 80039be:	d041      	beq.n	8003a44 <_free_r+0x8c>
 80039c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039c4:	1f0c      	subs	r4, r1, #4
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	bfb8      	it	lt
 80039ca:	18e4      	addlt	r4, r4, r3
 80039cc:	f000 f8e0 	bl	8003b90 <__malloc_lock>
 80039d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003a48 <_free_r+0x90>)
 80039d2:	6813      	ldr	r3, [r2, #0]
 80039d4:	b933      	cbnz	r3, 80039e4 <_free_r+0x2c>
 80039d6:	6063      	str	r3, [r4, #4]
 80039d8:	6014      	str	r4, [r2, #0]
 80039da:	4628      	mov	r0, r5
 80039dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039e0:	f000 b8dc 	b.w	8003b9c <__malloc_unlock>
 80039e4:	42a3      	cmp	r3, r4
 80039e6:	d908      	bls.n	80039fa <_free_r+0x42>
 80039e8:	6820      	ldr	r0, [r4, #0]
 80039ea:	1821      	adds	r1, r4, r0
 80039ec:	428b      	cmp	r3, r1
 80039ee:	bf01      	itttt	eq
 80039f0:	6819      	ldreq	r1, [r3, #0]
 80039f2:	685b      	ldreq	r3, [r3, #4]
 80039f4:	1809      	addeq	r1, r1, r0
 80039f6:	6021      	streq	r1, [r4, #0]
 80039f8:	e7ed      	b.n	80039d6 <_free_r+0x1e>
 80039fa:	461a      	mov	r2, r3
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	b10b      	cbz	r3, 8003a04 <_free_r+0x4c>
 8003a00:	42a3      	cmp	r3, r4
 8003a02:	d9fa      	bls.n	80039fa <_free_r+0x42>
 8003a04:	6811      	ldr	r1, [r2, #0]
 8003a06:	1850      	adds	r0, r2, r1
 8003a08:	42a0      	cmp	r0, r4
 8003a0a:	d10b      	bne.n	8003a24 <_free_r+0x6c>
 8003a0c:	6820      	ldr	r0, [r4, #0]
 8003a0e:	4401      	add	r1, r0
 8003a10:	1850      	adds	r0, r2, r1
 8003a12:	4283      	cmp	r3, r0
 8003a14:	6011      	str	r1, [r2, #0]
 8003a16:	d1e0      	bne.n	80039da <_free_r+0x22>
 8003a18:	6818      	ldr	r0, [r3, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	6053      	str	r3, [r2, #4]
 8003a1e:	4408      	add	r0, r1
 8003a20:	6010      	str	r0, [r2, #0]
 8003a22:	e7da      	b.n	80039da <_free_r+0x22>
 8003a24:	d902      	bls.n	8003a2c <_free_r+0x74>
 8003a26:	230c      	movs	r3, #12
 8003a28:	602b      	str	r3, [r5, #0]
 8003a2a:	e7d6      	b.n	80039da <_free_r+0x22>
 8003a2c:	6820      	ldr	r0, [r4, #0]
 8003a2e:	1821      	adds	r1, r4, r0
 8003a30:	428b      	cmp	r3, r1
 8003a32:	bf04      	itt	eq
 8003a34:	6819      	ldreq	r1, [r3, #0]
 8003a36:	685b      	ldreq	r3, [r3, #4]
 8003a38:	6063      	str	r3, [r4, #4]
 8003a3a:	bf04      	itt	eq
 8003a3c:	1809      	addeq	r1, r1, r0
 8003a3e:	6021      	streq	r1, [r4, #0]
 8003a40:	6054      	str	r4, [r2, #4]
 8003a42:	e7ca      	b.n	80039da <_free_r+0x22>
 8003a44:	bd38      	pop	{r3, r4, r5, pc}
 8003a46:	bf00      	nop
 8003a48:	20000268 	.word	0x20000268

08003a4c <sbrk_aligned>:
 8003a4c:	b570      	push	{r4, r5, r6, lr}
 8003a4e:	4e0f      	ldr	r6, [pc, #60]	@ (8003a8c <sbrk_aligned+0x40>)
 8003a50:	460c      	mov	r4, r1
 8003a52:	6831      	ldr	r1, [r6, #0]
 8003a54:	4605      	mov	r5, r0
 8003a56:	b911      	cbnz	r1, 8003a5e <sbrk_aligned+0x12>
 8003a58:	f000 f9d2 	bl	8003e00 <_sbrk_r>
 8003a5c:	6030      	str	r0, [r6, #0]
 8003a5e:	4621      	mov	r1, r4
 8003a60:	4628      	mov	r0, r5
 8003a62:	f000 f9cd 	bl	8003e00 <_sbrk_r>
 8003a66:	1c43      	adds	r3, r0, #1
 8003a68:	d103      	bne.n	8003a72 <sbrk_aligned+0x26>
 8003a6a:	f04f 34ff 	mov.w	r4, #4294967295
 8003a6e:	4620      	mov	r0, r4
 8003a70:	bd70      	pop	{r4, r5, r6, pc}
 8003a72:	1cc4      	adds	r4, r0, #3
 8003a74:	f024 0403 	bic.w	r4, r4, #3
 8003a78:	42a0      	cmp	r0, r4
 8003a7a:	d0f8      	beq.n	8003a6e <sbrk_aligned+0x22>
 8003a7c:	1a21      	subs	r1, r4, r0
 8003a7e:	4628      	mov	r0, r5
 8003a80:	f000 f9be 	bl	8003e00 <_sbrk_r>
 8003a84:	3001      	adds	r0, #1
 8003a86:	d1f2      	bne.n	8003a6e <sbrk_aligned+0x22>
 8003a88:	e7ef      	b.n	8003a6a <sbrk_aligned+0x1e>
 8003a8a:	bf00      	nop
 8003a8c:	20000264 	.word	0x20000264

08003a90 <_malloc_r>:
 8003a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a94:	1ccd      	adds	r5, r1, #3
 8003a96:	f025 0503 	bic.w	r5, r5, #3
 8003a9a:	3508      	adds	r5, #8
 8003a9c:	2d0c      	cmp	r5, #12
 8003a9e:	bf38      	it	cc
 8003aa0:	250c      	movcc	r5, #12
 8003aa2:	2d00      	cmp	r5, #0
 8003aa4:	4606      	mov	r6, r0
 8003aa6:	db01      	blt.n	8003aac <_malloc_r+0x1c>
 8003aa8:	42a9      	cmp	r1, r5
 8003aaa:	d904      	bls.n	8003ab6 <_malloc_r+0x26>
 8003aac:	230c      	movs	r3, #12
 8003aae:	6033      	str	r3, [r6, #0]
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ab6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b8c <_malloc_r+0xfc>
 8003aba:	f000 f869 	bl	8003b90 <__malloc_lock>
 8003abe:	f8d8 3000 	ldr.w	r3, [r8]
 8003ac2:	461c      	mov	r4, r3
 8003ac4:	bb44      	cbnz	r4, 8003b18 <_malloc_r+0x88>
 8003ac6:	4629      	mov	r1, r5
 8003ac8:	4630      	mov	r0, r6
 8003aca:	f7ff ffbf 	bl	8003a4c <sbrk_aligned>
 8003ace:	1c43      	adds	r3, r0, #1
 8003ad0:	4604      	mov	r4, r0
 8003ad2:	d158      	bne.n	8003b86 <_malloc_r+0xf6>
 8003ad4:	f8d8 4000 	ldr.w	r4, [r8]
 8003ad8:	4627      	mov	r7, r4
 8003ada:	2f00      	cmp	r7, #0
 8003adc:	d143      	bne.n	8003b66 <_malloc_r+0xd6>
 8003ade:	2c00      	cmp	r4, #0
 8003ae0:	d04b      	beq.n	8003b7a <_malloc_r+0xea>
 8003ae2:	6823      	ldr	r3, [r4, #0]
 8003ae4:	4639      	mov	r1, r7
 8003ae6:	4630      	mov	r0, r6
 8003ae8:	eb04 0903 	add.w	r9, r4, r3
 8003aec:	f000 f988 	bl	8003e00 <_sbrk_r>
 8003af0:	4581      	cmp	r9, r0
 8003af2:	d142      	bne.n	8003b7a <_malloc_r+0xea>
 8003af4:	6821      	ldr	r1, [r4, #0]
 8003af6:	1a6d      	subs	r5, r5, r1
 8003af8:	4629      	mov	r1, r5
 8003afa:	4630      	mov	r0, r6
 8003afc:	f7ff ffa6 	bl	8003a4c <sbrk_aligned>
 8003b00:	3001      	adds	r0, #1
 8003b02:	d03a      	beq.n	8003b7a <_malloc_r+0xea>
 8003b04:	6823      	ldr	r3, [r4, #0]
 8003b06:	442b      	add	r3, r5
 8003b08:	6023      	str	r3, [r4, #0]
 8003b0a:	f8d8 3000 	ldr.w	r3, [r8]
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	bb62      	cbnz	r2, 8003b6c <_malloc_r+0xdc>
 8003b12:	f8c8 7000 	str.w	r7, [r8]
 8003b16:	e00f      	b.n	8003b38 <_malloc_r+0xa8>
 8003b18:	6822      	ldr	r2, [r4, #0]
 8003b1a:	1b52      	subs	r2, r2, r5
 8003b1c:	d420      	bmi.n	8003b60 <_malloc_r+0xd0>
 8003b1e:	2a0b      	cmp	r2, #11
 8003b20:	d917      	bls.n	8003b52 <_malloc_r+0xc2>
 8003b22:	1961      	adds	r1, r4, r5
 8003b24:	42a3      	cmp	r3, r4
 8003b26:	6025      	str	r5, [r4, #0]
 8003b28:	bf18      	it	ne
 8003b2a:	6059      	strne	r1, [r3, #4]
 8003b2c:	6863      	ldr	r3, [r4, #4]
 8003b2e:	bf08      	it	eq
 8003b30:	f8c8 1000 	streq.w	r1, [r8]
 8003b34:	5162      	str	r2, [r4, r5]
 8003b36:	604b      	str	r3, [r1, #4]
 8003b38:	4630      	mov	r0, r6
 8003b3a:	f000 f82f 	bl	8003b9c <__malloc_unlock>
 8003b3e:	f104 000b 	add.w	r0, r4, #11
 8003b42:	1d23      	adds	r3, r4, #4
 8003b44:	f020 0007 	bic.w	r0, r0, #7
 8003b48:	1ac2      	subs	r2, r0, r3
 8003b4a:	bf1c      	itt	ne
 8003b4c:	1a1b      	subne	r3, r3, r0
 8003b4e:	50a3      	strne	r3, [r4, r2]
 8003b50:	e7af      	b.n	8003ab2 <_malloc_r+0x22>
 8003b52:	6862      	ldr	r2, [r4, #4]
 8003b54:	42a3      	cmp	r3, r4
 8003b56:	bf0c      	ite	eq
 8003b58:	f8c8 2000 	streq.w	r2, [r8]
 8003b5c:	605a      	strne	r2, [r3, #4]
 8003b5e:	e7eb      	b.n	8003b38 <_malloc_r+0xa8>
 8003b60:	4623      	mov	r3, r4
 8003b62:	6864      	ldr	r4, [r4, #4]
 8003b64:	e7ae      	b.n	8003ac4 <_malloc_r+0x34>
 8003b66:	463c      	mov	r4, r7
 8003b68:	687f      	ldr	r7, [r7, #4]
 8003b6a:	e7b6      	b.n	8003ada <_malloc_r+0x4a>
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	42a3      	cmp	r3, r4
 8003b72:	d1fb      	bne.n	8003b6c <_malloc_r+0xdc>
 8003b74:	2300      	movs	r3, #0
 8003b76:	6053      	str	r3, [r2, #4]
 8003b78:	e7de      	b.n	8003b38 <_malloc_r+0xa8>
 8003b7a:	230c      	movs	r3, #12
 8003b7c:	6033      	str	r3, [r6, #0]
 8003b7e:	4630      	mov	r0, r6
 8003b80:	f000 f80c 	bl	8003b9c <__malloc_unlock>
 8003b84:	e794      	b.n	8003ab0 <_malloc_r+0x20>
 8003b86:	6005      	str	r5, [r0, #0]
 8003b88:	e7d6      	b.n	8003b38 <_malloc_r+0xa8>
 8003b8a:	bf00      	nop
 8003b8c:	20000268 	.word	0x20000268

08003b90 <__malloc_lock>:
 8003b90:	4801      	ldr	r0, [pc, #4]	@ (8003b98 <__malloc_lock+0x8>)
 8003b92:	f7ff bf0e 	b.w	80039b2 <__retarget_lock_acquire_recursive>
 8003b96:	bf00      	nop
 8003b98:	20000260 	.word	0x20000260

08003b9c <__malloc_unlock>:
 8003b9c:	4801      	ldr	r0, [pc, #4]	@ (8003ba4 <__malloc_unlock+0x8>)
 8003b9e:	f7ff bf09 	b.w	80039b4 <__retarget_lock_release_recursive>
 8003ba2:	bf00      	nop
 8003ba4:	20000260 	.word	0x20000260

08003ba8 <__sflush_r>:
 8003ba8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bae:	0716      	lsls	r6, r2, #28
 8003bb0:	4605      	mov	r5, r0
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	d454      	bmi.n	8003c60 <__sflush_r+0xb8>
 8003bb6:	684b      	ldr	r3, [r1, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	dc02      	bgt.n	8003bc2 <__sflush_r+0x1a>
 8003bbc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	dd48      	ble.n	8003c54 <__sflush_r+0xac>
 8003bc2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003bc4:	2e00      	cmp	r6, #0
 8003bc6:	d045      	beq.n	8003c54 <__sflush_r+0xac>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003bce:	682f      	ldr	r7, [r5, #0]
 8003bd0:	6a21      	ldr	r1, [r4, #32]
 8003bd2:	602b      	str	r3, [r5, #0]
 8003bd4:	d030      	beq.n	8003c38 <__sflush_r+0x90>
 8003bd6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003bd8:	89a3      	ldrh	r3, [r4, #12]
 8003bda:	0759      	lsls	r1, r3, #29
 8003bdc:	d505      	bpl.n	8003bea <__sflush_r+0x42>
 8003bde:	6863      	ldr	r3, [r4, #4]
 8003be0:	1ad2      	subs	r2, r2, r3
 8003be2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003be4:	b10b      	cbz	r3, 8003bea <__sflush_r+0x42>
 8003be6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003be8:	1ad2      	subs	r2, r2, r3
 8003bea:	2300      	movs	r3, #0
 8003bec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003bee:	6a21      	ldr	r1, [r4, #32]
 8003bf0:	4628      	mov	r0, r5
 8003bf2:	47b0      	blx	r6
 8003bf4:	1c43      	adds	r3, r0, #1
 8003bf6:	89a3      	ldrh	r3, [r4, #12]
 8003bf8:	d106      	bne.n	8003c08 <__sflush_r+0x60>
 8003bfa:	6829      	ldr	r1, [r5, #0]
 8003bfc:	291d      	cmp	r1, #29
 8003bfe:	d82b      	bhi.n	8003c58 <__sflush_r+0xb0>
 8003c00:	4a28      	ldr	r2, [pc, #160]	@ (8003ca4 <__sflush_r+0xfc>)
 8003c02:	40ca      	lsrs	r2, r1
 8003c04:	07d6      	lsls	r6, r2, #31
 8003c06:	d527      	bpl.n	8003c58 <__sflush_r+0xb0>
 8003c08:	2200      	movs	r2, #0
 8003c0a:	6062      	str	r2, [r4, #4]
 8003c0c:	04d9      	lsls	r1, r3, #19
 8003c0e:	6922      	ldr	r2, [r4, #16]
 8003c10:	6022      	str	r2, [r4, #0]
 8003c12:	d504      	bpl.n	8003c1e <__sflush_r+0x76>
 8003c14:	1c42      	adds	r2, r0, #1
 8003c16:	d101      	bne.n	8003c1c <__sflush_r+0x74>
 8003c18:	682b      	ldr	r3, [r5, #0]
 8003c1a:	b903      	cbnz	r3, 8003c1e <__sflush_r+0x76>
 8003c1c:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c1e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c20:	602f      	str	r7, [r5, #0]
 8003c22:	b1b9      	cbz	r1, 8003c54 <__sflush_r+0xac>
 8003c24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c28:	4299      	cmp	r1, r3
 8003c2a:	d002      	beq.n	8003c32 <__sflush_r+0x8a>
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	f7ff fec3 	bl	80039b8 <_free_r>
 8003c32:	2300      	movs	r3, #0
 8003c34:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c36:	e00d      	b.n	8003c54 <__sflush_r+0xac>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	4628      	mov	r0, r5
 8003c3c:	47b0      	blx	r6
 8003c3e:	4602      	mov	r2, r0
 8003c40:	1c50      	adds	r0, r2, #1
 8003c42:	d1c9      	bne.n	8003bd8 <__sflush_r+0x30>
 8003c44:	682b      	ldr	r3, [r5, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d0c6      	beq.n	8003bd8 <__sflush_r+0x30>
 8003c4a:	2b1d      	cmp	r3, #29
 8003c4c:	d001      	beq.n	8003c52 <__sflush_r+0xaa>
 8003c4e:	2b16      	cmp	r3, #22
 8003c50:	d11d      	bne.n	8003c8e <__sflush_r+0xe6>
 8003c52:	602f      	str	r7, [r5, #0]
 8003c54:	2000      	movs	r0, #0
 8003c56:	e021      	b.n	8003c9c <__sflush_r+0xf4>
 8003c58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c5c:	b21b      	sxth	r3, r3
 8003c5e:	e01a      	b.n	8003c96 <__sflush_r+0xee>
 8003c60:	690f      	ldr	r7, [r1, #16]
 8003c62:	2f00      	cmp	r7, #0
 8003c64:	d0f6      	beq.n	8003c54 <__sflush_r+0xac>
 8003c66:	0793      	lsls	r3, r2, #30
 8003c68:	680e      	ldr	r6, [r1, #0]
 8003c6a:	bf08      	it	eq
 8003c6c:	694b      	ldreq	r3, [r1, #20]
 8003c6e:	600f      	str	r7, [r1, #0]
 8003c70:	bf18      	it	ne
 8003c72:	2300      	movne	r3, #0
 8003c74:	1bf6      	subs	r6, r6, r7
 8003c76:	608b      	str	r3, [r1, #8]
 8003c78:	2e00      	cmp	r6, #0
 8003c7a:	ddeb      	ble.n	8003c54 <__sflush_r+0xac>
 8003c7c:	6a21      	ldr	r1, [r4, #32]
 8003c7e:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003c82:	4633      	mov	r3, r6
 8003c84:	463a      	mov	r2, r7
 8003c86:	4628      	mov	r0, r5
 8003c88:	47e0      	blx	ip
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	dc07      	bgt.n	8003c9e <__sflush_r+0xf6>
 8003c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c96:	81a3      	strh	r3, [r4, #12]
 8003c98:	f04f 30ff 	mov.w	r0, #4294967295
 8003c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c9e:	4407      	add	r7, r0
 8003ca0:	1a36      	subs	r6, r6, r0
 8003ca2:	e7e9      	b.n	8003c78 <__sflush_r+0xd0>
 8003ca4:	20400001 	.word	0x20400001

08003ca8 <_fflush_r>:
 8003ca8:	b538      	push	{r3, r4, r5, lr}
 8003caa:	690b      	ldr	r3, [r1, #16]
 8003cac:	4605      	mov	r5, r0
 8003cae:	460c      	mov	r4, r1
 8003cb0:	b913      	cbnz	r3, 8003cb8 <_fflush_r+0x10>
 8003cb2:	2500      	movs	r5, #0
 8003cb4:	4628      	mov	r0, r5
 8003cb6:	bd38      	pop	{r3, r4, r5, pc}
 8003cb8:	b118      	cbz	r0, 8003cc2 <_fflush_r+0x1a>
 8003cba:	6a03      	ldr	r3, [r0, #32]
 8003cbc:	b90b      	cbnz	r3, 8003cc2 <_fflush_r+0x1a>
 8003cbe:	f7ff fc93 	bl	80035e8 <__sinit>
 8003cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0f3      	beq.n	8003cb2 <_fflush_r+0xa>
 8003cca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ccc:	07d0      	lsls	r0, r2, #31
 8003cce:	d404      	bmi.n	8003cda <_fflush_r+0x32>
 8003cd0:	0599      	lsls	r1, r3, #22
 8003cd2:	d402      	bmi.n	8003cda <_fflush_r+0x32>
 8003cd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cd6:	f7ff fe6c 	bl	80039b2 <__retarget_lock_acquire_recursive>
 8003cda:	4628      	mov	r0, r5
 8003cdc:	4621      	mov	r1, r4
 8003cde:	f7ff ff63 	bl	8003ba8 <__sflush_r>
 8003ce2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ce4:	07da      	lsls	r2, r3, #31
 8003ce6:	4605      	mov	r5, r0
 8003ce8:	d4e4      	bmi.n	8003cb4 <_fflush_r+0xc>
 8003cea:	89a3      	ldrh	r3, [r4, #12]
 8003cec:	059b      	lsls	r3, r3, #22
 8003cee:	d4e1      	bmi.n	8003cb4 <_fflush_r+0xc>
 8003cf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cf2:	f7ff fe5f 	bl	80039b4 <__retarget_lock_release_recursive>
 8003cf6:	e7dd      	b.n	8003cb4 <_fflush_r+0xc>

08003cf8 <__swhatbuf_r>:
 8003cf8:	b570      	push	{r4, r5, r6, lr}
 8003cfa:	460c      	mov	r4, r1
 8003cfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d00:	2900      	cmp	r1, #0
 8003d02:	b096      	sub	sp, #88	@ 0x58
 8003d04:	4615      	mov	r5, r2
 8003d06:	461e      	mov	r6, r3
 8003d08:	da0d      	bge.n	8003d26 <__swhatbuf_r+0x2e>
 8003d0a:	89a3      	ldrh	r3, [r4, #12]
 8003d0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003d10:	f04f 0100 	mov.w	r1, #0
 8003d14:	bf14      	ite	ne
 8003d16:	2340      	movne	r3, #64	@ 0x40
 8003d18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003d1c:	2000      	movs	r0, #0
 8003d1e:	6031      	str	r1, [r6, #0]
 8003d20:	602b      	str	r3, [r5, #0]
 8003d22:	b016      	add	sp, #88	@ 0x58
 8003d24:	bd70      	pop	{r4, r5, r6, pc}
 8003d26:	466a      	mov	r2, sp
 8003d28:	f000 f848 	bl	8003dbc <_fstat_r>
 8003d2c:	2800      	cmp	r0, #0
 8003d2e:	dbec      	blt.n	8003d0a <__swhatbuf_r+0x12>
 8003d30:	9901      	ldr	r1, [sp, #4]
 8003d32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003d36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003d3a:	4259      	negs	r1, r3
 8003d3c:	4159      	adcs	r1, r3
 8003d3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d42:	e7eb      	b.n	8003d1c <__swhatbuf_r+0x24>

08003d44 <__smakebuf_r>:
 8003d44:	898b      	ldrh	r3, [r1, #12]
 8003d46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d48:	079d      	lsls	r5, r3, #30
 8003d4a:	4606      	mov	r6, r0
 8003d4c:	460c      	mov	r4, r1
 8003d4e:	d507      	bpl.n	8003d60 <__smakebuf_r+0x1c>
 8003d50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003d54:	6023      	str	r3, [r4, #0]
 8003d56:	6123      	str	r3, [r4, #16]
 8003d58:	2301      	movs	r3, #1
 8003d5a:	6163      	str	r3, [r4, #20]
 8003d5c:	b003      	add	sp, #12
 8003d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d60:	ab01      	add	r3, sp, #4
 8003d62:	466a      	mov	r2, sp
 8003d64:	f7ff ffc8 	bl	8003cf8 <__swhatbuf_r>
 8003d68:	9f00      	ldr	r7, [sp, #0]
 8003d6a:	4605      	mov	r5, r0
 8003d6c:	4639      	mov	r1, r7
 8003d6e:	4630      	mov	r0, r6
 8003d70:	f7ff fe8e 	bl	8003a90 <_malloc_r>
 8003d74:	b948      	cbnz	r0, 8003d8a <__smakebuf_r+0x46>
 8003d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d7a:	059a      	lsls	r2, r3, #22
 8003d7c:	d4ee      	bmi.n	8003d5c <__smakebuf_r+0x18>
 8003d7e:	f023 0303 	bic.w	r3, r3, #3
 8003d82:	f043 0302 	orr.w	r3, r3, #2
 8003d86:	81a3      	strh	r3, [r4, #12]
 8003d88:	e7e2      	b.n	8003d50 <__smakebuf_r+0xc>
 8003d8a:	89a3      	ldrh	r3, [r4, #12]
 8003d8c:	6020      	str	r0, [r4, #0]
 8003d8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d92:	81a3      	strh	r3, [r4, #12]
 8003d94:	9b01      	ldr	r3, [sp, #4]
 8003d96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003d9a:	b15b      	cbz	r3, 8003db4 <__smakebuf_r+0x70>
 8003d9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003da0:	4630      	mov	r0, r6
 8003da2:	f000 f81d 	bl	8003de0 <_isatty_r>
 8003da6:	b128      	cbz	r0, 8003db4 <__smakebuf_r+0x70>
 8003da8:	89a3      	ldrh	r3, [r4, #12]
 8003daa:	f023 0303 	bic.w	r3, r3, #3
 8003dae:	f043 0301 	orr.w	r3, r3, #1
 8003db2:	81a3      	strh	r3, [r4, #12]
 8003db4:	89a3      	ldrh	r3, [r4, #12]
 8003db6:	431d      	orrs	r5, r3
 8003db8:	81a5      	strh	r5, [r4, #12]
 8003dba:	e7cf      	b.n	8003d5c <__smakebuf_r+0x18>

08003dbc <_fstat_r>:
 8003dbc:	b538      	push	{r3, r4, r5, lr}
 8003dbe:	4d07      	ldr	r5, [pc, #28]	@ (8003ddc <_fstat_r+0x20>)
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	4604      	mov	r4, r0
 8003dc4:	4608      	mov	r0, r1
 8003dc6:	4611      	mov	r1, r2
 8003dc8:	602b      	str	r3, [r5, #0]
 8003dca:	f7fc fde0 	bl	800098e <_fstat>
 8003dce:	1c43      	adds	r3, r0, #1
 8003dd0:	d102      	bne.n	8003dd8 <_fstat_r+0x1c>
 8003dd2:	682b      	ldr	r3, [r5, #0]
 8003dd4:	b103      	cbz	r3, 8003dd8 <_fstat_r+0x1c>
 8003dd6:	6023      	str	r3, [r4, #0]
 8003dd8:	bd38      	pop	{r3, r4, r5, pc}
 8003dda:	bf00      	nop
 8003ddc:	2000025c 	.word	0x2000025c

08003de0 <_isatty_r>:
 8003de0:	b538      	push	{r3, r4, r5, lr}
 8003de2:	4d06      	ldr	r5, [pc, #24]	@ (8003dfc <_isatty_r+0x1c>)
 8003de4:	2300      	movs	r3, #0
 8003de6:	4604      	mov	r4, r0
 8003de8:	4608      	mov	r0, r1
 8003dea:	602b      	str	r3, [r5, #0]
 8003dec:	f7fc fdde 	bl	80009ac <_isatty>
 8003df0:	1c43      	adds	r3, r0, #1
 8003df2:	d102      	bne.n	8003dfa <_isatty_r+0x1a>
 8003df4:	682b      	ldr	r3, [r5, #0]
 8003df6:	b103      	cbz	r3, 8003dfa <_isatty_r+0x1a>
 8003df8:	6023      	str	r3, [r4, #0]
 8003dfa:	bd38      	pop	{r3, r4, r5, pc}
 8003dfc:	2000025c 	.word	0x2000025c

08003e00 <_sbrk_r>:
 8003e00:	b538      	push	{r3, r4, r5, lr}
 8003e02:	4d06      	ldr	r5, [pc, #24]	@ (8003e1c <_sbrk_r+0x1c>)
 8003e04:	2300      	movs	r3, #0
 8003e06:	4604      	mov	r4, r0
 8003e08:	4608      	mov	r0, r1
 8003e0a:	602b      	str	r3, [r5, #0]
 8003e0c:	f7fc fde4 	bl	80009d8 <_sbrk>
 8003e10:	1c43      	adds	r3, r0, #1
 8003e12:	d102      	bne.n	8003e1a <_sbrk_r+0x1a>
 8003e14:	682b      	ldr	r3, [r5, #0]
 8003e16:	b103      	cbz	r3, 8003e1a <_sbrk_r+0x1a>
 8003e18:	6023      	str	r3, [r4, #0]
 8003e1a:	bd38      	pop	{r3, r4, r5, pc}
 8003e1c:	2000025c 	.word	0x2000025c

08003e20 <_init>:
 8003e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e22:	bf00      	nop
 8003e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e26:	bc08      	pop	{r3}
 8003e28:	469e      	mov	lr, r3
 8003e2a:	4770      	bx	lr

08003e2c <_fini>:
 8003e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e2e:	bf00      	nop
 8003e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e32:	bc08      	pop	{r3}
 8003e34:	469e      	mov	lr, r3
 8003e36:	4770      	bx	lr
