# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=tricore -global-isel -run-pass=regbankselect -verify-machineinstrs %s -o - | FileCheck %s


---
name:            test_ctlz_s32
legalized:       true
registers:
  - { id: 0, class: _ }
body: |
  bb.0:
    ; CHECK-LABEL: name: test_ctlz_s32
    ; CHECK: [[COPY:%[0-9]+]]:dataregbank(s32) = COPY $d4
    ; CHECK: [[CTLZ:%[0-9]+]]:dataregbank(s32) = G_CTLZ [[COPY]](s32)
    ; CHECK: $d2 = COPY [[CTLZ]](s32)
    %0:_(s32) = COPY $d4
    %1:_(s32) = G_CTLZ %0
    $d2 = COPY %1(s32)
...
