Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jul 13 19:23:09 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_2c_4h_wrapper_timing_summary_routed.rpt -pb design_1_2c_4h_wrapper_timing_summary_routed.pb -rpx design_1_2c_4h_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_2c_4h_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.204  -224720.984                  32440                67805        0.017        0.000                      0                67805        3.750        0.000                       0                 26330  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -10.204  -224720.984                  32440                67805        0.017        0.000                      0                67805        3.750        0.000                       0                 26330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        32440  Failing Endpoints,  Worst Slack      -10.204ns,  Total Violation  -224720.978ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.204ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.881ns  (logic 4.336ns (21.810%)  route 15.545ns (78.190%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.718     3.012    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X85Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     3.468 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.683     4.151    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_16_fu_2140[31]_i_4_0
    SLICE_X86Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.275 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          0.815     5.090    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.124     5.214 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_122_fu_2560[31]_i_4/O
                         net (fo=40, routed)          0.765     5.979    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_94/O
                         net (fo=64, routed)          1.116     7.218    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[31]_i_13_2
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_28/O
                         net (fo=1, routed)           0.953     8.295    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_1_11__2[1]
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_12/O
                         net (fo=1, routed)           0.000     8.419    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_3_2__2__0[1]
    SLICE_X82Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.628 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220_reg[1]_i_4/O
                         net (fo=1, routed)           1.650    10.278    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_1__2[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.297    10.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[1]_i_2/O
                         net (fo=2, routed)           0.000    10.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[1]
    SLICE_X81Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    10.792 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[1]_i_2/O
                         net (fo=1, routed)           0.637    11.429    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[1]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.299    11.728 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[1]_i_1/O
                         net (fo=6, routed)           0.503    12.231    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[1]
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.124    12.355 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[1]_i_1/O
                         net (fo=4, routed)           0.830    13.185    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[1]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[1]_i_1/O
                         net (fo=3, routed)           0.758    14.068    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[1]
    SLICE_X53Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.689 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.803 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.803    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.917 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.917    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.139 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[0]
                         net (fo=3, routed)           0.667    15.806    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[1]
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.299    16.105 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[16]_i_1/O
                         net (fo=8, routed)           0.867    16.973    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[1]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.124    17.097 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2/O
                         net (fo=9, routed)           0.455    17.552    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    17.676 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5/O
                         net (fo=1, routed)           0.577    18.252    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I2_O)        0.124    18.376 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2/O
                         net (fo=27, routed)          0.795    19.172    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2_n_0
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.124    19.296 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_1/O
                         net (fo=995, routed)         1.327    20.622    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_2811_in
    SLICE_X87Y111        LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_106_fu_2500[31]_i_1/O
                         net (fo=32, routed)          2.146    22.893    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500
    SLICE_X100Y87        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.604    12.783    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X100Y87        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[12]/C
                         clock pessimism              0.229    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X100Y87        FDRE (Setup_fdre_C_CE)      -0.169    12.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[12]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -22.893    
  -------------------------------------------------------------------
                         slack                                -10.204    

Slack (VIOLATED) :        -10.204ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.881ns  (logic 4.336ns (21.810%)  route 15.545ns (78.190%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.718     3.012    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X85Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     3.468 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.683     4.151    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_16_fu_2140[31]_i_4_0
    SLICE_X86Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.275 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          0.815     5.090    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.124     5.214 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_122_fu_2560[31]_i_4/O
                         net (fo=40, routed)          0.765     5.979    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_94/O
                         net (fo=64, routed)          1.116     7.218    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[31]_i_13_2
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_28/O
                         net (fo=1, routed)           0.953     8.295    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_1_11__2[1]
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_12/O
                         net (fo=1, routed)           0.000     8.419    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_3_2__2__0[1]
    SLICE_X82Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.628 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220_reg[1]_i_4/O
                         net (fo=1, routed)           1.650    10.278    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_1__2[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.297    10.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[1]_i_2/O
                         net (fo=2, routed)           0.000    10.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[1]
    SLICE_X81Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    10.792 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[1]_i_2/O
                         net (fo=1, routed)           0.637    11.429    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[1]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.299    11.728 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[1]_i_1/O
                         net (fo=6, routed)           0.503    12.231    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[1]
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.124    12.355 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[1]_i_1/O
                         net (fo=4, routed)           0.830    13.185    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[1]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[1]_i_1/O
                         net (fo=3, routed)           0.758    14.068    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[1]
    SLICE_X53Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.689 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.803 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.803    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.917 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.917    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.139 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[0]
                         net (fo=3, routed)           0.667    15.806    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[1]
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.299    16.105 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[16]_i_1/O
                         net (fo=8, routed)           0.867    16.973    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[1]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.124    17.097 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2/O
                         net (fo=9, routed)           0.455    17.552    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    17.676 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5/O
                         net (fo=1, routed)           0.577    18.252    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I2_O)        0.124    18.376 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2/O
                         net (fo=27, routed)          0.795    19.172    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2_n_0
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.124    19.296 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_1/O
                         net (fo=995, routed)         1.327    20.622    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_2811_in
    SLICE_X87Y111        LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_106_fu_2500[31]_i_1/O
                         net (fo=32, routed)          2.146    22.893    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500
    SLICE_X100Y87        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.604    12.783    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X100Y87        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[13]/C
                         clock pessimism              0.229    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X100Y87        FDRE (Setup_fdre_C_CE)      -0.169    12.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[13]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -22.893    
  -------------------------------------------------------------------
                         slack                                -10.204    

Slack (VIOLATED) :        -10.067ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.489ns  (logic 4.460ns (22.885%)  route 15.029ns (77.115%))
  Logic Levels:           23  (CARRY4=5 LUT3=1 LUT4=1 LUT5=7 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 12.991 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.718     3.012    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X85Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     3.468 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.683     4.151    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_16_fu_2140[31]_i_4_0
    SLICE_X86Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.275 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          0.815     5.090    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.124     5.214 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_122_fu_2560[31]_i_4/O
                         net (fo=40, routed)          0.765     5.979    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_94/O
                         net (fo=64, routed)          1.116     7.218    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[31]_i_13_2
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_28/O
                         net (fo=1, routed)           0.953     8.295    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_1_11__2[1]
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_12/O
                         net (fo=1, routed)           0.000     8.419    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_3_2__2__0[1]
    SLICE_X82Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.628 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220_reg[1]_i_4/O
                         net (fo=1, routed)           1.650    10.278    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_1__2[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.297    10.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[1]_i_2/O
                         net (fo=2, routed)           0.000    10.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[1]
    SLICE_X81Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    10.792 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[1]_i_2/O
                         net (fo=1, routed)           0.637    11.429    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[1]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.299    11.728 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[1]_i_1/O
                         net (fo=6, routed)           0.503    12.231    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[1]
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.124    12.355 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[1]_i_1/O
                         net (fo=4, routed)           0.830    13.185    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[1]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[1]_i_1/O
                         net (fo=3, routed)           0.758    14.068    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[1]
    SLICE_X53Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.689 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.803 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.803    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.917 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.917    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.139 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[0]
                         net (fo=3, routed)           0.667    15.806    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[1]
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.299    16.105 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[16]_i_1/O
                         net (fo=8, routed)           0.609    16.714    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[1]
    SLICE_X53Y107        LUT5 (Prop_lut5_I1_O)        0.124    16.838 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_9/O
                         net (fo=1, routed)           0.423    17.261    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_9_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I1_O)        0.124    17.385 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_4/O
                         net (fo=3, routed)           0.446    17.831    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_4_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.124    17.955 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6/O
                         net (fo=110, routed)         0.855    18.810    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124    18.934 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=6, routed)           0.728    19.662    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I4_O)        0.124    19.786 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.404    20.190    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.124    20.314 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_comp/O
                         net (fo=8, routed)           2.187    22.501    design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y23         RAMB36E1                                     r  design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.812    12.991    design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y23         RAMB36E1                                     r  design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    13.120    
                         clock uncertainty           -0.154    12.965    
    RAMB36_X4Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.433    design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -22.501    
  -------------------------------------------------------------------
                         slack                                -10.067    

Slack (VIOLATED) :        -10.056ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.734ns  (logic 4.336ns (21.972%)  route 15.398ns (78.028%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.718     3.012    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X85Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     3.468 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.683     4.151    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_16_fu_2140[31]_i_4_0
    SLICE_X86Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.275 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          0.815     5.090    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.124     5.214 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_122_fu_2560[31]_i_4/O
                         net (fo=40, routed)          0.765     5.979    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_94/O
                         net (fo=64, routed)          1.116     7.218    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[31]_i_13_2
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_28/O
                         net (fo=1, routed)           0.953     8.295    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_1_11__2[1]
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_12/O
                         net (fo=1, routed)           0.000     8.419    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_3_2__2__0[1]
    SLICE_X82Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.628 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220_reg[1]_i_4/O
                         net (fo=1, routed)           1.650    10.278    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_1__2[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.297    10.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[1]_i_2/O
                         net (fo=2, routed)           0.000    10.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[1]
    SLICE_X81Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    10.792 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[1]_i_2/O
                         net (fo=1, routed)           0.637    11.429    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[1]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.299    11.728 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[1]_i_1/O
                         net (fo=6, routed)           0.503    12.231    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[1]
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.124    12.355 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[1]_i_1/O
                         net (fo=4, routed)           0.830    13.185    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[1]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[1]_i_1/O
                         net (fo=3, routed)           0.758    14.068    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[1]
    SLICE_X53Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.689 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.803 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.803    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.917 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.917    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.139 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[0]
                         net (fo=3, routed)           0.667    15.806    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[1]
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.299    16.105 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[16]_i_1/O
                         net (fo=8, routed)           0.867    16.973    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[1]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.124    17.097 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2/O
                         net (fo=9, routed)           0.455    17.552    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    17.676 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5/O
                         net (fo=1, routed)           0.577    18.252    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I2_O)        0.124    18.376 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2/O
                         net (fo=27, routed)          0.795    19.172    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2_n_0
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.124    19.296 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_1/O
                         net (fo=995, routed)         1.327    20.622    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_2811_in
    SLICE_X87Y111        LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_106_fu_2500[31]_i_1/O
                         net (fo=32, routed)          1.999    22.746    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500
    SLICE_X98Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.605    12.784    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X98Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[14]/C
                         clock pessimism              0.229    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X98Y88         FDRE (Setup_fdre_C_CE)      -0.169    12.690    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[14]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -22.746    
  -------------------------------------------------------------------
                         slack                                -10.056    

Slack (VIOLATED) :        -10.056ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.734ns  (logic 4.336ns (21.972%)  route 15.398ns (78.028%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.718     3.012    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X85Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     3.468 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.683     4.151    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_16_fu_2140[31]_i_4_0
    SLICE_X86Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.275 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          0.815     5.090    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.124     5.214 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_122_fu_2560[31]_i_4/O
                         net (fo=40, routed)          0.765     5.979    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_94/O
                         net (fo=64, routed)          1.116     7.218    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[31]_i_13_2
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_28/O
                         net (fo=1, routed)           0.953     8.295    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_1_11__2[1]
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_12/O
                         net (fo=1, routed)           0.000     8.419    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_3_2__2__0[1]
    SLICE_X82Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.628 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220_reg[1]_i_4/O
                         net (fo=1, routed)           1.650    10.278    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_1__2[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.297    10.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[1]_i_2/O
                         net (fo=2, routed)           0.000    10.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[1]
    SLICE_X81Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    10.792 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[1]_i_2/O
                         net (fo=1, routed)           0.637    11.429    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[1]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.299    11.728 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[1]_i_1/O
                         net (fo=6, routed)           0.503    12.231    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[1]
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.124    12.355 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[1]_i_1/O
                         net (fo=4, routed)           0.830    13.185    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[1]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[1]_i_1/O
                         net (fo=3, routed)           0.758    14.068    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[1]
    SLICE_X53Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.689 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.803 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.803    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.917 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.917    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.139 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[0]
                         net (fo=3, routed)           0.667    15.806    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[1]
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.299    16.105 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[16]_i_1/O
                         net (fo=8, routed)           0.867    16.973    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[1]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.124    17.097 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2/O
                         net (fo=9, routed)           0.455    17.552    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    17.676 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5/O
                         net (fo=1, routed)           0.577    18.252    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I2_O)        0.124    18.376 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2/O
                         net (fo=27, routed)          0.795    19.172    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2_n_0
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.124    19.296 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_1/O
                         net (fo=995, routed)         1.327    20.622    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_2811_in
    SLICE_X87Y111        LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_106_fu_2500[31]_i_1/O
                         net (fo=32, routed)          1.999    22.746    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500
    SLICE_X98Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.605    12.784    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X98Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[15]/C
                         clock pessimism              0.229    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X98Y88         FDRE (Setup_fdre_C_CE)      -0.169    12.690    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[15]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -22.746    
  -------------------------------------------------------------------
                         slack                                -10.056    

Slack (VIOLATED) :        -10.052ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.468ns  (logic 4.460ns (22.909%)  route 15.008ns (77.091%))
  Logic Levels:           23  (CARRY4=5 LUT3=1 LUT4=1 LUT5=7 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 12.986 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.718     3.012    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X85Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     3.468 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.683     4.151    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_16_fu_2140[31]_i_4_0
    SLICE_X86Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.275 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          0.815     5.090    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.124     5.214 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_122_fu_2560[31]_i_4/O
                         net (fo=40, routed)          0.765     5.979    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_94/O
                         net (fo=64, routed)          1.116     7.218    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[31]_i_13_2
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_28/O
                         net (fo=1, routed)           0.953     8.295    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_1_11__2[1]
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_12/O
                         net (fo=1, routed)           0.000     8.419    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_3_2__2__0[1]
    SLICE_X82Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.628 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220_reg[1]_i_4/O
                         net (fo=1, routed)           1.650    10.278    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_1__2[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.297    10.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[1]_i_2/O
                         net (fo=2, routed)           0.000    10.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[1]
    SLICE_X81Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    10.792 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[1]_i_2/O
                         net (fo=1, routed)           0.637    11.429    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[1]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.299    11.728 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[1]_i_1/O
                         net (fo=6, routed)           0.503    12.231    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[1]
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.124    12.355 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[1]_i_1/O
                         net (fo=4, routed)           0.830    13.185    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[1]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[1]_i_1/O
                         net (fo=3, routed)           0.758    14.068    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[1]
    SLICE_X53Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.689 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.803 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.803    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.917 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.917    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.139 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[0]
                         net (fo=3, routed)           0.667    15.806    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[1]
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.299    16.105 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[16]_i_1/O
                         net (fo=8, routed)           0.609    16.714    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[1]
    SLICE_X53Y107        LUT5 (Prop_lut5_I1_O)        0.124    16.838 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_9/O
                         net (fo=1, routed)           0.423    17.261    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_9_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I1_O)        0.124    17.385 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_4/O
                         net (fo=3, routed)           0.446    17.831    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_4_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.124    17.955 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6/O
                         net (fo=110, routed)         0.855    18.810    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124    18.934 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=6, routed)           0.728    19.662    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I4_O)        0.124    19.786 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.404    20.190    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.124    20.314 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_comp/O
                         net (fo=8, routed)           2.166    22.480    design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y24         RAMB36E1                                     r  design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.807    12.986    design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y24         RAMB36E1                                     r  design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    13.115    
                         clock uncertainty           -0.154    12.960    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.428    design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -22.480    
  -------------------------------------------------------------------
                         slack                                -10.052    

Slack (VIOLATED) :        -10.040ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/w_destination_V_reg_33533_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.372ns  (logic 4.120ns (21.268%)  route 15.252ns (78.732%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.654     2.948    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X40Y21         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/w_destination_V_reg_33533_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/w_destination_V_reg_33533_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.858     4.262    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg__0[0]
    SLICE_X41Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.386 f  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          1.076     5.463    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     5.587 f  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_77_fu_2384[31]_i_6/O
                         net (fo=40, routed)          0.843     6.430    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_10
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.554 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_154/O
                         net (fo=64, routed)          0.901     7.454    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U109/e_state_rv1_fu_1220[31]_i_20_5
    SLICE_X40Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.578 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U109/e_state_rv1_fu_1220[13]_i_58/O
                         net (fo=1, routed)           0.887     8.465    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U109/mux_1_5__1[13]
    SLICE_X40Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.589 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U109/e_state_rv1_fu_1220[13]_i_19/O
                         net (fo=1, routed)           0.000     8.589    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U109/mux_3_1__1__0[13]
    SLICE_X40Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     8.806 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U109/e_state_rv1_fu_1220_reg[13]_i_7/O
                         net (fo=1, routed)           1.546    10.352    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_0__1[13]
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.299    10.651 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[13]_i_2/O
                         net (fo=2, routed)           0.000    10.651    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[13]
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.214    10.865 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[13]_i_2/O
                         net (fo=1, routed)           0.977    11.842    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[13]
    SLICE_X54Y25         LUT5 (Prop_lut5_I2_O)        0.297    12.139 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[13]_i_1/O
                         net (fo=6, routed)           0.674    12.813    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[13]
    SLICE_X58Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.937 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[13]_i_1/O
                         net (fo=4, routed)           0.855    13.791    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[13]
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.915 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[13]_i_1/O
                         net (fo=3, routed)           0.354    14.270    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[13]
    SLICE_X62Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.790 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.790    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[1]
                         net (fo=3, routed)           0.602    15.714    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[2]
    SLICE_X57Y33         LUT5 (Prop_lut5_I2_O)        0.306    16.020 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[17]_i_1/O
                         net (fo=7, routed)           0.472    16.492    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[2]
    SLICE_X57Y34         LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_11/O
                         net (fo=1, routed)           0.416    17.032    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_11_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I3_O)        0.124    17.156 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_4/O
                         net (fo=5, routed)           0.313    17.469    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_4_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I3_O)        0.124    17.593 f  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6/O
                         net (fo=110, routed)         1.476    19.068    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124    19.192 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_comp/O
                         net (fo=2, routed)           0.979    20.171    design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.124    20.295 r  design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_comp/O
                         net (fo=8, routed)           2.025    22.320    design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.658    12.837    design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.966    
                         clock uncertainty           -0.154    12.812    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.280    design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                -10.040    

Slack (VIOLATED) :        -10.032ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.607ns  (logic 4.336ns (22.115%)  route 15.271ns (77.885%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.718     3.012    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X85Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     3.468 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.683     4.151    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_16_fu_2140[31]_i_4_0
    SLICE_X86Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.275 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          0.815     5.090    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.124     5.214 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_122_fu_2560[31]_i_4/O
                         net (fo=40, routed)          0.765     5.979    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_94/O
                         net (fo=64, routed)          1.116     7.218    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[31]_i_13_2
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_28/O
                         net (fo=1, routed)           0.953     8.295    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_1_11__2[1]
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_12/O
                         net (fo=1, routed)           0.000     8.419    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_3_2__2__0[1]
    SLICE_X82Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.628 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220_reg[1]_i_4/O
                         net (fo=1, routed)           1.650    10.278    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_1__2[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.297    10.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[1]_i_2/O
                         net (fo=2, routed)           0.000    10.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[1]
    SLICE_X81Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    10.792 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[1]_i_2/O
                         net (fo=1, routed)           0.637    11.429    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[1]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.299    11.728 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[1]_i_1/O
                         net (fo=6, routed)           0.503    12.231    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[1]
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.124    12.355 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[1]_i_1/O
                         net (fo=4, routed)           0.830    13.185    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[1]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[1]_i_1/O
                         net (fo=3, routed)           0.758    14.068    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[1]
    SLICE_X53Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.689 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.803 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.803    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.917 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.917    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.139 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[0]
                         net (fo=3, routed)           0.667    15.806    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[1]
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.299    16.105 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[16]_i_1/O
                         net (fo=8, routed)           0.867    16.973    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[1]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.124    17.097 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2/O
                         net (fo=9, routed)           0.455    17.552    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    17.676 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5/O
                         net (fo=1, routed)           0.577    18.252    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I2_O)        0.124    18.376 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2/O
                         net (fo=27, routed)          0.795    19.172    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2_n_0
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.124    19.296 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_1/O
                         net (fo=995, routed)         1.327    20.622    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_2811_in
    SLICE_X87Y111        LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_106_fu_2500[31]_i_1/O
                         net (fo=32, routed)          1.872    22.619    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500
    SLICE_X89Y82         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.538    12.717    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X89Y82         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[0]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X89Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.587    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[0]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -22.619    
  -------------------------------------------------------------------
                         slack                                -10.032    

Slack (VIOLATED) :        -10.032ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.607ns  (logic 4.336ns (22.115%)  route 15.271ns (77.885%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.718     3.012    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X85Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     3.468 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.683     4.151    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_16_fu_2140[31]_i_4_0
    SLICE_X86Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.275 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          0.815     5.090    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.124     5.214 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_122_fu_2560[31]_i_4/O
                         net (fo=40, routed)          0.765     5.979    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_94/O
                         net (fo=64, routed)          1.116     7.218    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[31]_i_13_2
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_28/O
                         net (fo=1, routed)           0.953     8.295    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_1_11__2[1]
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_12/O
                         net (fo=1, routed)           0.000     8.419    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_3_2__2__0[1]
    SLICE_X82Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.628 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220_reg[1]_i_4/O
                         net (fo=1, routed)           1.650    10.278    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_1__2[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.297    10.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[1]_i_2/O
                         net (fo=2, routed)           0.000    10.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[1]
    SLICE_X81Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    10.792 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[1]_i_2/O
                         net (fo=1, routed)           0.637    11.429    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[1]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.299    11.728 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[1]_i_1/O
                         net (fo=6, routed)           0.503    12.231    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[1]
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.124    12.355 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[1]_i_1/O
                         net (fo=4, routed)           0.830    13.185    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[1]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[1]_i_1/O
                         net (fo=3, routed)           0.758    14.068    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[1]
    SLICE_X53Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.689 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.803 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.803    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.917 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.917    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.139 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[0]
                         net (fo=3, routed)           0.667    15.806    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[1]
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.299    16.105 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[16]_i_1/O
                         net (fo=8, routed)           0.867    16.973    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[1]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.124    17.097 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2/O
                         net (fo=9, routed)           0.455    17.552    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    17.676 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5/O
                         net (fo=1, routed)           0.577    18.252    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I2_O)        0.124    18.376 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2/O
                         net (fo=27, routed)          0.795    19.172    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2_n_0
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.124    19.296 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_1/O
                         net (fo=995, routed)         1.327    20.622    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_2811_in
    SLICE_X87Y111        LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_106_fu_2500[31]_i_1/O
                         net (fo=32, routed)          1.872    22.619    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500
    SLICE_X89Y82         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.538    12.717    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X89Y82         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[1]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X89Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.587    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[1]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -22.619    
  -------------------------------------------------------------------
                         slack                                -10.032    

Slack (VIOLATED) :        -10.032ns  (required time - arrival time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.607ns  (logic 4.336ns (22.115%)  route 15.271ns (77.885%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.718     3.012    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X85Y88         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     3.468 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_42_reg_33525_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.683     4.151    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_16_fu_2140[31]_i_4_0
    SLICE_X86Y88         LUT4 (Prop_lut4_I3_O)        0.124     4.275 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7/O
                         net (fo=16, routed)          0.815     5.090    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_75_fu_2376[31]_i_7_n_0
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.124     5.214 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/reg_file_122_fu_2560[31]_i_4/O
                         net (fo=40, routed)          0.765     5.979    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/w_destination_V_reg_33533_pp0_iter2_reg_reg[1]_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_fu_1220[31]_i_94/O
                         net (fo=64, routed)          1.116     7.218    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[31]_i_13_2
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_28/O
                         net (fo=1, routed)           0.953     8.295    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_1_11__2[1]
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.419 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220[1]_i_12/O
                         net (fo=1, routed)           0.000     8.419    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/mux_3_2__2__0[1]
    SLICE_X82Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.628 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U110/e_state_rv1_fu_1220_reg[1]_i_4/O
                         net (fo=1, routed)           1.650    10.278    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_4_1__2[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.297    10.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_fu_1220[1]_i_2/O
                         net (fo=2, routed)           0.000    10.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[1]
    SLICE_X81Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    10.792 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/e_state_rv1_load_reg_34668_reg[1]_i_2/O
                         net (fo=1, routed)           0.637    11.429    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/i_state_rv1_fu_24389_p6[1]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.299    11.728 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_load_reg_34668[1]_i_1/O
                         net (fo=6, routed)           0.503    12.231    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_sig_allocacmp_e_state_rv1_load[1]
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.124    12.355 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_8_fu_1368[1]_i_1/O
                         net (fo=4, routed)           0.830    13.185    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/e_state_rv1_9_fu_16793_p3[1]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/rv1_reg_34945[1]_i_1/O
                         net (fo=3, routed)           0.758    14.068    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv1_fu_17045_p6[1]
    SLICE_X53Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.575 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[3]_i_2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.689 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.689    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[7]_i_2_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.803 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.803    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[11]_i_2_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.917 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.917    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_address_V_fu_1248_reg[14]_i_4_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.139 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_load_reg_33117_reg[17]_i_4/O[0]
                         net (fo=3, routed)           0.667    15.806    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/result_41_fu_17145_p2[1]
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.299    16.105 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_load_reg_33117[16]_i_1/O
                         net (fo=8, routed)           0.867    16.973    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[1]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.124    17.097 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2/O
                         net (fo=9, routed)           0.455    17.552    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_5_fu_836[0]_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    17.676 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5/O
                         net (fo=1, routed)           0.577    18.252    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_5_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I2_O)        0.124    18.376 f  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2/O
                         net (fo=27, routed)          0.795    19.172    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_2_n_0
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.124    19.296 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_1/O
                         net (fo=995, routed)         1.327    20.622    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_2811_in
    SLICE_X87Y111        LUT6 (Prop_lut6_I0_O)        0.124    20.746 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_106_fu_2500[31]_i_1/O
                         net (fo=32, routed)          1.872    22.619    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500
    SLICE_X89Y82         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.538    12.717    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X89Y82         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[6]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X89Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.587    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_106_fu_2500_reg[6]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -22.619    
  -------------------------------------------------------------------
                         slack                                -10.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.987%)  route 0.212ns (60.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.548     0.884    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X52Y64         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[56]/Q
                         net (fo=2, routed)           0.212     1.236    design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[56]
    SLICE_X48Y66         FDRE                                         r  design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.817     1.183    design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y66         FDRE                                         r  design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.071     1.219    design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_66_reg_33416_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_66_reg_33416_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.371%)  route 0.208ns (59.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.554     0.890    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X49Y91         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_66_reg_33416_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_66_reg_33416_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.208     1.239    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_66_reg_33416_pp0_iter1_reg
    SLICE_X51Y89         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_66_reg_33416_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.818     1.184    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X51Y89         FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_66_reg_33416_pp0_iter2_reg_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/tmp_66_reg_33416_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/start_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.747%)  route 0.187ns (53.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.563     0.899    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X42Y49         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[5]/Q
                         net (fo=3, routed)           0.187     1.249    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq_n_123
    SLICE_X42Y50         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/start_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.825     1.191    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/start_addr_reg[5]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.064     1.225    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/start_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result_42_reg_34260_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result2_reg_35021_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.306%)  route 0.225ns (54.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.634     0.970    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X45Y115        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result_42_reg_34260_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result_42_reg_34260_reg[23]/Q
                         net (fo=1, routed)           0.225     1.336    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result_42_reg_34260_reg[21]
    SLICE_X50Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.381 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result2_reg_35021[23]_i_1/O
                         net (fo=1, routed)           0.000     1.381    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result2_reg_35021[23]_i_1_n_0
    SLICE_X50Y113        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result2_reg_35021_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.901     1.267    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X50Y113        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result2_reg_35021_reg[23]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y113        FDRE (Hold_fdre_C_D)         0.121     1.349    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result2_reg_35021_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv2_fu_1224_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv2_load_reg_35075_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.706%)  route 0.169ns (53.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.631     0.967    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X50Y112        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv2_fu_1224_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.148     1.115 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv2_fu_1224_reg[9]/Q
                         net (fo=5, routed)           0.169     1.284    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv2_fu_1224[9]
    SLICE_X49Y112        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv2_load_reg_35075_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.906     1.272    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X49Y112        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv2_load_reg_35075_reg[9]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X49Y112        FDRE (Hold_fdre_C_D)         0.017     1.250    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv2_load_reg_35075_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.219%)  route 0.208ns (52.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.549     0.885    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[50]/Q
                         net (fo=1, routed)           0.208     1.234    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[50]
    SLICE_X48Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.279 r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[50]_i_1/O
                         net (fo=1, routed)           0.000     1.279    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/awaddr_tmp[50]
    SLICE_X48Y62         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.820     1.186    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X48Y62         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[50]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.092     1.243    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_i_imm_V_5_reg_34222_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/sext_ln74_reg_35006_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.270%)  route 0.227ns (61.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.632     0.968    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X47Y117        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_i_imm_V_5_reg_34222_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_i_imm_V_5_reg_34222_reg[18]/Q
                         net (fo=3, routed)           0.227     1.336    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_i_imm_V_5_reg_34222[18]
    SLICE_X51Y117        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/sext_ln74_reg_35006_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.898     1.264    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_clk
    SLICE_X51Y117        FDRE                                         r  design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/sext_ln74_reg_35006_reg[18]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.075     1.300    design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/sext_ln74_reg_35006_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.204ns (45.902%)  route 0.240ns (54.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.601     0.937    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y19         RAMB18E1                                     r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.204     1.141 r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/DOADO[15]
                         net (fo=1, routed)           0.240     1.381    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[15]
    SLICE_X32Y51         SRL16E                                       r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.826     1.192    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X32Y51         SRL16E                                       r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.345    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.396%)  route 0.217ns (60.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.551     0.887    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X53Y57         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[54]/Q
                         net (fo=2, routed)           0.217     1.245    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]_0[52]
    SLICE_X49Y60         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.822     1.188    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X49Y60         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.055     1.208    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.531%)  route 0.205ns (52.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.563     0.899    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X39Y49         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]/Q
                         net (fo=1, routed)           0.205     1.245    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg_n_0_[20]
    SLICE_X45Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.290 r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1[20]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.825     1.191    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X45Y50         FDRE                                         r  design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[20]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9    design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y25   design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8    design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17   design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y26   design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y27   design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21   design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y22   design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14   design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y25   design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y116  design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.904ns  (logic 0.124ns (4.270%)  route 2.780ns (95.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.133     1.133    design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.257 r  design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.647     2.904    design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y130        FDRE                                         r  design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       1.688     2.867    design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y130        FDRE                                         r  design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.045ns (4.131%)  route 1.044ns (95.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.374     0.374    design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.419 r  design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.670     1.089    design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y130        FDRE                                         r  design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_4h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_4h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26330, routed)       0.920     1.286    design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y130        FDRE                                         r  design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





