<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Codice Sistemi Embedded: UART_v1_0 Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Codice Sistemi Embedded
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">UART_v1_0 Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for UART_v1_0:</div>
<div class="dyncontent">
<div class="center"><img src="classUART__v1__0__inherit__graph.png" border="0" usemap="#UART__v1__0_inherit__map" alt="Inheritance graph"/></div>
<map name="UART__v1__0_inherit__map" id="UART__v1__0_inherit__map">
<area shape="rect" id="node2" href="classUART__v1__0__S00__AXI.html" title="UART_v1_0_S00_AXI" alt="" coords="5,80,159,107"/>
<area shape="rect" id="node3" href="structUART.html" title="Stuttura che astrae un device UART in kernel&#45;mode. Contiene ciò che è necessario al funzionamento del..." alt="" coords="53,5,111,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for UART_v1_0:</div>
<div class="dyncontent">
<div class="center"><img src="classUART__v1__0__coll__graph.png" border="0" usemap="#UART__v1__0_coll__map" alt="Collaboration graph"/></div>
<map name="UART__v1__0_coll__map" id="UART__v1__0_coll__map">
<area shape="rect" id="node2" href="classUART__v1__0__S00__AXI.html" title="UART_v1_0_S00_AXI" alt="" coords="5,80,159,107"/>
<area shape="rect" id="node3" href="structUART.html" title="Stuttura che astrae un device UART in kernel&#45;mode. Contiene ciò che è necessario al funzionamento del..." alt="" coords="53,5,111,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classUART__v1__0_1_1arch__imp.html">arch_imp</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">componente UART_AXI_S00  componente nel quale è incapsulato il componente <a class="el" href="structUART.html" title="Stuttura che astrae un device UART in kernel-mode. Contiene ciò che è necessario al funzionamento del...">UART</a> e la logica di gestione delle interruzioni.  <a href="classUART__v1__0_1_1arch__imp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="classUART__v1__0.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Viene utilizzata la libreria IEEE. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="classUART__v1__0.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sono utilizzati i segnali della standard logic. <br /></td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="classUART__v1__0.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a2edc34402b573437d5f25fa90ba4013e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vengono utilizzate le funzioni numeriche. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:af2979064a441fc814952a2a01b2e0bd3"><td class="memItemLeft" align="right" valign="top"><a id="af2979064a441fc814952a2a01b2e0bd3"></a>
<a class="el" href="classUART__v1__0.html#af2979064a441fc814952a2a01b2e0bd3">baudrate</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9600</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:af2979064a441fc814952a2a01b2e0bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">baudare trasmissione <br /></td></tr>
<tr class="memitem:a378457a97325b4f40100f5b52b3dd886"><td class="memItemLeft" align="right" valign="top"><a id="a378457a97325b4f40100f5b52b3dd886"></a>
<a class="el" href="classUART__v1__0.html#a378457a97325b4f40100f5b52b3dd886">clock_freq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">50_000_000</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a378457a97325b4f40100f5b52b3dd886"><td class="mdescLeft">&#160;</td><td class="mdescRight">frequenza clock ingresso <br /></td></tr>
<tr class="memitem:afce7943994a4ddfa81f224225976a4c7"><td class="memItemLeft" align="right" valign="top"><a id="afce7943994a4ddfa81f224225976a4c7"></a>
<a class="el" href="classUART__v1__0.html#afce7943994a4ddfa81f224225976a4c7">C_S00_AXI_DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ab7787f274c76bb896ac98fdcfb570c65"><td class="memItemLeft" align="right" valign="top"><a id="ab7787f274c76bb896ac98fdcfb570c65"></a>
<a class="el" href="classUART__v1__0.html#ab7787f274c76bb896ac98fdcfb570c65">C_S00_AXI_ADDR_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:aa1eb566eeabe2a672e15ebb95aecc44f"><td class="memItemLeft" align="right" valign="top"><a id="aa1eb566eeabe2a672e15ebb95aecc44f"></a>
<a class="el" href="classUART__v1__0.html#aa1eb566eeabe2a672e15ebb95aecc44f">tx</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa1eb566eeabe2a672e15ebb95aecc44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">linea uscita per la trasmissione <br /></td></tr>
<tr class="memitem:a98ea5026beb91d6383a8a2aa2d69b32f"><td class="memItemLeft" align="right" valign="top"><a id="a98ea5026beb91d6383a8a2aa2d69b32f"></a>
<a class="el" href="classUART__v1__0.html#a98ea5026beb91d6383a8a2aa2d69b32f">rx</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a98ea5026beb91d6383a8a2aa2d69b32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">linea ingresso per la ricezione <br /></td></tr>
<tr class="memitem:a5b78f3e3edfaf6e8ec79031b9e631e9d"><td class="memItemLeft" align="right" valign="top"><a id="a5b78f3e3edfaf6e8ec79031b9e631e9d"></a>
<a class="el" href="classUART__v1__0.html#a5b78f3e3edfaf6e8ec79031b9e631e9d">interrupt</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5b78f3e3edfaf6e8ec79031b9e631e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">segnale per richiede l'interrupt <br /></td></tr>
<tr class="memitem:a037f9e3df8559bfd59db37bcba9cb7a8"><td class="memItemLeft" align="right" valign="top"><a id="a037f9e3df8559bfd59db37bcba9cb7a8"></a>
<a class="el" href="classUART__v1__0.html#a037f9e3df8559bfd59db37bcba9cb7a8">s00_axi_aclk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8249c106fbd80196dcad2666c9f0b3fc"><td class="memItemLeft" align="right" valign="top"><a id="a8249c106fbd80196dcad2666c9f0b3fc"></a>
<a class="el" href="classUART__v1__0.html#a8249c106fbd80196dcad2666c9f0b3fc">s00_axi_aresetn</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9fe80d3cc7f862afb670536e4e05dbeb"><td class="memItemLeft" align="right" valign="top"><a id="a9fe80d3cc7f862afb670536e4e05dbeb"></a>
<a class="el" href="classUART__v1__0.html#a9fe80d3cc7f862afb670536e4e05dbeb">s00_axi_awaddr</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S00_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a719659c1addef5432978cc949d9e10ed"><td class="memItemLeft" align="right" valign="top"><a id="a719659c1addef5432978cc949d9e10ed"></a>
<a class="el" href="classUART__v1__0.html#a719659c1addef5432978cc949d9e10ed">s00_axi_awprot</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a45aa02a72ae1a8389346d47173c60ed0"><td class="memItemLeft" align="right" valign="top"><a id="a45aa02a72ae1a8389346d47173c60ed0"></a>
<a class="el" href="classUART__v1__0.html#a45aa02a72ae1a8389346d47173c60ed0">s00_axi_awvalid</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad0a1f71502d91a45dbc6c365f85c6566"><td class="memItemLeft" align="right" valign="top"><a id="ad0a1f71502d91a45dbc6c365f85c6566"></a>
<a class="el" href="classUART__v1__0.html#ad0a1f71502d91a45dbc6c365f85c6566">s00_axi_awready</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae2b15b55ee463fd9dd030ee29db6bb17"><td class="memItemLeft" align="right" valign="top"><a id="ae2b15b55ee463fd9dd030ee29db6bb17"></a>
<a class="el" href="classUART__v1__0.html#ae2b15b55ee463fd9dd030ee29db6bb17">s00_axi_wdata</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S00_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a120924bc3fd5fd10ec0f96e19c3f4904"><td class="memItemLeft" align="right" valign="top"><a id="a120924bc3fd5fd10ec0f96e19c3f4904"></a>
<a class="el" href="classUART__v1__0.html#a120924bc3fd5fd10ec0f96e19c3f4904">s00_axi_wstrb</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S00_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a24e90907193647007d2947353740114d"><td class="memItemLeft" align="right" valign="top"><a id="a24e90907193647007d2947353740114d"></a>
<a class="el" href="classUART__v1__0.html#a24e90907193647007d2947353740114d">s00_axi_wvalid</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3fc60abc0cfbfa90003a83bffdd476c4"><td class="memItemLeft" align="right" valign="top"><a id="a3fc60abc0cfbfa90003a83bffdd476c4"></a>
<a class="el" href="classUART__v1__0.html#a3fc60abc0cfbfa90003a83bffdd476c4">s00_axi_wready</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af8799be946d3f5354263e7deb15f94f1"><td class="memItemLeft" align="right" valign="top"><a id="af8799be946d3f5354263e7deb15f94f1"></a>
<a class="el" href="classUART__v1__0.html#af8799be946d3f5354263e7deb15f94f1">s00_axi_bresp</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5110b7dd4fb9548a2aab88f50dbe1d5e"><td class="memItemLeft" align="right" valign="top"><a id="a5110b7dd4fb9548a2aab88f50dbe1d5e"></a>
<a class="el" href="classUART__v1__0.html#a5110b7dd4fb9548a2aab88f50dbe1d5e">s00_axi_bvalid</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1ef2019b0613bc23d4829eeeb24eb98d"><td class="memItemLeft" align="right" valign="top"><a id="a1ef2019b0613bc23d4829eeeb24eb98d"></a>
<a class="el" href="classUART__v1__0.html#a1ef2019b0613bc23d4829eeeb24eb98d">s00_axi_bready</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af70a86336cd6505064e45b69f4623939"><td class="memItemLeft" align="right" valign="top"><a id="af70a86336cd6505064e45b69f4623939"></a>
<a class="el" href="classUART__v1__0.html#af70a86336cd6505064e45b69f4623939">s00_axi_araddr</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S00_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adc648df07895bf808b8c721e1dc6811b"><td class="memItemLeft" align="right" valign="top"><a id="adc648df07895bf808b8c721e1dc6811b"></a>
<a class="el" href="classUART__v1__0.html#adc648df07895bf808b8c721e1dc6811b">s00_axi_arprot</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a94b78b2ae3cd13860f15afbdfb199e44"><td class="memItemLeft" align="right" valign="top"><a id="a94b78b2ae3cd13860f15afbdfb199e44"></a>
<a class="el" href="classUART__v1__0.html#a94b78b2ae3cd13860f15afbdfb199e44">s00_axi_arvalid</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad35bd95f3352ff8dbdaea55205a98e53"><td class="memItemLeft" align="right" valign="top"><a id="ad35bd95f3352ff8dbdaea55205a98e53"></a>
<a class="el" href="classUART__v1__0.html#ad35bd95f3352ff8dbdaea55205a98e53">s00_axi_arready</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad2655fadb987e0487c428aca187b55d0"><td class="memItemLeft" align="right" valign="top"><a id="ad2655fadb987e0487c428aca187b55d0"></a>
<a class="el" href="classUART__v1__0.html#ad2655fadb987e0487c428aca187b55d0">s00_axi_rdata</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S00_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1acee955f50f71e5595a03c6ca301cf0"><td class="memItemLeft" align="right" valign="top"><a id="a1acee955f50f71e5595a03c6ca301cf0"></a>
<a class="el" href="classUART__v1__0.html#a1acee955f50f71e5595a03c6ca301cf0">s00_axi_rresp</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af180911f7eb262e530e26865bc97aa0b"><td class="memItemLeft" align="right" valign="top"><a id="af180911f7eb262e530e26865bc97aa0b"></a>
<a class="el" href="classUART__v1__0.html#af180911f7eb262e530e26865bc97aa0b">s00_axi_rvalid</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8b82eb165d7024f6c7b25646f6ebdd4d"><td class="memItemLeft" align="right" valign="top"><a id="a8b82eb165d7024f6c7b25646f6ebdd4d"></a>
<a class="el" href="classUART__v1__0.html#a8b82eb165d7024f6c7b25646f6ebdd4d">s00_axi_rready</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/media/saverio/OS/Users/Saverio/Desktop/SE/git/codici_da_mandare/FPGA/UART/Hardware/UART_1.0/hdl/<a class="el" href="UART__v1__0_8vhd.html">UART_v1_0.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
