// Seed: 2341469032
module module_0 #(
    parameter id_13 = 32'd16
) (
    id_1,
    id_2,
    id_3#(
        .id_4(1'b0),
        .id_5(1),
        .id_6(id_7),
        .id_8(id_9)
    ),
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_1 = 0;
  inout wire id_1;
  assign id_14 = -1;
  wire [id_13 : -1 'h0] id_17;
  wire id_18;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd62
) (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5
);
  wire  id_7;
  logic id_8;
  wire  id_9;
  logic id_10;
  supply0 id_11, id_12, _id_13;
  logic [7:0][id_13 : 1] id_14;
  parameter id_15 = 1 < 1;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_9,
      id_9,
      id_14,
      id_14,
      id_11,
      id_15
  );
  assign id_5 = id_8;
endmodule
