

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Oct  8 23:48:03 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.604|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  180|  180|  180|  180|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FILTER_LOOP  |  162|  162|        18|          -|          -|     9|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     22|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     14|   1174|   2372|
|Memory           |        0|      -|    128|     10|
|Multiplexer      |        -|      -|      -|    264|
|Register         |        -|      -|    304|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     14|   1606|   2668|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     17|      4|     15|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |fir_dadd_64ns_64nbkb_U1  |fir_dadd_64ns_64nbkb  |        0|      3|  445|  1149|
    |fir_dmul_64ns_64ncud_U2  |fir_dmul_64ns_64ncud  |        0|     11|  317|   578|
    |fir_sitodp_32ns_6dEe_U3  |fir_sitodp_32ns_6dEe  |        0|      0|  412|   645|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|     14| 1174|  2372|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+-------------+---------+-----+----+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+-----+----+------+-----+------+-------------+
    |data_in_U  |fir_data_in  |        0|  128|  10|    10|   64|     1|          640|
    +-----------+-------------+---------+-----+----+------+-----+------+-------------+
    |Total      |             |        0|  128|  10|    10|   64|     1|          640|
    +-----------+-------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |i_1_fu_154_p2  |     +    |      0|  0|  13|           4|           2|
    |tmp_fu_148_p2  |   icmp   |      0|  0|   9|           4|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|  22|           8|           3|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |acc_reg_95        |    9|          2|   64|        128|
    |ap_NS_fsm         |  165|         37|    1|         37|
    |coeff_address0    |   15|          3|    4|         12|
    |data_in_address0  |   21|          4|    4|         16|
    |data_in_d0        |   15|          3|   64|        192|
    |grp_fu_124_p0     |   15|          3|   64|        192|
    |grp_fu_124_p1     |   15|          3|   64|        192|
    |i_reg_107         |    9|          2|    4|          8|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  264|         57|  269|        777|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |acc_reg_95            |  64|   0|   64|          0|
    |ap_CS_fsm             |  36|   0|   36|          0|
    |data_in_load_reg_204  |  64|   0|   64|          0|
    |i_1_reg_184           |   4|   0|    4|          0|
    |i_reg_107             |   4|   0|    4|          0|
    |reg_137               |  64|   0|   64|          0|
    |reg_143               |  64|   0|   64|          0|
    |tmp_3_reg_194         |   4|   0|   64|         60|
    +----------------------+----+----+-----+-----------+
    |Total                 | 304|   0|  364|         60|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      fir     | return value |
|probe_in        |  in |   64|   ap_none  |   probe_in   |    scalar    |
|out_r           | out |   64|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld    | out |    1|   ap_vld   |     out_r    |    pointer   |
|coeff_address0  | out |    4|  ap_memory |     coeff    |     array    |
|coeff_ce0       | out |    1|  ap_memory |     coeff    |     array    |
|coeff_q0        |  in |   32|  ap_memory |     coeff    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

