#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 16 22:35:37 2025
# Process ID: 18280
# Current directory: C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23880 C:\Users\idowe\myProjects\FPGA-image-interpolator\OV7670_VGA\OV7670_VGA.xpr
# Log file: C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/vivado.log
# Journal file: C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.xpr
update_module_reference design_1_ov7670_controller_0_0
update_module_reference design_1_cntl_0_0
update_module_reference design_1_ovo_7670_caputre_0_0
update_module_reference design_1_vga_0_0
update_module_reference design_1_xlconstant_0_0
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
update_compile_order -fileset sources_1
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/reset]
endgroup
set_property CONFIG.ASSOCIATED_RESET {reset_0} [get_bd_ports /clk_in1]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset_0]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset_0]
