0.7
2020.2
Jun 10 2021
19:45:28
/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.gen/sources_1/ip/axi_iic_0/sim/axi_iic_0.vhd,1630977675,vhdl,,,,axi_iic_0,,,,,,,,
/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.gen/sources_1/ip/axi_traffic_gen_0/sim/axi_traffic_gen_0.v,1630977679,verilog,,/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,axi_traffic_gen_0,,,../../../../axi_iic_0_ex.gen/sources_1/ip/clk_wiz_0;../../../../axi_iic_0_ex.ip_user_files/ipstatic/hdl/src/verilog,,,,,
/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1630977682,verilog,,,,clk_wiz_0,,,../../../../axi_iic_0_ex.gen/sources_1/ip/clk_wiz_0;../../../../axi_iic_0_ex.ip_user_files/ipstatic/hdl/src/verilog,,,,,
/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1630977682,verilog,,/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../axi_iic_0_ex.gen/sources_1/ip/clk_wiz_0;../../../../axi_iic_0_ex.ip_user_files/ipstatic/hdl/src/verilog,,,,,
/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
/home/adg/GitHub/verilog_test/axi_iic_0_ex/imports/axi_iic_0_exdes.vhd,1630977169,vhdl,,,,axi_iic_0_exdes,,,,,,,,
/home/adg/GitHub/verilog_test/axi_iic_0_ex/imports/axi_iic_0_exdes_tb.vhd,1630977169,vhdl,,,,axi_iic_0_exdes_tb,,,,,,,,
/home/adg/GitHub/verilog_test/axi_iic_0_ex/imports/clock_gen.vhd,1630977169,vhdl,,,,clock_gen,,,,,,,,
