--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml dtc_1.twx dtc_1.ncd -o dtc_1.twr dtc_1.pcf -ucf dtc_1.ucf

Design file:              dtc_1.ncd
Physical constraint file: dtc_1.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: instance_name/mmcm_adv_inst/CLKOUT0
  Logical resource: instance_name/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y4.CLKOUT0
  Clock network: instance_name/clkout0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: instance_name/mmcm_adv_inst/CLKIN1
  Logical resource: instance_name/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: instance_name/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: instance_name/mmcm_adv_inst/CLKIN1
  Logical resource: instance_name/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: instance_name/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_instance_name_clkout1 = PERIOD TIMEGRP 
"instance_name_clkout1" TS_clk /         0.078 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2844 paths analyzed, 1278 endpoints analyzed, 256 failing endpoints
 256 timing errors detected. (256 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 1494.389ns.
--------------------------------------------------------------------------------

Paths for end point temp_2_207 (SLICE_X31Y123.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_3_207 (FF)
  Destination:          temp_2_207 (FF)
  Requirement:          0.128ns
  Data Path Delay:      1.055ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.151ns (2.400 - 2.551)
  Source Clock:         clk rising at 3205.000ns
  Destination Clock:    clk_10 rising at 3205.128ns
  Clock Uncertainty:    0.286ns

  Clock Uncertainty:          0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.324ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: buff_3_207 to temp_2_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y124.DMUX   Tshcko                0.422   buff_3<223>
                                                       buff_3_207
    SLICE_X31Y123.D2     net (fanout=1)        0.591   buff_3<207>
    SLICE_X31Y123.CLK    Tas                   0.042   temp_2<223>
                                                       buff_3<207>_rt
                                                       temp_2_207
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.464ns logic, 0.591ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_2_139 (SLICE_X25Y122.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_3_139 (FF)
  Destination:          temp_2_139 (FF)
  Requirement:          0.128ns
  Data Path Delay:      1.034ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.148ns (2.410 - 2.558)
  Source Clock:         clk rising at 3205.000ns
  Destination Clock:    clk_10 rising at 3205.128ns
  Clock Uncertainty:    0.286ns

  Clock Uncertainty:          0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.324ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: buff_3_139 to temp_2_139
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y124.DMUX   Tshcko                0.422   buff_3<195>
                                                       buff_3_139
    SLICE_X25Y122.D3     net (fanout=1)        0.580   buff_3<139>
    SLICE_X25Y122.CLK    Tas                   0.032   temp_2<191>
                                                       buff_3<139>_rt
                                                       temp_2_139
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.454ns logic, 0.580ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_2_205 (SLICE_X31Y123.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_3_205 (FF)
  Destination:          temp_2_205 (FF)
  Requirement:          0.128ns
  Data Path Delay:      1.008ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.151ns (2.400 - 2.551)
  Source Clock:         clk rising at 3205.000ns
  Destination Clock:    clk_10 rising at 3205.128ns
  Clock Uncertainty:    0.286ns

  Clock Uncertainty:          0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.324ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: buff_3_205 to temp_2_205
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y124.BMUX   Tshcko                0.420   buff_3<223>
                                                       buff_3_205
    SLICE_X31Y123.B5     net (fanout=1)        0.542   buff_3<205>
    SLICE_X31Y123.CLK    Tas                   0.046   temp_2<223>
                                                       buff_3<205>_rt
                                                       temp_2_205
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.466ns logic, 0.542ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_instance_name_clkout1 = PERIOD TIMEGRP "instance_name_clkout1" TS_clk /
        0.078 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point addra_5m_6 (SLICE_X55Y86.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addra_5m_6 (FF)
  Destination:          addra_5m_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10 rising at 128.205ns
  Destination Clock:    clk_10 rising at 128.205ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: addra_5m_6 to addra_5m_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y86.AQ      Tcko                  0.098   dina_5m<3>
                                                       addra_5m_6
    SLICE_X55Y86.A5      net (fanout=4)        0.070   addra_5m<6>
    SLICE_X55Y86.CLK     Tah         (-Th)     0.055   dina_5m<3>
                                                       Result<6>3
                                                       addra_5m_6
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point addra_0m_6 (SLICE_X55Y129.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addra_0m_6 (FF)
  Destination:          addra_0m_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10 rising at 128.205ns
  Destination Clock:    clk_10 rising at 128.205ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: addra_0m_6 to addra_0m_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y129.AQ     Tcko                  0.098   addra_0m<2>
                                                       addra_0m_6
    SLICE_X55Y129.A5     net (fanout=4)        0.070   addra_0m<6>
    SLICE_X55Y129.CLK    Tah         (-Th)     0.055   addra_0m<2>
                                                       Result<6>8
                                                       addra_0m_6
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point addra_6m_6 (SLICE_X53Y91.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addra_6m_6 (FF)
  Destination:          addra_6m_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10 rising at 128.205ns
  Destination Clock:    clk_10 rising at 128.205ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: addra_6m_6 to addra_6m_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y91.AQ      Tcko                  0.098   addra_6m<2>
                                                       addra_6m_6
    SLICE_X53Y91.A5      net (fanout=4)        0.071   addra_6m<6>
    SLICE_X53Y91.CLK     Tah         (-Th)     0.055   addra_6m<2>
                                                       Result<6>2
                                                       addra_6m_6
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_instance_name_clkout1 = PERIOD TIMEGRP "instance_name_clkout1" TS_clk /
        0.078 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 126.776ns (period - min period limit)
  Period: 128.205ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: instance_name/clkout2_buf/I0
  Logical resource: instance_name/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: instance_name/clkout1
--------------------------------------------------------------------------------
Slack: 127.373ns (period - (min high pulse limit / (high pulse / period)))
  Period: 128.205ns
  High pulse: 64.102ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: count_10<1>/SR
  Logical resource: count_10_2/SR
  Location pin: SLICE_X35Y106.SR
  Clock network: GND_1_o_GND_1_o_equal_23_o
--------------------------------------------------------------------------------
Slack: 127.477ns (period - (min low pulse limit / (low pulse / period)))
  Period: 128.205ns
  Low pulse: 64.102ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: temp_2<7>/CLK
  Logical resource: temp_2_4/CK
  Location pin: SLICE_X17Y110.CLK
  Clock network: clk_10
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_instance_name_clkout0 = PERIOD TIMEGRP 
"instance_name_clkout0" TS_clk / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13278 paths analyzed, 9553 endpoints analyzed, 788 failing endpoints
 788 timing errors detected. (788 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  79.999ns.
--------------------------------------------------------------------------------

Paths for end point mpa_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X3Y35.DIBDI9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dina_4m_17 (FF)
  Destination:          mpa_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.129ns
  Data Path Delay:      1.743ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.035ns (2.579 - 2.614)
  Source Clock:         clk_10 rising at 1794.871ns
  Destination Clock:    clk rising at 1795.000ns
  Clock Uncertainty:    0.286ns

  Clock Uncertainty:          0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.324ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dina_4m_17 to mpa_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y88.CMUX      Tshcko                0.467   dina_4m<8>
                                                         dina_4m_17
    RAMB18_X3Y35.DIBDI9    net (fanout=2)        0.569   dina_4m<17>
    RAMB18_X3Y35.CLKBWRCLK Trdck_DIB             0.707   mpa_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                         mpa_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        1.743ns (1.174ns logic, 0.569ns route)
                                                         (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point mpa_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X3Y37.DIBDI10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dina_3m_18 (FF)
  Destination:          mpa_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.129ns
  Data Path Delay:      1.712ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.034ns (2.575 - 2.609)
  Source Clock:         clk_10 rising at 1794.871ns
  Destination Clock:    clk rising at 1795.000ns
  Clock Uncertainty:    0.286ns

  Clock Uncertainty:          0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.324ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dina_3m_18 to mpa_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y92.CMUX      Tshcko                0.467   dina_3m<7>
                                                         dina_3m_18
    RAMB18_X3Y37.DIBDI10   net (fanout=2)        0.538   dina_3m<18>
    RAMB18_X3Y37.CLKBWRCLK Trdck_DIB             0.707   mpa_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                         mpa_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        1.712ns (1.174ns logic, 0.538ns route)
                                                         (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Paths for end point mpa_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X3Y38.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dina_2m_1 (FF)
  Destination:          mpa_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.129ns
  Data Path Delay:      1.698ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.037ns (2.567 - 2.604)
  Source Clock:         clk_10 rising at 1794.871ns
  Destination Clock:    clk rising at 1795.000ns
  Clock Uncertainty:    0.286ns

  Clock Uncertainty:          0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.324ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dina_2m_1 to mpa_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y96.BMUX    Tshcko                0.468   dina_2m<19>
                                                       dina_2m_1
    RAMB18_X3Y38.DIADI1  net (fanout=2)        0.523   dina_2m<1>
    RAMB18_X3Y38.RDCLK   Trdck_DIA             0.707   mpa_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       mpa_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.698ns (1.175ns logic, 0.523ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_instance_name_clkout0 = PERIOD TIMEGRP "instance_name_clkout0" TS_clk / 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 (RAMB36_X1Y24.DIPBDIP2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1069].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.807 - 0.633)
  Source Clock:         clk rising at 5.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1069].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y116.BMUX      Tshcko                0.148   ila/U0/I_NO_D.U_ILA/iDATA<1071>
                                                          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1069].I_SRLT_NE_0.FF
    RAMB36_X1Y24.DIPBDIP2   net (fanout=1)        0.229   ila/U0/I_NO_D.U_ILA/iDATA<1069>
    RAMB36_X1Y24.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
                                                          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.179ns (-0.050ns logic, 0.229ns route)
                                                          (-27.9% logic, 127.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 (RAMB36_X1Y24.DIBDI26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1072].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.807 - 0.633)
  Source Clock:         clk rising at 5.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1072].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y116.CQ        Tcko                  0.115   ila/U0/I_NO_D.U_ILA/iDATA<1071>
                                                          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1072].I_SRLT_NE_0.FF
    RAMB36_X1Y24.DIBDI26    net (fanout=1)        0.269   ila/U0/I_NO_D.U_ILA/iDATA<1072>
    RAMB36_X1Y24.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
                                                          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.186ns (-0.083ns logic, 0.269ns route)
                                                          (-44.6% logic, 144.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAMB36_X1Y21.DIBDI28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1056].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.588 - 0.428)
  Source Clock:         clk rising at 5.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1056].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y108.AQ        Tcko                  0.115   ila/U0/I_NO_D.U_ILA/iDATA<1053>
                                                          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1056].I_SRLT_NE_0.FF
    RAMB36_X1Y21.DIBDI28    net (fanout=1)        0.258   ila/U0/I_NO_D.U_ILA/iDATA<1056>
    RAMB36_X1Y21.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
                                                          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.175ns (-0.083ns logic, 0.258ns route)
                                                          (-47.4% logic, 147.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_instance_name_clkout0 = PERIOD TIMEGRP "instance_name_clkout0" TS_clk / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y39.CLKARDCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y39.CLKBWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y41.CLKARDCLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      4.000ns|    159.998ns|            0|         1044|            0|        16122|
| TS_instance_name_clkout1      |    128.205ns|   1494.389ns|          N/A|          256|            0|         2844|            0|
| TS_instance_name_clkout0      |      5.000ns|     79.999ns|          N/A|          788|            0|        13278|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.703|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1044  Score: 1236202  (Setup/Max: 1236202, Hold: 0)

Constraints cover 16122 paths, 0 nets, and 14427 connections

Design statistics:
   Minimum period: 1494.389ns{1}   (Maximum frequency:   0.669MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 22 14:58:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 592 MB



