// Seed: 2787752372
module module_0 (
    input wor   id_0,
    input uwire id_1,
    input uwire id_2,
    input tri0  id_3
);
  tri id_5 = 1;
  assign module_1.id_6 = 0;
  wire id_6, id_7;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    output wor id_2,
    output wire id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wor id_6,
    input tri1 id_7,
    id_12 = "",
    input tri1 id_8,
    output wand id_9,
    output tri0 id_10
);
  wire id_13;
  id_14(
      1
  );
  module_0 modCall_1 (
      id_8,
      id_4,
      id_4,
      id_7
  );
  assign id_2 = 1'b0;
  tri0 id_15 = id_7;
  assign id_5 = 1 + 1'b0;
  wire id_16;
endmodule
