
RMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb2c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  0800bc40  0800bc40  0000cc40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c1d8  0800c1d8  0000e254  2**0
                  CONTENTS
  4 .ARM          00000008  0800c1d8  0800c1d8  0000d1d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c1e0  0800c1e0  0000e254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c1e0  0800c1e0  0000d1e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c1e4  0800c1e4  0000d1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  0800c1e8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000046b0  20000254  0800c43c  0000e254  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004904  0800c43c  0000e904  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e254  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019c5f  00000000  00000000  0000e27d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003baf  00000000  00000000  00027edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001778  00000000  00000000  0002ba90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001252  00000000  00000000  0002d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b320  00000000  00000000  0002e45a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a7cb  00000000  00000000  0004977a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098ab8  00000000  00000000  00063f45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc9fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000742c  00000000  00000000  000fca40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00103e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000254 	.word	0x20000254
 800012c:	00000000 	.word	0x00000000
 8000130:	0800bc24 	.word	0x0800bc24

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000258 	.word	0x20000258
 800014c:	0800bc24 	.word	0x0800bc24

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <MPR121_Init>:
#include "MPR121.h"


uint8_t MPR121_Init(void) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
    
    writeRegister(MPR121_SOFTRESET, 0x63);
 8000b2e:	2163      	movs	r1, #99	@ 0x63
 8000b30:	2080      	movs	r0, #128	@ 0x80
 8000b32:	f000 f859 	bl	8000be8 <writeRegister>
    HAL_Delay(1);
 8000b36:	2001      	movs	r0, #1
 8000b38:	f002 f9b0 	bl	8002e9c <HAL_Delay>
    writeRegister(MPR121_ECR, 0x0);
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	205e      	movs	r0, #94	@ 0x5e
 8000b40:	f000 f852 	bl	8000be8 <writeRegister>

  uint8_t c = readRegister8(MPR121_CONFIG2);
 8000b44:	205d      	movs	r0, #93	@ 0x5d
 8000b46:	f000 f86b 	bl	8000c20 <readRegister8>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	71fb      	strb	r3, [r7, #7]

  if (c != 0x24)
 8000b4e:	79fb      	ldrb	r3, [r7, #7]
 8000b50:	2b24      	cmp	r3, #36	@ 0x24
 8000b52:	d001      	beq.n	8000b58 <MPR121_Init+0x30>
    return c;
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	e043      	b.n	8000be0 <MPR121_Init+0xb8>

  setThresholds(MPR121_TOUCH_THRESHOLD_DEFAULT, MPR121_RELEASE_THRESHOLD_DEFAULT);
 8000b58:	2106      	movs	r1, #6
 8000b5a:	200c      	movs	r0, #12
 8000b5c:	f000 f898 	bl	8000c90 <setThresholds>
  writeRegister(MPR121_MHDR, 0x01);
 8000b60:	2101      	movs	r1, #1
 8000b62:	202b      	movs	r0, #43	@ 0x2b
 8000b64:	f000 f840 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_NHDR, 0x01);
 8000b68:	2101      	movs	r1, #1
 8000b6a:	202c      	movs	r0, #44	@ 0x2c
 8000b6c:	f000 f83c 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_NCLR, 0x0E);
 8000b70:	210e      	movs	r1, #14
 8000b72:	202d      	movs	r0, #45	@ 0x2d
 8000b74:	f000 f838 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_FDLR, 0x00);
 8000b78:	2100      	movs	r1, #0
 8000b7a:	202e      	movs	r0, #46	@ 0x2e
 8000b7c:	f000 f834 	bl	8000be8 <writeRegister>

  writeRegister(MPR121_MHDF, 0x01);
 8000b80:	2101      	movs	r1, #1
 8000b82:	202f      	movs	r0, #47	@ 0x2f
 8000b84:	f000 f830 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_NHDF, 0x05);
 8000b88:	2105      	movs	r1, #5
 8000b8a:	2030      	movs	r0, #48	@ 0x30
 8000b8c:	f000 f82c 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_NCLF, 0x01);
 8000b90:	2101      	movs	r1, #1
 8000b92:	2031      	movs	r0, #49	@ 0x31
 8000b94:	f000 f828 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_FDLF, 0x00);
 8000b98:	2100      	movs	r1, #0
 8000b9a:	2032      	movs	r0, #50	@ 0x32
 8000b9c:	f000 f824 	bl	8000be8 <writeRegister>

  writeRegister(MPR121_NHDT, 0x00);
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2033      	movs	r0, #51	@ 0x33
 8000ba4:	f000 f820 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_NCLT, 0x00);
 8000ba8:	2100      	movs	r1, #0
 8000baa:	2034      	movs	r0, #52	@ 0x34
 8000bac:	f000 f81c 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_FDLT, 0x00);
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2035      	movs	r0, #53	@ 0x35
 8000bb4:	f000 f818 	bl	8000be8 <writeRegister>

  writeRegister(MPR121_DEBOUNCE, 0);
 8000bb8:	2100      	movs	r1, #0
 8000bba:	205b      	movs	r0, #91	@ 0x5b
 8000bbc:	f000 f814 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_CONFIG1, 0x10); // default, 16uA charge current
 8000bc0:	2110      	movs	r1, #16
 8000bc2:	205c      	movs	r0, #92	@ 0x5c
 8000bc4:	f000 f810 	bl	8000be8 <writeRegister>
  writeRegister(MPR121_CONFIG2, 0x20); // 0.5uS encoding, 1ms period
 8000bc8:	2120      	movs	r1, #32
 8000bca:	205d      	movs	r0, #93	@ 0x5d
 8000bcc:	f000 f80c 	bl	8000be8 <writeRegister>
    uint8_t ECR_SETTING =
 8000bd0:	238c      	movs	r3, #140	@ 0x8c
 8000bd2:	71bb      	strb	r3, [r7, #6]
      B10000000 + 12; // 5 bits for baseline tracking & proximity disabled + X
                      // amount of electrodes running (12)
  writeRegister(MPR121_ECR, ECR_SETTING); // start with above ECR setting
 8000bd4:	79bb      	ldrb	r3, [r7, #6]
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	205e      	movs	r0, #94	@ 0x5e
 8000bda:	f000 f805 	bl	8000be8 <writeRegister>

    return c; 
 8000bde:	79fb      	ldrb	r3, [r7, #7]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <writeRegister>:
    
//     uint16_t touchData = (touchStatus[1] << 8) | touchStatus[0];
//     return (touchData != 0) ? 1 : 0;
// }

void writeRegister(uint8_t reg, uint8_t cmd) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af04      	add	r7, sp, #16
 8000bee:	4603      	mov	r3, r0
 8000bf0:	460a      	mov	r2, r1
 8000bf2:	71fb      	strb	r3, [r7, #7]
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	71bb      	strb	r3, [r7, #6]
	// uint8_t arr[2] = { reg, cmd };
	// HAL_I2C_Master_Transmit(&hi2c1, MPR121_I2C_ADDR, arr, 2, HAL_MAX_DELAY);
    HAL_I2C_Mem_Write(&hi2c1, MPR121_I2C_ADDR|0x01,reg,1,&cmd,1,HAL_MAX_DELAY);
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	b29a      	uxth	r2, r3
 8000bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8000c00:	9302      	str	r3, [sp, #8]
 8000c02:	2301      	movs	r3, #1
 8000c04:	9301      	str	r3, [sp, #4]
 8000c06:	1dbb      	adds	r3, r7, #6
 8000c08:	9300      	str	r3, [sp, #0]
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	21b5      	movs	r1, #181	@ 0xb5
 8000c0e:	4803      	ldr	r0, [pc, #12]	@ (8000c1c <writeRegister+0x34>)
 8000c10:	f003 f8c4 	bl	8003d9c <HAL_I2C_Mem_Write>
}
 8000c14:	bf00      	nop
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	20000540 	.word	0x20000540

08000c20 <readRegister8>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t readRegister8(uint8_t reg) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af04      	add	r7, sp, #16
 8000c26:	4603      	mov	r3, r0
 8000c28:	71fb      	strb	r3, [r7, #7]
	// HAL_I2C_Master_Transmit(&hi2c1, MPR121_I2C_ADDR, &reg, 1, HAL_MAX_DELAY);
	uint8_t result;
	// HAL_I2C_Master_Receive(&hi2c1, MPR121_I2C_ADDR, &result, 1, HAL_MAX_DELAY);
    HAL_I2C_Mem_Read(&hi2c1,MPR121_I2C_ADDR,reg,1,&result,1,HAL_MAX_DELAY);
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	b29a      	uxth	r2, r3
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c32:	9302      	str	r3, [sp, #8]
 8000c34:	2301      	movs	r3, #1
 8000c36:	9301      	str	r3, [sp, #4]
 8000c38:	f107 030f 	add.w	r3, r7, #15
 8000c3c:	9300      	str	r3, [sp, #0]
 8000c3e:	2301      	movs	r3, #1
 8000c40:	21b4      	movs	r1, #180	@ 0xb4
 8000c42:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <readRegister8+0x34>)
 8000c44:	f003 f9a4 	bl	8003f90 <HAL_I2C_Mem_Read>
	return result;
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	20000540 	.word	0x20000540

08000c58 <readRegister16>:

uint16_t readRegister16(uint8_t reg) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af04      	add	r7, sp, #16
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
	// HAL_I2C_Master_Transmit(&hi2c1, MPR121_I2C_ADDR, &reg, 1, HAL_MAX_DELAY);
	// uint8_t result[2];
	// HAL_I2C_Master_Receive(&hi2c1, MPR121_I2C_ADDR, (uint8_t*)&result, 2, HAL_MAX_DELAY);
	// return result[0]|(result[1]<<8);
	uint16_t result;
    HAL_I2C_Mem_Read(&hi2c1,MPR121_I2C_ADDR,reg,1,(uint8_t*)&result,2,HAL_MAX_DELAY);
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	b29a      	uxth	r2, r3
 8000c66:	f04f 33ff 	mov.w	r3, #4294967295
 8000c6a:	9302      	str	r3, [sp, #8]
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	9301      	str	r3, [sp, #4]
 8000c70:	f107 030e 	add.w	r3, r7, #14
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	2301      	movs	r3, #1
 8000c78:	21b4      	movs	r1, #180	@ 0xb4
 8000c7a:	4804      	ldr	r0, [pc, #16]	@ (8000c8c <readRegister16+0x34>)
 8000c7c:	f003 f988 	bl	8003f90 <HAL_I2C_Mem_Read>
    return result;
 8000c80:	89fb      	ldrh	r3, [r7, #14]
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000540 	.word	0x20000540

08000c90 <setThresholds>:

void setThresholds(uint8_t touch, uint8_t release) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	460a      	mov	r2, r1
 8000c9a:	71fb      	strb	r3, [r7, #7]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	71bb      	strb	r3, [r7, #6]
  // set all thresholds (the same)
  for (uint8_t i = 0; i < 12; i++) {
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	73fb      	strb	r3, [r7, #15]
 8000ca4:	e016      	b.n	8000cd4 <setThresholds+0x44>
    writeRegister(MPR121_TOUCHTH_0 + 2 * i, touch);
 8000ca6:	7bfb      	ldrb	r3, [r7, #15]
 8000ca8:	005b      	lsls	r3, r3, #1
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	3341      	adds	r3, #65	@ 0x41
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	79fa      	ldrb	r2, [r7, #7]
 8000cb2:	4611      	mov	r1, r2
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff ff97 	bl	8000be8 <writeRegister>
    writeRegister(MPR121_RELEASETH_0 + 2 * i, release);
 8000cba:	7bfb      	ldrb	r3, [r7, #15]
 8000cbc:	3321      	adds	r3, #33	@ 0x21
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	79ba      	ldrb	r2, [r7, #6]
 8000cc6:	4611      	mov	r1, r2
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff ff8d 	bl	8000be8 <writeRegister>
  for (uint8_t i = 0; i < 12; i++) {
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	73fb      	strb	r3, [r7, #15]
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	2b0b      	cmp	r3, #11
 8000cd8:	d9e5      	bls.n	8000ca6 <setThresholds+0x16>
  }
}
 8000cda:	bf00      	nop
 8000cdc:	bf00      	nop
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <touched>:
  if (t > 12)
    return 0;
  return readRegister16(MPR121_FILTDATA_0L + t * 2);
}

uint16_t touched(void) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
  uint16_t t = readRegister16(MPR121_TOUCHSTATUS_L);
 8000cea:	2000      	movs	r0, #0
 8000cec:	f7ff ffb4 	bl	8000c58 <readRegister16>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	80fb      	strh	r3, [r7, #6]
  return t & 0x0FFF;
 8000cf4:	88fb      	ldrh	r3, [r7, #6]
 8000cf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cfa:	b29b      	uxth	r3, r3
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <BMP180_Init>:

/**
 * @brief Initializes the BMP180 temperature/pressure sensor.
 * @param hi2c User I2C handle pointer.
 */
void BMP180_Init(I2C_HandleTypeDef *hi2c) {
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	_bmp180_ui2c = hi2c;
 8000d0c:	4a03      	ldr	r2, [pc, #12]	@ (8000d1c <BMP180_Init+0x18>)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6013      	str	r3, [r2, #0]
}
 8000d12:	bf00      	nop
 8000d14:	370c      	adds	r7, #12
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bc80      	pop	{r7}
 8000d1a:	4770      	bx	lr
 8000d1c:	20000270 	.word	0x20000270

08000d20 <BMP180_SetOversampling>:
/**
 * @param oss Enum, oversampling setting.
 * @note Available resolutions: BMP180_LOW, BMP180_STANDARD, BMP180_HIGH, BMP180_ULTRA.
 * @note Refer to section 3.3.1 of datasheet.
 */
void BMP180_SetOversampling(BMP180_OSS oss) {
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
	_bmp180_oss = oss;
 8000d2a:	4a04      	ldr	r2, [pc, #16]	@ (8000d3c <BMP180_SetOversampling+0x1c>)
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	7013      	strb	r3, [r2, #0]
}
 8000d30:	bf00      	nop
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bc80      	pop	{r7}
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	2000028a 	.word	0x2000028a

08000d40 <BMP180_UpdateCalibrationData>:

/**
 * @brief Updates calibration data.
 * @note Must be called once before main loop.
 */
void BMP180_UpdateCalibrationData(void) {
 8000d40:	b598      	push	{r3, r4, r7, lr}
 8000d42:	af00      	add	r7, sp, #0
	_bmp180_eeprom.BMP180_AC1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC1]);
 8000d44:	23aa      	movs	r3, #170	@ 0xaa
 8000d46:	4618      	mov	r0, r3
 8000d48:	f000 f8dc 	bl	8000f04 <BMP180_ReadReg>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	021b      	lsls	r3, r3, #8
 8000d50:	b21c      	sxth	r4, r3
 8000d52:	23ab      	movs	r3, #171	@ 0xab
 8000d54:	4618      	mov	r0, r3
 8000d56:	f000 f8d5 	bl	8000f04 <BMP180_ReadReg>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	b21b      	sxth	r3, r3
 8000d5e:	4323      	orrs	r3, r4
 8000d60:	b21a      	sxth	r2, r3
 8000d62:	4b58      	ldr	r3, [pc, #352]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000d64:	801a      	strh	r2, [r3, #0]
	_bmp180_eeprom.BMP180_AC2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC2]);
 8000d66:	23ac      	movs	r3, #172	@ 0xac
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f000 f8cb 	bl	8000f04 <BMP180_ReadReg>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	021b      	lsls	r3, r3, #8
 8000d72:	b21c      	sxth	r4, r3
 8000d74:	23ad      	movs	r3, #173	@ 0xad
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f8c4 	bl	8000f04 <BMP180_ReadReg>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	b21b      	sxth	r3, r3
 8000d80:	4323      	orrs	r3, r4
 8000d82:	b21a      	sxth	r2, r3
 8000d84:	4b4f      	ldr	r3, [pc, #316]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000d86:	805a      	strh	r2, [r3, #2]
	_bmp180_eeprom.BMP180_AC3 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC3]);
 8000d88:	23ae      	movs	r3, #174	@ 0xae
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 f8ba 	bl	8000f04 <BMP180_ReadReg>
 8000d90:	4603      	mov	r3, r0
 8000d92:	021b      	lsls	r3, r3, #8
 8000d94:	b21c      	sxth	r4, r3
 8000d96:	23af      	movs	r3, #175	@ 0xaf
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 f8b3 	bl	8000f04 <BMP180_ReadReg>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	b21b      	sxth	r3, r3
 8000da2:	4323      	orrs	r3, r4
 8000da4:	b21a      	sxth	r2, r3
 8000da6:	4b47      	ldr	r3, [pc, #284]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000da8:	809a      	strh	r2, [r3, #4]
	_bmp180_eeprom.BMP180_AC4 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC4]);
 8000daa:	23b0      	movs	r3, #176	@ 0xb0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f000 f8a9 	bl	8000f04 <BMP180_ReadReg>
 8000db2:	4603      	mov	r3, r0
 8000db4:	021b      	lsls	r3, r3, #8
 8000db6:	b21c      	sxth	r4, r3
 8000db8:	23b1      	movs	r3, #177	@ 0xb1
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 f8a2 	bl	8000f04 <BMP180_ReadReg>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	4323      	orrs	r3, r4
 8000dc6:	b21b      	sxth	r3, r3
 8000dc8:	b29a      	uxth	r2, r3
 8000dca:	4b3e      	ldr	r3, [pc, #248]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000dcc:	80da      	strh	r2, [r3, #6]
	_bmp180_eeprom.BMP180_AC5 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC5]);
 8000dce:	23b2      	movs	r3, #178	@ 0xb2
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f000 f897 	bl	8000f04 <BMP180_ReadReg>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	021b      	lsls	r3, r3, #8
 8000dda:	b21c      	sxth	r4, r3
 8000ddc:	23b3      	movs	r3, #179	@ 0xb3
 8000dde:	4618      	mov	r0, r3
 8000de0:	f000 f890 	bl	8000f04 <BMP180_ReadReg>
 8000de4:	4603      	mov	r3, r0
 8000de6:	b21b      	sxth	r3, r3
 8000de8:	4323      	orrs	r3, r4
 8000dea:	b21b      	sxth	r3, r3
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	4b35      	ldr	r3, [pc, #212]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000df0:	811a      	strh	r2, [r3, #8]
	_bmp180_eeprom.BMP180_AC6 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC6]);
 8000df2:	23b4      	movs	r3, #180	@ 0xb4
 8000df4:	4618      	mov	r0, r3
 8000df6:	f000 f885 	bl	8000f04 <BMP180_ReadReg>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	021b      	lsls	r3, r3, #8
 8000dfe:	b21c      	sxth	r4, r3
 8000e00:	23b5      	movs	r3, #181	@ 0xb5
 8000e02:	4618      	mov	r0, r3
 8000e04:	f000 f87e 	bl	8000f04 <BMP180_ReadReg>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	b21b      	sxth	r3, r3
 8000e0c:	4323      	orrs	r3, r4
 8000e0e:	b21b      	sxth	r3, r3
 8000e10:	b29a      	uxth	r2, r3
 8000e12:	4b2c      	ldr	r3, [pc, #176]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000e14:	815a      	strh	r2, [r3, #10]
	_bmp180_eeprom.BMP180_B1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B1]);
 8000e16:	23b6      	movs	r3, #182	@ 0xb6
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 f873 	bl	8000f04 <BMP180_ReadReg>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	021b      	lsls	r3, r3, #8
 8000e22:	b21c      	sxth	r4, r3
 8000e24:	23b7      	movs	r3, #183	@ 0xb7
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f86c 	bl	8000f04 <BMP180_ReadReg>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	b21b      	sxth	r3, r3
 8000e30:	4323      	orrs	r3, r4
 8000e32:	b21a      	sxth	r2, r3
 8000e34:	4b23      	ldr	r3, [pc, #140]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000e36:	819a      	strh	r2, [r3, #12]
	_bmp180_eeprom.BMP180_B2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B2]);
 8000e38:	23b8      	movs	r3, #184	@ 0xb8
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 f862 	bl	8000f04 <BMP180_ReadReg>
 8000e40:	4603      	mov	r3, r0
 8000e42:	021b      	lsls	r3, r3, #8
 8000e44:	b21c      	sxth	r4, r3
 8000e46:	23b9      	movs	r3, #185	@ 0xb9
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f000 f85b 	bl	8000f04 <BMP180_ReadReg>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	4323      	orrs	r3, r4
 8000e54:	b21a      	sxth	r2, r3
 8000e56:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000e58:	81da      	strh	r2, [r3, #14]
	_bmp180_eeprom.BMP180_MB = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MB]);
 8000e5a:	23ba      	movs	r3, #186	@ 0xba
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f000 f851 	bl	8000f04 <BMP180_ReadReg>
 8000e62:	4603      	mov	r3, r0
 8000e64:	021b      	lsls	r3, r3, #8
 8000e66:	b21c      	sxth	r4, r3
 8000e68:	23bb      	movs	r3, #187	@ 0xbb
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 f84a 	bl	8000f04 <BMP180_ReadReg>
 8000e70:	4603      	mov	r3, r0
 8000e72:	b21b      	sxth	r3, r3
 8000e74:	4323      	orrs	r3, r4
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	4b12      	ldr	r3, [pc, #72]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000e7a:	821a      	strh	r2, [r3, #16]
	_bmp180_eeprom.BMP180_MC = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MC]);
 8000e7c:	23bc      	movs	r3, #188	@ 0xbc
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 f840 	bl	8000f04 <BMP180_ReadReg>
 8000e84:	4603      	mov	r3, r0
 8000e86:	021b      	lsls	r3, r3, #8
 8000e88:	b21c      	sxth	r4, r3
 8000e8a:	23bd      	movs	r3, #189	@ 0xbd
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 f839 	bl	8000f04 <BMP180_ReadReg>
 8000e92:	4603      	mov	r3, r0
 8000e94:	b21b      	sxth	r3, r3
 8000e96:	4323      	orrs	r3, r4
 8000e98:	b21a      	sxth	r2, r3
 8000e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000e9c:	825a      	strh	r2, [r3, #18]
	_bmp180_eeprom.BMP180_MD = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MD]);
 8000e9e:	23be      	movs	r3, #190	@ 0xbe
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f000 f82f 	bl	8000f04 <BMP180_ReadReg>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	b21c      	sxth	r4, r3
 8000eac:	23bf      	movs	r3, #191	@ 0xbf
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 f828 	bl	8000f04 <BMP180_ReadReg>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	b21b      	sxth	r3, r3
 8000eb8:	4323      	orrs	r3, r4
 8000eba:	b21a      	sxth	r2, r3
 8000ebc:	4b01      	ldr	r3, [pc, #4]	@ (8000ec4 <BMP180_UpdateCalibrationData+0x184>)
 8000ebe:	829a      	strh	r2, [r3, #20]
}
 8000ec0:	bf00      	nop
 8000ec2:	bd98      	pop	{r3, r4, r7, pc}
 8000ec4:	20000274 	.word	0x20000274

08000ec8 <BMP180_WriteReg>:
/**
 * @brief Writes to a specific register.
 * @param reg Address of register to write to.
 * @param cmd Byte to write.
 */
void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af02      	add	r7, sp, #8
 8000ece:	4603      	mov	r3, r0
 8000ed0:	460a      	mov	r2, r1
 8000ed2:	71fb      	strb	r3, [r7, #7]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	733b      	strb	r3, [r7, #12]
 8000edc:	79bb      	ldrb	r3, [r7, #6]
 8000ede:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, arr, 2, BMP180_I2C_TIMEOUT);
 8000ee0:	4b07      	ldr	r3, [pc, #28]	@ (8000f00 <BMP180_WriteReg+0x38>)
 8000ee2:	6818      	ldr	r0, [r3, #0]
 8000ee4:	f107 020c 	add.w	r2, r7, #12
 8000ee8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	2302      	movs	r3, #2
 8000ef0:	21ee      	movs	r1, #238	@ 0xee
 8000ef2:	f002 fbe9 	bl	80036c8 <HAL_I2C_Master_Transmit>
}
 8000ef6:	bf00      	nop
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000270 	.word	0x20000270

08000f04 <BMP180_ReadReg>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t BMP180_ReadReg(uint8_t reg) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af02      	add	r7, sp, #8
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 8000f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f44 <BMP180_ReadReg+0x40>)
 8000f10:	6818      	ldr	r0, [r3, #0]
 8000f12:	1dfa      	adds	r2, r7, #7
 8000f14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	21ee      	movs	r1, #238	@ 0xee
 8000f1e:	f002 fbd3 	bl	80036c8 <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 8000f22:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <BMP180_ReadReg+0x40>)
 8000f24:	6818      	ldr	r0, [r3, #0]
 8000f26:	f107 020f 	add.w	r2, r7, #15
 8000f2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f2e:	9300      	str	r3, [sp, #0]
 8000f30:	2301      	movs	r3, #1
 8000f32:	21ee      	movs	r1, #238	@ 0xee
 8000f34:	f002 fcc6 	bl	80038c4 <HAL_I2C_Master_Receive>
	return result;
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000270 	.word	0x20000270

08000f48 <BMP180_GetRawTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in 0.1 (1/10) degrees Celsius.
 */
int32_t BMP180_GetRawTemperature(void) {
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 8000f4e:	232e      	movs	r3, #46	@ 0x2e
 8000f50:	4619      	mov	r1, r3
 8000f52:	20f4      	movs	r0, #244	@ 0xf4
 8000f54:	f7ff ffb8 	bl	8000ec8 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 8000f58:	2305      	movs	r3, #5
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 ff9e 	bl	8002e9c <HAL_Delay>
	int32_t ut = (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 8000f60:	20f6      	movs	r0, #246	@ 0xf6
 8000f62:	f7ff ffcf 	bl	8000f04 <BMP180_ReadReg>
 8000f66:	4603      	mov	r3, r0
 8000f68:	021c      	lsls	r4, r3, #8
 8000f6a:	20f7      	movs	r0, #247	@ 0xf7
 8000f6c:	f7ff ffca 	bl	8000f04 <BMP180_ReadReg>
 8000f70:	4603      	mov	r3, r0
 8000f72:	4323      	orrs	r3, r4
 8000f74:	60fb      	str	r3, [r7, #12]
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 8000f76:	4b15      	ldr	r3, [pc, #84]	@ (8000fcc <BMP180_GetRawTemperature+0x84>)
 8000f78:	895b      	ldrh	r3, [r3, #10]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	1a9b      	subs	r3, r3, r2
 8000f80:	4a12      	ldr	r2, [pc, #72]	@ (8000fcc <BMP180_GetRawTemperature+0x84>)
 8000f82:	8912      	ldrh	r2, [r2, #8]
 8000f84:	fb02 f303 	mul.w	r3, r2, r3
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	da02      	bge.n	8000f92 <BMP180_GetRawTemperature+0x4a>
 8000f8c:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8000f90:	337f      	adds	r3, #127	@ 0x7f
 8000f92:	13db      	asrs	r3, r3, #15
 8000f94:	60bb      	str	r3, [r7, #8]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 8000f96:	4b0d      	ldr	r3, [pc, #52]	@ (8000fcc <BMP180_GetRawTemperature+0x84>)
 8000f98:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000f9c:	02da      	lsls	r2, r3, #11
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000fcc <BMP180_GetRawTemperature+0x84>)
 8000fa0:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	440b      	add	r3, r1
 8000faa:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fae:	607b      	str	r3, [r7, #4]
	int32_t b5 = x1 + x2;
 8000fb0:	68ba      	ldr	r2, [r7, #8]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	603b      	str	r3, [r7, #0]
	return (b5 + 8) / (1 << 4);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	3308      	adds	r3, #8
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	da00      	bge.n	8000fc2 <BMP180_GetRawTemperature+0x7a>
 8000fc0:	330f      	adds	r3, #15
 8000fc2:	111b      	asrs	r3, r3, #4
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd90      	pop	{r4, r7, pc}
 8000fcc:	20000274 	.word	0x20000274

08000fd0 <BMP180_GetTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in degrees Celsius.
 */
float BMP180_GetTemperature(void) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
	int32_t temp = BMP180_GetRawTemperature();
 8000fd6:	f7ff ffb7 	bl	8000f48 <BMP180_GetRawTemperature>
 8000fda:	6078      	str	r0, [r7, #4]
	return temp / 10.0;
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff fa11 	bl	8000404 <__aeabi_i2d>
 8000fe2:	f04f 0200 	mov.w	r2, #0
 8000fe6:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <BMP180_GetTemperature+0x34>)
 8000fe8:	f7ff fba0 	bl	800072c <__aeabi_ddiv>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f7ff fd48 	bl	8000a88 <__aeabi_d2f>
 8000ff8:	4603      	mov	r3, r0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40240000 	.word	0x40240000

08001008 <BMP180_GetPressure>:

/**
 * @brief Measures and calculates pressure.
 * @return Pressure in Pascal(Pa).
 */
int32_t BMP180_GetPressure(void) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b08c      	sub	sp, #48	@ 0x30
 800100c:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 800100e:	232e      	movs	r3, #46	@ 0x2e
 8001010:	4619      	mov	r1, r3
 8001012:	20f4      	movs	r0, #244	@ 0xf4
 8001014:	f7ff ff58 	bl	8000ec8 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 8001018:	2305      	movs	r3, #5
 800101a:	4618      	mov	r0, r3
 800101c:	f001 ff3e 	bl	8002e9c <HAL_Delay>
	int32_t ut = BMP180_GetUT();
 8001020:	f000 f902 	bl	8001228 <BMP180_GetUT>
 8001024:	62b8      	str	r0, [r7, #40]	@ 0x28
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_PRES[_bmp180_oss]);
 8001026:	4b7b      	ldr	r3, [pc, #492]	@ (8001214 <BMP180_GetPressure+0x20c>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	4b7a      	ldr	r3, [pc, #488]	@ (8001218 <BMP180_GetPressure+0x210>)
 800102e:	5c9b      	ldrb	r3, [r3, r2]
 8001030:	4619      	mov	r1, r3
 8001032:	20f4      	movs	r0, #244	@ 0xf4
 8001034:	f7ff ff48 	bl	8000ec8 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_PRES[_bmp180_oss]);
 8001038:	4b76      	ldr	r3, [pc, #472]	@ (8001214 <BMP180_GetPressure+0x20c>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	461a      	mov	r2, r3
 800103e:	4b77      	ldr	r3, [pc, #476]	@ (800121c <BMP180_GetPressure+0x214>)
 8001040:	5c9b      	ldrb	r3, [r3, r2]
 8001042:	4618      	mov	r0, r3
 8001044:	f001 ff2a 	bl	8002e9c <HAL_Delay>
	int32_t up = BMP180_GetUP();
 8001048:	f000 f8fc 	bl	8001244 <BMP180_GetUP>
 800104c:	6278      	str	r0, [r7, #36]	@ 0x24
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 800104e:	4b74      	ldr	r3, [pc, #464]	@ (8001220 <BMP180_GetPressure+0x218>)
 8001050:	895b      	ldrh	r3, [r3, #10]
 8001052:	461a      	mov	r2, r3
 8001054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001056:	1a9b      	subs	r3, r3, r2
 8001058:	4a71      	ldr	r2, [pc, #452]	@ (8001220 <BMP180_GetPressure+0x218>)
 800105a:	8912      	ldrh	r2, [r2, #8]
 800105c:	fb02 f303 	mul.w	r3, r2, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	da02      	bge.n	800106a <BMP180_GetPressure+0x62>
 8001064:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8001068:	337f      	adds	r3, #127	@ 0x7f
 800106a:	13db      	asrs	r3, r3, #15
 800106c:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 800106e:	4b6c      	ldr	r3, [pc, #432]	@ (8001220 <BMP180_GetPressure+0x218>)
 8001070:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001074:	02da      	lsls	r2, r3, #11
 8001076:	4b6a      	ldr	r3, [pc, #424]	@ (8001220 <BMP180_GetPressure+0x218>)
 8001078:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800107c:	4619      	mov	r1, r3
 800107e:	6a3b      	ldr	r3, [r7, #32]
 8001080:	440b      	add	r3, r1
 8001082:	fb92 f3f3 	sdiv	r3, r2, r3
 8001086:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 8001088:	6a3a      	ldr	r2, [r7, #32]
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	4413      	add	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	f5a3 637a 	sub.w	r3, r3, #4000	@ 0xfa0
 8001096:	617b      	str	r3, [r7, #20]
	x1 = (_bmp180_eeprom.BMP180_B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 8001098:	4b61      	ldr	r3, [pc, #388]	@ (8001220 <BMP180_GetPressure+0x218>)
 800109a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800109e:	461a      	mov	r2, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	fb03 f303 	mul.w	r3, r3, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	da01      	bge.n	80010ae <BMP180_GetPressure+0xa6>
 80010aa:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80010ae:	131b      	asrs	r3, r3, #12
 80010b0:	fb02 f303 	mul.w	r3, r2, r3
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	da01      	bge.n	80010bc <BMP180_GetPressure+0xb4>
 80010b8:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80010bc:	12db      	asrs	r3, r3, #11
 80010be:	623b      	str	r3, [r7, #32]
	x2 = _bmp180_eeprom.BMP180_AC2 * b6 / (1 << 11);
 80010c0:	4b57      	ldr	r3, [pc, #348]	@ (8001220 <BMP180_GetPressure+0x218>)
 80010c2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010c6:	461a      	mov	r2, r3
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	fb02 f303 	mul.w	r3, r2, r3
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	da01      	bge.n	80010d6 <BMP180_GetPressure+0xce>
 80010d2:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80010d6:	12db      	asrs	r3, r3, #11
 80010d8:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 80010da:	6a3a      	ldr	r2, [r7, #32]
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	4413      	add	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_bmp180_eeprom.BMP180_AC1 * 4 + x3) << _bmp180_oss) + 2) / 4;
 80010e2:	4b4f      	ldr	r3, [pc, #316]	@ (8001220 <BMP180_GetPressure+0x218>)
 80010e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010e8:	009a      	lsls	r2, r3, #2
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	4413      	add	r3, r2
 80010ee:	4a49      	ldr	r2, [pc, #292]	@ (8001214 <BMP180_GetPressure+0x20c>)
 80010f0:	7812      	ldrb	r2, [r2, #0]
 80010f2:	4093      	lsls	r3, r2
 80010f4:	3302      	adds	r3, #2
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	da00      	bge.n	80010fc <BMP180_GetPressure+0xf4>
 80010fa:	3303      	adds	r3, #3
 80010fc:	109b      	asrs	r3, r3, #2
 80010fe:	60fb      	str	r3, [r7, #12]
	x1 = _bmp180_eeprom.BMP180_AC3 * b6 / (1 << 13);
 8001100:	4b47      	ldr	r3, [pc, #284]	@ (8001220 <BMP180_GetPressure+0x218>)
 8001102:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001106:	461a      	mov	r2, r3
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	fb02 f303 	mul.w	r3, r2, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	da02      	bge.n	8001118 <BMP180_GetPressure+0x110>
 8001112:	f503 53ff 	add.w	r3, r3, #8160	@ 0x1fe0
 8001116:	331f      	adds	r3, #31
 8001118:	135b      	asrs	r3, r3, #13
 800111a:	623b      	str	r3, [r7, #32]
	x2 = (_bmp180_eeprom.BMP180_B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 800111c:	4b40      	ldr	r3, [pc, #256]	@ (8001220 <BMP180_GetPressure+0x218>)
 800111e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001122:	461a      	mov	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	fb03 f303 	mul.w	r3, r3, r3
 800112a:	2b00      	cmp	r3, #0
 800112c:	da01      	bge.n	8001132 <BMP180_GetPressure+0x12a>
 800112e:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001132:	131b      	asrs	r3, r3, #12
 8001134:	fb02 f303 	mul.w	r3, r2, r3
 8001138:	2b00      	cmp	r3, #0
 800113a:	da02      	bge.n	8001142 <BMP180_GetPressure+0x13a>
 800113c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001140:	33ff      	adds	r3, #255	@ 0xff
 8001142:	141b      	asrs	r3, r3, #16
 8001144:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 8001146:	6a3a      	ldr	r2, [r7, #32]
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	4413      	add	r3, r2
 800114c:	3302      	adds	r3, #2
 800114e:	2b00      	cmp	r3, #0
 8001150:	da00      	bge.n	8001154 <BMP180_GetPressure+0x14c>
 8001152:	3303      	adds	r3, #3
 8001154:	109b      	asrs	r3, r3, #2
 8001156:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _bmp180_eeprom.BMP180_AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 8001158:	4b31      	ldr	r3, [pc, #196]	@ (8001220 <BMP180_GetPressure+0x218>)
 800115a:	88db      	ldrh	r3, [r3, #6]
 800115c:	461a      	mov	r2, r3
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8001164:	fb02 f303 	mul.w	r3, r2, r3
 8001168:	0bdb      	lsrs	r3, r3, #15
 800116a:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) up - b3) * (50000 >> _bmp180_oss);
 800116c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	4a28      	ldr	r2, [pc, #160]	@ (8001214 <BMP180_GetPressure+0x20c>)
 8001174:	7812      	ldrb	r2, [r2, #0]
 8001176:	4611      	mov	r1, r2
 8001178:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800117c:	410a      	asrs	r2, r1
 800117e:	fb02 f303 	mul.w	r3, r2, r3
 8001182:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2b00      	cmp	r3, #0
 8001188:	db06      	blt.n	8001198 <BMP180_GetPressure+0x190>
		p = (b7 * 2) / b4;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	005a      	lsls	r2, r3, #1
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	fbb2 f3f3 	udiv	r3, r2, r3
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001196:	e005      	b.n	80011a4 <BMP180_GetPressure+0x19c>
	else
		p = (b7 / b4) * 2;
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 80011a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	da00      	bge.n	80011ac <BMP180_GetPressure+0x1a4>
 80011aa:	33ff      	adds	r3, #255	@ 0xff
 80011ac:	121b      	asrs	r3, r3, #8
 80011ae:	461a      	mov	r2, r3
 80011b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	da00      	bge.n	80011b8 <BMP180_GetPressure+0x1b0>
 80011b6:	33ff      	adds	r3, #255	@ 0xff
 80011b8:	121b      	asrs	r3, r3, #8
 80011ba:	fb02 f303 	mul.w	r3, r2, r3
 80011be:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 80011c0:	6a3b      	ldr	r3, [r7, #32]
 80011c2:	f640 32de 	movw	r2, #3038	@ 0xbde
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	da02      	bge.n	80011d4 <BMP180_GetPressure+0x1cc>
 80011ce:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80011d2:	33ff      	adds	r3, #255	@ 0xff
 80011d4:	141b      	asrs	r3, r3, #16
 80011d6:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 80011d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011da:	4a12      	ldr	r2, [pc, #72]	@ (8001224 <BMP180_GetPressure+0x21c>)
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	da02      	bge.n	80011ea <BMP180_GetPressure+0x1e2>
 80011e4:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80011e8:	33ff      	adds	r3, #255	@ 0xff
 80011ea:	141b      	asrs	r3, r3, #16
 80011ec:	61fb      	str	r3, [r7, #28]
	p = p + (x1 + x2 + 3791) / (1 << 4);
 80011ee:	6a3a      	ldr	r2, [r7, #32]
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	4413      	add	r3, r2
 80011f4:	f603 63cf 	addw	r3, r3, #3791	@ 0xecf
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	da00      	bge.n	80011fe <BMP180_GetPressure+0x1f6>
 80011fc:	330f      	adds	r3, #15
 80011fe:	111b      	asrs	r3, r3, #4
 8001200:	461a      	mov	r2, r3
 8001202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001204:	4413      	add	r3, r2
 8001206:	62fb      	str	r3, [r7, #44]	@ 0x2c
	return p;
 8001208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800120a:	4618      	mov	r0, r3
 800120c:	3730      	adds	r7, #48	@ 0x30
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	2000028a 	.word	0x2000028a
 8001218:	0800be30 	.word	0x0800be30
 800121c:	0800be34 	.word	0x0800be34
 8001220:	20000274 	.word	0x20000274
 8001224:	ffffe343 	.word	0xffffe343

08001228 <BMP180_GetUT>:

int32_t BMP180_GetUT(void){
 8001228:	b598      	push	{r3, r4, r7, lr}
 800122a:	af00      	add	r7, sp, #0
	return (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 800122c:	20f6      	movs	r0, #246	@ 0xf6
 800122e:	f7ff fe69 	bl	8000f04 <BMP180_ReadReg>
 8001232:	4603      	mov	r3, r0
 8001234:	021c      	lsls	r4, r3, #8
 8001236:	20f7      	movs	r0, #247	@ 0xf7
 8001238:	f7ff fe64 	bl	8000f04 <BMP180_ReadReg>
 800123c:	4603      	mov	r3, r0
 800123e:	4323      	orrs	r3, r4
}
 8001240:	4618      	mov	r0, r3
 8001242:	bd98      	pop	{r3, r4, r7, pc}

08001244 <BMP180_GetUP>:

int32_t BMP180_GetUP(void){
 8001244:	b598      	push	{r3, r4, r7, lr}
 8001246:	af00      	add	r7, sp, #0
	return ((BMP180_ReadReg(BMP180_MSB_REG) << 16) | (BMP180_ReadReg(BMP180_LSB_REG) << 8) | BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
 8001248:	20f6      	movs	r0, #246	@ 0xf6
 800124a:	f7ff fe5b 	bl	8000f04 <BMP180_ReadReg>
 800124e:	4603      	mov	r3, r0
 8001250:	041c      	lsls	r4, r3, #16
 8001252:	20f7      	movs	r0, #247	@ 0xf7
 8001254:	f7ff fe56 	bl	8000f04 <BMP180_ReadReg>
 8001258:	4603      	mov	r3, r0
 800125a:	021b      	lsls	r3, r3, #8
 800125c:	431c      	orrs	r4, r3
 800125e:	20f8      	movs	r0, #248	@ 0xf8
 8001260:	f7ff fe50 	bl	8000f04 <BMP180_ReadReg>
 8001264:	4603      	mov	r3, r0
 8001266:	ea44 0203 	orr.w	r2, r4, r3
 800126a:	4b04      	ldr	r3, [pc, #16]	@ (800127c <BMP180_GetUP+0x38>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	f1c3 0308 	rsb	r3, r3, #8
 8001272:	fa42 f303 	asr.w	r3, r2, r3
}
 8001276:	4618      	mov	r0, r3
 8001278:	bd98      	pop	{r3, r4, r7, pc}
 800127a:	bf00      	nop
 800127c:	2000028a 	.word	0x2000028a

08001280 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0

}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr

0800128c <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
return 0;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr
	...

0800129c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	4a06      	ldr	r2, [pc, #24]	@ (80012c4 <vApplicationGetIdleTaskMemory+0x28>)
 80012ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	4a05      	ldr	r2, [pc, #20]	@ (80012c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80012b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2280      	movs	r2, #128	@ 0x80
 80012b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr
 80012c4:	2000028c 	.word	0x2000028c
 80012c8:	20000338 	.word	0x20000338

080012cc <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80012d6:	4a38      	ldr	r2, [pc, #224]	@ (80013b8 <HD44780_Init+0xec>)
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 80012dc:	4b37      	ldr	r3, [pc, #220]	@ (80013bc <HD44780_Init+0xf0>)
 80012de:	2208      	movs	r2, #8
 80012e0:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80012e2:	4b37      	ldr	r3, [pc, #220]	@ (80013c0 <HD44780_Init+0xf4>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80012e8:	4b33      	ldr	r3, [pc, #204]	@ (80013b8 <HD44780_Init+0xec>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d907      	bls.n	8001300 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 80012f0:	4b33      	ldr	r3, [pc, #204]	@ (80013c0 <HD44780_Init+0xf4>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	f043 0308 	orr.w	r3, r3, #8
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	4b31      	ldr	r3, [pc, #196]	@ (80013c0 <HD44780_Init+0xf4>)
 80012fc:	701a      	strb	r2, [r3, #0]
 80012fe:	e006      	b.n	800130e <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001300:	4b2f      	ldr	r3, [pc, #188]	@ (80013c0 <HD44780_Init+0xf4>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4b2d      	ldr	r3, [pc, #180]	@ (80013c0 <HD44780_Init+0xf4>)
 800130c:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800130e:	f000 f985 	bl	800161c <DelayInit>
  HAL_Delay(50);
 8001312:	2032      	movs	r0, #50	@ 0x32
 8001314:	f001 fdc2 	bl	8002e9c <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001318:	4b28      	ldr	r3, [pc, #160]	@ (80013bc <HD44780_Init+0xf0>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f000 f943 	bl	80015a8 <ExpanderWrite>
  HAL_Delay(1000);
 8001322:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001326:	f001 fdb9 	bl	8002e9c <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800132a:	2030      	movs	r0, #48	@ 0x30
 800132c:	f000 f92b 	bl	8001586 <Write4Bits>
  DelayUS(4500);
 8001330:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001334:	f000 f99a 	bl	800166c <DelayUS>

  Write4Bits(0x03 << 4);
 8001338:	2030      	movs	r0, #48	@ 0x30
 800133a:	f000 f924 	bl	8001586 <Write4Bits>
  DelayUS(4500);
 800133e:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001342:	f000 f993 	bl	800166c <DelayUS>

  Write4Bits(0x03 << 4);
 8001346:	2030      	movs	r0, #48	@ 0x30
 8001348:	f000 f91d 	bl	8001586 <Write4Bits>
  DelayUS(4500);
 800134c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001350:	f000 f98c 	bl	800166c <DelayUS>

  Write4Bits(0x02 << 4);
 8001354:	2020      	movs	r0, #32
 8001356:	f000 f916 	bl	8001586 <Write4Bits>
  DelayUS(100);
 800135a:	2064      	movs	r0, #100	@ 0x64
 800135c:	f000 f986 	bl	800166c <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001360:	4b17      	ldr	r3, [pc, #92]	@ (80013c0 <HD44780_Init+0xf4>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	f043 0320 	orr.w	r3, r3, #32
 8001368:	b2db      	uxtb	r3, r3
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f8ce 	bl	800150c <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001370:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <HD44780_Init+0xf8>)
 8001372:	2204      	movs	r2, #4
 8001374:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001376:	f000 f875 	bl	8001464 <HD44780_Display>
  HD44780_Clear();
 800137a:	f000 f82b 	bl	80013d4 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800137e:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <HD44780_Init+0xfc>)
 8001380:	2202      	movs	r2, #2
 8001382:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001384:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <HD44780_Init+0xfc>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	f043 0304 	orr.w	r3, r3, #4
 800138c:	b2db      	uxtb	r3, r3
 800138e:	4618      	mov	r0, r3
 8001390:	f000 f8bc 	bl	800150c <SendCommand>
  DelayUS(4500);
 8001394:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001398:	f000 f968 	bl	800166c <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 800139c:	490b      	ldr	r1, [pc, #44]	@ (80013cc <HD44780_Init+0x100>)
 800139e:	2000      	movs	r0, #0
 80013a0:	f000 f876 	bl	8001490 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80013a4:	490a      	ldr	r1, [pc, #40]	@ (80013d0 <HD44780_Init+0x104>)
 80013a6:	2001      	movs	r0, #1
 80013a8:	f000 f872 	bl	8001490 <HD44780_CreateSpecialChar>

  HD44780_Home();
 80013ac:	f000 f81d 	bl	80013ea <HD44780_Home>
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	2000053b 	.word	0x2000053b
 80013bc:	2000053c 	.word	0x2000053c
 80013c0:	20000538 	.word	0x20000538
 80013c4:	20000539 	.word	0x20000539
 80013c8:	2000053a 	.word	0x2000053a
 80013cc:	20000000 	.word	0x20000000
 80013d0:	20000008 	.word	0x20000008

080013d4 <HD44780_Clear>:

void HD44780_Clear()
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80013d8:	2001      	movs	r0, #1
 80013da:	f000 f897 	bl	800150c <SendCommand>
  DelayUS(2000);
 80013de:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013e2:	f000 f943 	bl	800166c <DelayUS>
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HD44780_Home>:

void HD44780_Home()
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80013ee:	2002      	movs	r0, #2
 80013f0:	f000 f88c 	bl	800150c <SendCommand>
  DelayUS(2000);
 80013f4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013f8:	f000 f938 	bl	800166c <DelayUS>
}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}

08001400 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	b087      	sub	sp, #28
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	460a      	mov	r2, r1
 800140a:	71fb      	strb	r3, [r7, #7]
 800140c:	4613      	mov	r3, r2
 800140e:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001410:	4b12      	ldr	r3, [pc, #72]	@ (800145c <HD44780_SetCursor+0x5c>)
 8001412:	f107 0408 	add.w	r4, r7, #8
 8001416:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001418:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 800141c:	4b10      	ldr	r3, [pc, #64]	@ (8001460 <HD44780_SetCursor+0x60>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	79ba      	ldrb	r2, [r7, #6]
 8001422:	429a      	cmp	r2, r3
 8001424:	d303      	bcc.n	800142e <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001426:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <HD44780_SetCursor+0x60>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	3b01      	subs	r3, #1
 800142c:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800142e:	79bb      	ldrb	r3, [r7, #6]
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	3318      	adds	r3, #24
 8001434:	443b      	add	r3, r7
 8001436:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800143a:	b2da      	uxtb	r2, r3
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	4413      	add	r3, r2
 8001440:	b2db      	uxtb	r3, r3
 8001442:	b25b      	sxtb	r3, r3
 8001444:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001448:	b25b      	sxtb	r3, r3
 800144a:	b2db      	uxtb	r3, r3
 800144c:	4618      	mov	r0, r3
 800144e:	f000 f85d 	bl	800150c <SendCommand>
}
 8001452:	bf00      	nop
 8001454:	371c      	adds	r7, #28
 8001456:	46bd      	mov	sp, r7
 8001458:	bd90      	pop	{r4, r7, pc}
 800145a:	bf00      	nop
 800145c:	0800bc40 	.word	0x0800bc40
 8001460:	2000053b 	.word	0x2000053b

08001464 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001468:	4b08      	ldr	r3, [pc, #32]	@ (800148c <HD44780_Display+0x28>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4b06      	ldr	r3, [pc, #24]	@ (800148c <HD44780_Display+0x28>)
 8001474:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001476:	4b05      	ldr	r3, [pc, #20]	@ (800148c <HD44780_Display+0x28>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	f043 0308 	orr.w	r3, r3, #8
 800147e:	b2db      	uxtb	r3, r3
 8001480:	4618      	mov	r0, r3
 8001482:	f000 f843 	bl	800150c <SendCommand>
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000539 	.word	0x20000539

08001490 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	b25b      	sxtb	r3, r3
 80014aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014ae:	b25b      	sxtb	r3, r3
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f82a 	bl	800150c <SendCommand>
  for (int i=0; i<8; i++)
 80014b8:	2300      	movs	r3, #0
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	e009      	b.n	80014d2 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	683a      	ldr	r2, [r7, #0]
 80014c2:	4413      	add	r3, r2
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f82e 	bl	8001528 <SendChar>
  for (int i=0; i<8; i++)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	3301      	adds	r3, #1
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2b07      	cmp	r3, #7
 80014d6:	ddf2      	ble.n	80014be <HD44780_CreateSpecialChar+0x2e>
  }
}
 80014d8:	bf00      	nop
 80014da:	bf00      	nop
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b082      	sub	sp, #8
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80014ea:	e006      	b.n	80014fa <HD44780_PrintStr+0x18>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	1c5a      	adds	r2, r3, #1
 80014f0:	607a      	str	r2, [r7, #4]
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f000 f817 	bl	8001528 <SendChar>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1f4      	bne.n	80014ec <HD44780_PrintStr+0xa>
}
 8001502:	bf00      	nop
 8001504:	bf00      	nop
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f812 	bl	8001544 <Send>
}
 8001520:	bf00      	nop
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	2101      	movs	r1, #1
 8001536:	4618      	mov	r0, r3
 8001538:	f000 f804 	bl	8001544 <Send>
}
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	460a      	mov	r2, r1
 800154e:	71fb      	strb	r3, [r7, #7]
 8001550:	4613      	mov	r3, r2
 8001552:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	f023 030f 	bic.w	r3, r3, #15
 800155a:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	011b      	lsls	r3, r3, #4
 8001560:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001562:	7bfa      	ldrb	r2, [r7, #15]
 8001564:	79bb      	ldrb	r3, [r7, #6]
 8001566:	4313      	orrs	r3, r2
 8001568:	b2db      	uxtb	r3, r3
 800156a:	4618      	mov	r0, r3
 800156c:	f000 f80b 	bl	8001586 <Write4Bits>
  Write4Bits((lownib)|mode);
 8001570:	7bba      	ldrb	r2, [r7, #14]
 8001572:	79bb      	ldrb	r3, [r7, #6]
 8001574:	4313      	orrs	r3, r2
 8001576:	b2db      	uxtb	r3, r3
 8001578:	4618      	mov	r0, r3
 800157a:	f000 f804 	bl	8001586 <Write4Bits>
}
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	4603      	mov	r3, r0
 800158e:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	4618      	mov	r0, r3
 8001594:	f000 f808 	bl	80015a8 <ExpanderWrite>
  PulseEnable(value);
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	4618      	mov	r0, r3
 800159c:	f000 f820 	bl	80015e0 <PulseEnable>
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af02      	add	r7, sp, #8
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80015b2:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <ExpanderWrite+0x30>)
 80015b4:	781a      	ldrb	r2, [r3, #0]
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80015be:	f107 020f 	add.w	r2, r7, #15
 80015c2:	230a      	movs	r3, #10
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2301      	movs	r3, #1
 80015c8:	214e      	movs	r1, #78	@ 0x4e
 80015ca:	4804      	ldr	r0, [pc, #16]	@ (80015dc <ExpanderWrite+0x34>)
 80015cc:	f002 f87c 	bl	80036c8 <HAL_I2C_Master_Transmit>
}
 80015d0:	bf00      	nop
 80015d2:	3710      	adds	r7, #16
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	2000053c 	.word	0x2000053c
 80015dc:	20000540 	.word	0x20000540

080015e0 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	f043 0304 	orr.w	r3, r3, #4
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff ffd8 	bl	80015a8 <ExpanderWrite>
  DelayUS(20);
 80015f8:	2014      	movs	r0, #20
 80015fa:	f000 f837 	bl	800166c <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	f023 0304 	bic.w	r3, r3, #4
 8001604:	b2db      	uxtb	r3, r3
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff ffce 	bl	80015a8 <ExpanderWrite>
  DelayUS(20);
 800160c:	2014      	movs	r0, #20
 800160e:	f000 f82d 	bl	800166c <DelayUS>
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
	...

0800161c <DelayInit>:

static void DelayInit(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001620:	4b10      	ldr	r3, [pc, #64]	@ (8001664 <DelayInit+0x48>)
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	4a0f      	ldr	r2, [pc, #60]	@ (8001664 <DelayInit+0x48>)
 8001626:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800162a:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 800162c:	4b0d      	ldr	r3, [pc, #52]	@ (8001664 <DelayInit+0x48>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	4a0c      	ldr	r2, [pc, #48]	@ (8001664 <DelayInit+0x48>)
 8001632:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001636:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001638:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <DelayInit+0x4c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <DelayInit+0x4c>)
 800163e:	f023 0301 	bic.w	r3, r3, #1
 8001642:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <DelayInit+0x4c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a07      	ldr	r2, [pc, #28]	@ (8001668 <DelayInit+0x4c>)
 800164a:	f043 0301 	orr.w	r3, r3, #1
 800164e:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001650:	4b05      	ldr	r3, [pc, #20]	@ (8001668 <DelayInit+0x4c>)
 8001652:	2200      	movs	r2, #0
 8001654:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001656:	bf00      	nop
  __ASM volatile ("NOP");
 8001658:	bf00      	nop
  __ASM volatile ("NOP");
 800165a:	bf00      	nop
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr
 8001664:	e000edf0 	.word	0xe000edf0
 8001668:	e0001000 	.word	0xe0001000

0800166c <DelayUS>:

static void DelayUS(uint32_t us) {
 800166c:	b480      	push	{r7}
 800166e:	b087      	sub	sp, #28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001674:	4b0d      	ldr	r3, [pc, #52]	@ (80016ac <DelayUS+0x40>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0d      	ldr	r2, [pc, #52]	@ (80016b0 <DelayUS+0x44>)
 800167a:	fba2 2303 	umull	r2, r3, r2, r3
 800167e:	0c9a      	lsrs	r2, r3, #18
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	fb02 f303 	mul.w	r3, r2, r3
 8001686:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001688:	4b0a      	ldr	r3, [pc, #40]	@ (80016b4 <DelayUS+0x48>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800168e:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <DelayUS+0x48>)
 8001690:	685a      	ldr	r2, [r3, #4]
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	429a      	cmp	r2, r3
 800169e:	d8f6      	bhi.n	800168e <DelayUS+0x22>
}
 80016a0:	bf00      	nop
 80016a2:	bf00      	nop
 80016a4:	371c      	adds	r7, #28
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr
 80016ac:	2000007c 	.word	0x2000007c
 80016b0:	431bde83 	.word	0x431bde83
 80016b4:	e0001000 	.word	0xe0001000

080016b8 <parse_data>:
    uint8_t Data[MAX_DATA_SIZE];  // Mng d liu (Data)
    uint16_t Crc;      // CRC
    uint16_t Stop;     // Stop (carriage return + newline)
    uint16_t Len;      // Chiu di d liu (Data length)
} DataStruct;
void parse_data(const char *input, DataStruct *data) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b088      	sub	sp, #32
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
    // Xc nhn k t Start
    char temp[10] = {0};
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	f107 0310 	add.w	r3, r7, #16
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	809a      	strh	r2, [r3, #4]
//    data->Start = input[0];  // Du ':'

    memset(data->Data,0,MAX_DATA_SIZE);
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	3303      	adds	r3, #3
 80016d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f008 f983 	bl	80099e6 <memset>
    strncpy(temp, input, 2);
 80016e0:	f107 030c 	add.w	r3, r7, #12
 80016e4:	2202      	movs	r2, #2
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f008 f984 	bl	80099f6 <strncpy>
    data->Start = (uint8_t)strtol(temp, NULL, 16);
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	2210      	movs	r2, #16
 80016f4:	2100      	movs	r1, #0
 80016f6:	4618      	mov	r0, r3
 80016f8:	f007 fbd0 	bl	8008e9c <strtol>
 80016fc:	4603      	mov	r3, r0
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	701a      	strb	r2, [r3, #0]

    // Chuyn i Addr
    strncpy(temp, input + 2, 2);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	1c99      	adds	r1, r3, #2
 8001708:	f107 030c 	add.w	r3, r7, #12
 800170c:	2202      	movs	r2, #2
 800170e:	4618      	mov	r0, r3
 8001710:	f008 f971 	bl	80099f6 <strncpy>
    data->Addr = (uint8_t)strtol(temp, NULL, 16);
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	2210      	movs	r2, #16
 800171a:	2100      	movs	r1, #0
 800171c:	4618      	mov	r0, r3
 800171e:	f007 fbbd 	bl	8008e9c <strtol>
 8001722:	4603      	mov	r3, r0
 8001724:	b2da      	uxtb	r2, r3
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	705a      	strb	r2, [r3, #1]

    // Chuyn i Code
    strncpy(temp, input + 4, 2);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	1d19      	adds	r1, r3, #4
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	2202      	movs	r2, #2
 8001734:	4618      	mov	r0, r3
 8001736:	f008 f95e 	bl	80099f6 <strncpy>
    data->Code = (uint8_t)strtol(temp, NULL, 16);
 800173a:	f107 030c 	add.w	r3, r7, #12
 800173e:	2210      	movs	r2, #16
 8001740:	2100      	movs	r1, #0
 8001742:	4618      	mov	r0, r3
 8001744:	f007 fbaa 	bl	8008e9c <strtol>
 8001748:	4603      	mov	r3, r0
 800174a:	b2da      	uxtb	r2, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	709a      	strb	r2, [r3, #2]

    // Tch phn Data
    size_t dataIndex = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	61fb      	str	r3, [r7, #28]
    size_t inputIndex = 6; // V tr bt u d liu (sau Addr v Code)
 8001754:	2306      	movs	r3, #6
 8001756:	61bb      	str	r3, [r7, #24]
    while (input[inputIndex] != '\r' && input[inputIndex] != '\n' && input[inputIndex] != '\0') {
 8001758:	e01b      	b.n	8001792 <parse_data+0xda>
        strncpy(temp, input + inputIndex, 2);
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	18d1      	adds	r1, r2, r3
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	2202      	movs	r2, #2
 8001766:	4618      	mov	r0, r3
 8001768:	f008 f945 	bl	80099f6 <strncpy>
        data->Data[dataIndex++] = (uint8_t)strtol(temp, NULL, 16);
 800176c:	f107 030c 	add.w	r3, r7, #12
 8001770:	2210      	movs	r2, #16
 8001772:	2100      	movs	r1, #0
 8001774:	4618      	mov	r0, r3
 8001776:	f007 fb91 	bl	8008e9c <strtol>
 800177a:	4601      	mov	r1, r0
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	1c5a      	adds	r2, r3, #1
 8001780:	61fa      	str	r2, [r7, #28]
 8001782:	b2c9      	uxtb	r1, r1
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	4413      	add	r3, r2
 8001788:	460a      	mov	r2, r1
 800178a:	70da      	strb	r2, [r3, #3]
        inputIndex += 2;
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	3302      	adds	r3, #2
 8001790:	61bb      	str	r3, [r7, #24]
    while (input[inputIndex] != '\r' && input[inputIndex] != '\n' && input[inputIndex] != '\0') {
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	4413      	add	r3, r2
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b0d      	cmp	r3, #13
 800179c:	d00b      	beq.n	80017b6 <parse_data+0xfe>
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	4413      	add	r3, r2
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b0a      	cmp	r3, #10
 80017a8:	d005      	beq.n	80017b6 <parse_data+0xfe>
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	4413      	add	r3, r2
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1d1      	bne.n	800175a <parse_data+0xa2>
    }
    data->Len = dataIndex - 4; // Lu chiu di ca Data
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	3b04      	subs	r3, #4
 80017bc:	b29a      	uxth	r2, r3
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108

    // Chuyn i CRC
    strncpy(temp, input + inputIndex - 8, 4);
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	3b08      	subs	r3, #8
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	18d1      	adds	r1, r2, r3
 80017cc:	f107 030c 	add.w	r3, r7, #12
 80017d0:	2204      	movs	r2, #4
 80017d2:	4618      	mov	r0, r3
 80017d4:	f008 f90f 	bl	80099f6 <strncpy>
    temp[4] = '\0';
 80017d8:	2300      	movs	r3, #0
 80017da:	743b      	strb	r3, [r7, #16]
    data->Crc = (uint16_t)strtol(temp, NULL, 16);
 80017dc:	f107 030c 	add.w	r3, r7, #12
 80017e0:	2210      	movs	r2, #16
 80017e2:	2100      	movs	r1, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f007 fb59 	bl	8008e9c <strtol>
 80017ea:	4603      	mov	r3, r0
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104

    // Chuyn i Stop
    data->Stop = ((uint16_t)input[inputIndex] << 8) | input[inputIndex + 1];
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	4413      	add	r3, r2
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	021b      	lsls	r3, r3, #8
 80017fe:	b21a      	sxth	r2, r3
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	3301      	adds	r3, #1
 8001804:	6879      	ldr	r1, [r7, #4]
 8001806:	440b      	add	r3, r1
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	b21b      	sxth	r3, r3
 800180c:	4313      	orrs	r3, r2
 800180e:	b21b      	sxth	r3, r3
 8001810:	b29a      	uxth	r2, r3
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
}
 8001818:	bf00      	nop
 800181a:	3720      	adds	r7, #32
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <calculate_crc>:

uint16_t calculate_crc(uint8_t *data, size_t length) {
 8001820:	b480      	push	{r7}
 8001822:	b087      	sub	sp, #28
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;  // Gi tr bt u CRC-16 (0xFFFF)
 800182a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800182e:	82fb      	strh	r3, [r7, #22]

    for (size_t i = 0; i < length; i++) {
 8001830:	2300      	movs	r3, #0
 8001832:	613b      	str	r3, [r7, #16]
 8001834:	e022      	b.n	800187c <calculate_crc+0x5c>
        crc ^= data[i];  // XOR byte hin ti vi CRC
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	4413      	add	r3, r2
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	8afb      	ldrh	r3, [r7, #22]
 8001842:	4053      	eors	r3, r2
 8001844:	82fb      	strh	r3, [r7, #22]
        for (uint8_t bit = 0; bit < 8; bit++) {  // Lp qua tng bit
 8001846:	2300      	movs	r3, #0
 8001848:	73fb      	strb	r3, [r7, #15]
 800184a:	e011      	b.n	8001870 <calculate_crc+0x50>
            if (crc & 0x0001) {  // Nu bit thp nht l 1
 800184c:	8afb      	ldrh	r3, [r7, #22]
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	2b00      	cmp	r3, #0
 8001854:	d006      	beq.n	8001864 <calculate_crc+0x44>
                crc = (crc >> 1) ^ 0xA001;  // Dch sang phi v XOR vi 0xA001
 8001856:	8afb      	ldrh	r3, [r7, #22]
 8001858:	085b      	lsrs	r3, r3, #1
 800185a:	b29a      	uxth	r2, r3
 800185c:	4b14      	ldr	r3, [pc, #80]	@ (80018b0 <calculate_crc+0x90>)
 800185e:	4053      	eors	r3, r2
 8001860:	82fb      	strh	r3, [r7, #22]
 8001862:	e002      	b.n	800186a <calculate_crc+0x4a>
            } else {
                crc >>= 1;  // Ch dch CRC sang phi nu bit thp nht l 0
 8001864:	8afb      	ldrh	r3, [r7, #22]
 8001866:	085b      	lsrs	r3, r3, #1
 8001868:	82fb      	strh	r3, [r7, #22]
        for (uint8_t bit = 0; bit < 8; bit++) {  // Lp qua tng bit
 800186a:	7bfb      	ldrb	r3, [r7, #15]
 800186c:	3301      	adds	r3, #1
 800186e:	73fb      	strb	r3, [r7, #15]
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	2b07      	cmp	r3, #7
 8001874:	d9ea      	bls.n	800184c <calculate_crc+0x2c>
    for (size_t i = 0; i < length; i++) {
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	3301      	adds	r3, #1
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d3d8      	bcc.n	8001836 <calculate_crc+0x16>
            }
        }
    }
    int16_t L = crc&0xFF;
 8001884:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001888:	b2db      	uxtb	r3, r3
 800188a:	81bb      	strh	r3, [r7, #12]
    int16_t H = (crc>>8)&0xFF;
 800188c:	8afb      	ldrh	r3, [r7, #22]
 800188e:	0a1b      	lsrs	r3, r3, #8
 8001890:	b29b      	uxth	r3, r3
 8001892:	817b      	strh	r3, [r7, #10]
    return (L<<8)|H;  // Tr v CRC tnh ton
 8001894:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001898:	021b      	lsls	r3, r3, #8
 800189a:	b21a      	sxth	r2, r3
 800189c:	897b      	ldrh	r3, [r7, #10]
 800189e:	4313      	orrs	r3, r2
 80018a0:	b21b      	sxth	r3, r3
 80018a2:	b29b      	uxth	r3, r3
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	371c      	adds	r7, #28
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	ffffa001 	.word	0xffffa001

080018b4 <check_crc>:

uint16_t check_crc(DataStruct *data) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b0c6      	sub	sp, #280	@ 0x118
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80018be:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80018c2:	6018      	str	r0, [r3, #0]
    // To mng cha d liu cn tnh CRC
    uint8_t temp_data[MAX_DATA_SIZE + 3];  // Start, Addr, Code, Data (ti a)

    // Sao chp cc thnh phn d liu vo mng tm
    size_t index = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    temp_data[index++] = data->Start;  // Start
 80018ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80018ce:	1c5a      	adds	r2, r3, #1
 80018d0:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 80018d4:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80018d8:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 80018dc:	6812      	ldr	r2, [r2, #0]
 80018de:	7811      	ldrb	r1, [r2, #0]
 80018e0:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80018e4:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80018e8:	54d1      	strb	r1, [r2, r3]
    temp_data[index++] = data->Addr;   // Addr
 80018ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80018ee:	1c5a      	adds	r2, r3, #1
 80018f0:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 80018f4:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80018f8:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 80018fc:	6812      	ldr	r2, [r2, #0]
 80018fe:	7851      	ldrb	r1, [r2, #1]
 8001900:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001904:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001908:	54d1      	strb	r1, [r2, r3]
    temp_data[index++] = data->Code;   // Code
 800190a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001914:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001918:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 800191c:	6812      	ldr	r2, [r2, #0]
 800191e:	7891      	ldrb	r1, [r2, #2]
 8001920:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001924:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001928:	54d1      	strb	r1, [r2, r3]

    // Sao chp d liu vo mng
    memcpy(&temp_data[index], data->Data, data->Len);
 800192a:	f107 020c 	add.w	r2, r7, #12
 800192e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001932:	18d0      	adds	r0, r2, r3
 8001934:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001938:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	1cd9      	adds	r1, r3, #3
 8001940:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001944:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 800194e:	461a      	mov	r2, r3
 8001950:	f008 f93f 	bl	8009bd2 <memcpy>

    // Tnh ton CRC cho d liu
    uint16_t calculated_crc = calculate_crc(temp_data, index + data->Len);
 8001954:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001958:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8001962:	461a      	mov	r2, r3
 8001964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001968:	441a      	add	r2, r3
 800196a:	f107 030c 	add.w	r3, r7, #12
 800196e:	4611      	mov	r1, r2
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff55 	bl	8001820 <calculate_crc>
 8001976:	4603      	mov	r3, r0
 8001978:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112

    // So snh CRC tnh ton vi CRC  cho
    if (calculated_crc == data->Crc) {
 800197c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001980:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 800198a:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 800198e:	429a      	cmp	r2, r3
 8001990:	d102      	bne.n	8001998 <check_crc+0xe4>
        return calculated_crc;  // CRC hp l
 8001992:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8001996:	e001      	b.n	800199c <check_crc+0xe8>
    } else {
        return calculated_crc;  // CRC khng hp l
 8001998:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
    }
}
 800199c:	4618      	mov	r0, r3
 800199e:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <data_struct_to_string>:
    output[len * 2] = '\0'; // Kt thc chui
    return len * 2;
}


void data_struct_to_string(DataStruct* data, char* output) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af02      	add	r7, sp, #8
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
    // Bt u chui vi k t Start
    sprintf(output, "%02X%02X%02X", data->Start, data->Addr, data->Code);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	461a      	mov	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	785b      	ldrb	r3, [r3, #1]
 80019bc:	4619      	mov	r1, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	789b      	ldrb	r3, [r3, #2]
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	460b      	mov	r3, r1
 80019c6:	491f      	ldr	r1, [pc, #124]	@ (8001a44 <data_struct_to_string+0x9c>)
 80019c8:	6838      	ldr	r0, [r7, #0]
 80019ca:	f007 ff8f 	bl	80098ec <siprintf>

    // Thm Addr v Code vo chui
//    sprintf(output + strlen(output), "");

    // Thm Data vo chui
    for (int i = 0; i < data->Len; i++) {
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	e011      	b.n	80019f8 <data_struct_to_string+0x50>
        sprintf(output + strlen(output), "%02X", data->Data[i]);
 80019d4:	6838      	ldr	r0, [r7, #0]
 80019d6:	f7fe fbbb 	bl	8000150 <strlen>
 80019da:	4602      	mov	r2, r0
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	1898      	adds	r0, r3, r2
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4413      	add	r3, r2
 80019e6:	3303      	adds	r3, #3
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	4916      	ldr	r1, [pc, #88]	@ (8001a48 <data_struct_to_string+0xa0>)
 80019ee:	f007 ff7d 	bl	80098ec <siprintf>
    for (int i = 0; i < data->Len; i++) {
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	3301      	adds	r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80019fe:	461a      	mov	r2, r3
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4293      	cmp	r3, r2
 8001a04:	dbe6      	blt.n	80019d4 <data_struct_to_string+0x2c>
    }

    // Thm CRC vo chui
    sprintf(output + strlen(output), "%04X", data->Crc);
 8001a06:	6838      	ldr	r0, [r7, #0]
 8001a08:	f7fe fba2 	bl	8000150 <strlen>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	1898      	adds	r0, r3, r2
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8001a18:	461a      	mov	r2, r3
 8001a1a:	490c      	ldr	r1, [pc, #48]	@ (8001a4c <data_struct_to_string+0xa4>)
 8001a1c:	f007 ff66 	bl	80098ec <siprintf>

    // Thm Stop (\r\n) vo chui
    sprintf(output + strlen(output), "%04X",data->Stop);
 8001a20:	6838      	ldr	r0, [r7, #0]
 8001a22:	f7fe fb95 	bl	8000150 <strlen>
 8001a26:	4602      	mov	r2, r0
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	1898      	adds	r0, r3, r2
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8001a32:	461a      	mov	r2, r3
 8001a34:	4905      	ldr	r1, [pc, #20]	@ (8001a4c <data_struct_to_string+0xa4>)
 8001a36:	f007 ff59 	bl	80098ec <siprintf>
}
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	0800bc58 	.word	0x0800bc58
 8001a48:	0800bc50 	.word	0x0800bc50
 8001a4c:	0800bc68 	.word	0x0800bc68

08001a50 <convert_to_char>:
    }

    return position;
}

char convert_to_char(uint16_t num) {
 8001a50:	b480      	push	{r7}
 8001a52:	b087      	sub	sp, #28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	80fb      	strh	r3, [r7, #6]
    unsigned int count = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
    int position = -1;
 8001a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a62:	613b      	str	r3, [r7, #16]

    // Kim tra tng bit trong s 12 bit
    for (int i = 0; i < 12; i++) {
 8001a64:	2300      	movs	r3, #0
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	e010      	b.n	8001a8c <convert_to_char+0x3c>
        if (num & ArrConv[i]) { // Nu bit ny l 1
 8001a6a:	4a11      	ldr	r2, [pc, #68]	@ (8001ab0 <convert_to_char+0x60>)
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	4013      	ands	r3, r2
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d004      	beq.n	8001a86 <convert_to_char+0x36>
            count++;
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	617b      	str	r3, [r7, #20]
            position = i;  // Lu li v tr ca bit
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < 12; i++) {
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2b0b      	cmp	r3, #11
 8001a90:	ddeb      	ble.n	8001a6a <convert_to_char+0x1a>
        }
    }

    // Nu c nhiu hn 1 bit bng 1, tr v '\0'
    if (count != 1) {
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d001      	beq.n	8001a9c <convert_to_char+0x4c>
        return '\0';
 8001a98:	2300      	movs	r3, #0
 8001a9a:	e003      	b.n	8001aa4 <convert_to_char+0x54>
    }

    // Nu ch c 1 bit 1, tr v k t tng ng
    return ArrChar[position];
 8001a9c:	4a05      	ldr	r2, [pc, #20]	@ (8001ab4 <convert_to_char+0x64>)
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	781b      	ldrb	r3, [r3, #0]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	371c      	adds	r7, #28
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	20000010 	.word	0x20000010
 8001ab4:	20000028 	.word	0x20000028

08001ab8 <gen_data_send_rs485>:

char* gen_data_send_rs485(uint8_t code, char data[])
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b0c6      	sub	sp, #280	@ 0x118
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4602      	mov	r2, r0
 8001ac0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001ac4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001ac8:	6019      	str	r1, [r3, #0]
 8001aca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001ace:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8001ad2:	701a      	strb	r2, [r3, #0]
	DataStruct result;
	memset((void*)&result,0,sizeof(result));
 8001ad4:	f107 030c 	add.w	r3, r7, #12
 8001ad8:	f44f 7285 	mov.w	r2, #266	@ 0x10a
 8001adc:	2100      	movs	r1, #0
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f007 ff81 	bl	80099e6 <memset>
	result.Start = 0x3A;
 8001ae4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001ae8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001aec:	223a      	movs	r2, #58	@ 0x3a
 8001aee:	701a      	strb	r2, [r3, #0]
	result.Addr = MY_ADDRESS;
 8001af0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001af4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001af8:	226f      	movs	r2, #111	@ 0x6f
 8001afa:	705a      	strb	r2, [r3, #1]
	result.Code = code;
 8001afc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b00:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b04:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001b08:	f2a2 1211 	subw	r2, r2, #273	@ 0x111
 8001b0c:	7812      	ldrb	r2, [r2, #0]
 8001b0e:	709a      	strb	r2, [r3, #2]
	result.Len = strlen(data);
 8001b10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b14:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b18:	6818      	ldr	r0, [r3, #0]
 8001b1a:	f7fe fb19 	bl	8000150 <strlen>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	b29a      	uxth	r2, r3
 8001b22:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b26:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b2a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
	memcpy((void*)result.Data, (void*)data, strlen(data)+1);
 8001b2e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b32:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	f7fe fb0a 	bl	8000150 <strlen>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	1c59      	adds	r1, r3, #1
 8001b40:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b44:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b48:	f107 020c 	add.w	r2, r7, #12
 8001b4c:	1cd0      	adds	r0, r2, #3
 8001b4e:	460a      	mov	r2, r1
 8001b50:	6819      	ldr	r1, [r3, #0]
 8001b52:	f008 f83e 	bl	8009bd2 <memcpy>
	result.Crc = check_crc(&result);
 8001b56:	f107 030c 	add.w	r3, r7, #12
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff feaa 	bl	80018b4 <check_crc>
 8001b60:	4603      	mov	r3, r0
 8001b62:	461a      	mov	r2, r3
 8001b64:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b68:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b6c:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
	result.Stop = 0x0D0A;
 8001b70:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b74:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b78:	f640 520a 	movw	r2, #3338	@ 0xd0a
 8001b7c:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
	data_struct_to_string(&result,data);
 8001b80:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b84:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b88:	f107 020c 	add.w	r2, r7, #12
 8001b8c:	6819      	ldr	r1, [r3, #0]
 8001b8e:	4610      	mov	r0, r2
 8001b90:	f7ff ff0a 	bl	80019a8 <data_struct_to_string>
	return data;
 8001b94:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b98:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b9c:	681b      	ldr	r3, [r3, #0]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <UserDelayUntil>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void UserDelayUntil(uint32_t *lastTick, uint32_t periodMs)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
    uint32_t currentTick = xTaskGetTickCount();  // Ly tick hin ti
 8001bb2:	f005 ffbf 	bl	8007b34 <xTaskGetTickCount>
 8001bb6:	60f8      	str	r0, [r7, #12]
    uint32_t nextTick = *lastTick + pdMS_TO_TICKS(periodMs);  // Tnh tick tip theo
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001bc2:	fb01 f303 	mul.w	r3, r1, r3
 8001bc6:	490c      	ldr	r1, [pc, #48]	@ (8001bf8 <UserDelayUntil+0x50>)
 8001bc8:	fba1 1303 	umull	r1, r3, r1, r3
 8001bcc:	099b      	lsrs	r3, r3, #6
 8001bce:	4413      	add	r3, r2
 8001bd0:	60bb      	str	r3, [r7, #8]
    if ((int32_t)(nextTick - currentTick) > 0)
 8001bd2:	68ba      	ldr	r2, [r7, #8]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	dd05      	ble.n	8001be8 <UserDelayUntil+0x40>
    {
        vTaskDelay(nextTick - currentTick);  // Delay nu cha ti thi gian tip theo
 8001bdc:	68ba      	ldr	r2, [r7, #8]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	4618      	mov	r0, r3
 8001be4:	f005 fe58 	bl	8007898 <vTaskDelay>
    }
    *lastTick = nextTick;  // Cp nht tick cho ln tip theo
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	601a      	str	r2, [r3, #0]
}
 8001bee:	bf00      	nop
 8001bf0:	3710      	adds	r7, #16
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	10624dd3 	.word	0x10624dd3

08001bfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bfc:	b5b0      	push	{r4, r5, r7, lr}
 8001bfe:	b0b4      	sub	sp, #208	@ 0xd0
 8001c00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c02:	f001 f919 	bl	8002e38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c06:	f000 f8e3 	bl	8001dd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c0a:	f000 f97f 	bl	8001f0c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001c0e:	f000 f925 	bl	8001e5c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001c12:	f000 f951 	bl	8001eb8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HD44780_Init(2);
 8001c16:	2002      	movs	r0, #2
 8001c18:	f7ff fb58 	bl	80012cc <HD44780_Init>
  MPR121_Init();
 8001c1c:	f7fe ff84 	bl	8000b28 <MPR121_Init>
  BMP180_Init(&hi2c1);
 8001c20:	4858      	ldr	r0, [pc, #352]	@ (8001d84 <main+0x188>)
 8001c22:	f7ff f86f 	bl	8000d04 <BMP180_Init>
  MPR121_Init();
 8001c26:	f7fe ff7f 	bl	8000b28 <MPR121_Init>
  BMP180_SetOversampling(BMP180_ULTRA);
 8001c2a:	2003      	movs	r0, #3
 8001c2c:	f7ff f878 	bl	8000d20 <BMP180_SetOversampling>
  BMP180_UpdateCalibrationData();
 8001c30:	f7ff f886 	bl	8000d40 <BMP180_UpdateCalibrationData>
  HD44780_SetCursor(0,0);
 8001c34:	2100      	movs	r1, #0
 8001c36:	2000      	movs	r0, #0
 8001c38:	f7ff fbe2 	bl	8001400 <HD44780_SetCursor>
  HD44780_PrintStr("INIT LCD 1602");
 8001c3c:	4852      	ldr	r0, [pc, #328]	@ (8001d88 <main+0x18c>)
 8001c3e:	f7ff fc50 	bl	80014e2 <HD44780_PrintStr>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of I2C_Bus */
  osMutexDef(I2C_Bus);
 8001c42:	2300      	movs	r3, #0
 8001c44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001c48:	2300      	movs	r3, #0
 8001c4a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  I2C_BusHandle = osMutexCreate(osMutex(I2C_Bus));
 8001c4e:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001c52:	4618      	mov	r0, r3
 8001c54:	f004 fadd 	bl	8006212 <osMutexCreate>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	4a4c      	ldr	r2, [pc, #304]	@ (8001d8c <main+0x190>)
 8001c5c:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of StringPrint */
  osMessageQDef(StringPrint, 10, 20);
 8001c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8001d90 <main+0x194>)
 8001c60:	f107 04b8 	add.w	r4, r7, #184	@ 0xb8
 8001c64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c66:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  StringPrintHandle = osMessageCreate(osMessageQ(StringPrint), NULL);
 8001c6a:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4618      	mov	r0, r3
 8001c72:	f004 fb6b 	bl	800634c <osMessageCreate>
 8001c76:	4603      	mov	r3, r0
 8001c78:	4a46      	ldr	r2, [pc, #280]	@ (8001d94 <main+0x198>)
 8001c7a:	6013      	str	r3, [r2, #0]

  /* definition and creation of StringRS485 */
  osMessageQDef(StringRS485, 510, 50);
 8001c7c:	4b46      	ldr	r3, [pc, #280]	@ (8001d98 <main+0x19c>)
 8001c7e:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 8001c82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  StringRS485Handle = osMessageCreate(osMessageQ(StringRS485), NULL);
 8001c88:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f004 fb5c 	bl	800634c <osMessageCreate>
 8001c94:	4603      	mov	r3, r0
 8001c96:	4a41      	ldr	r2, [pc, #260]	@ (8001d9c <main+0x1a0>)
 8001c98:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of RXUARTTask */
  osThreadDef(RXUARTTask, RX_Task, osPriorityAboveNormal, 0, 512);
 8001c9a:	4b41      	ldr	r3, [pc, #260]	@ (8001da0 <main+0x1a4>)
 8001c9c:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8001ca0:	461d      	mov	r5, r3
 8001ca2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ca4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ca6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001caa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RXUARTTaskHandle = osThreadCreate(osThread(RXUARTTask), NULL);
 8001cae:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f004 fa4c 	bl	8006152 <osThreadCreate>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	4a39      	ldr	r2, [pc, #228]	@ (8001da4 <main+0x1a8>)
 8001cbe:	6013      	str	r3, [r2, #0]

  /* definition and creation of LCD */
  osThreadDef(LCD, LCD_Task, osPriorityHigh, 0, 512);
 8001cc0:	4b39      	ldr	r3, [pc, #228]	@ (8001da8 <main+0x1ac>)
 8001cc2:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8001cc6:	461d      	mov	r5, r3
 8001cc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ccc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001cd0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LCDHandle = osThreadCreate(osThread(LCD), NULL);
 8001cd4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f004 fa39 	bl	8006152 <osThreadCreate>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	4a32      	ldr	r2, [pc, #200]	@ (8001dac <main+0x1b0>)
 8001ce4:	6013      	str	r3, [r2, #0]

  /* definition and creation of ReadTempTask */
  osThreadDef(ReadTempTask, Temp_Task, osPriorityNormal, 0, 256);
 8001ce6:	4b32      	ldr	r3, [pc, #200]	@ (8001db0 <main+0x1b4>)
 8001ce8:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8001cec:	461d      	mov	r5, r3
 8001cee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cf2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001cf6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReadTempTaskHandle = osThreadCreate(osThread(ReadTempTask), NULL);
 8001cfa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001cfe:	2100      	movs	r1, #0
 8001d00:	4618      	mov	r0, r3
 8001d02:	f004 fa26 	bl	8006152 <osThreadCreate>
 8001d06:	4603      	mov	r3, r0
 8001d08:	4a2a      	ldr	r2, [pc, #168]	@ (8001db4 <main+0x1b8>)
 8001d0a:	6013      	str	r3, [r2, #0]

  /* definition and creation of ReadPressTask */
  osThreadDef(ReadPressTask, Press_Task, osPriorityNormal, 0, 256);
 8001d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001db8 <main+0x1bc>)
 8001d0e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001d12:	461d      	mov	r5, r3
 8001d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d18:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d1c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReadPressTaskHandle = osThreadCreate(osThread(ReadPressTask), NULL);
 8001d20:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d24:	2100      	movs	r1, #0
 8001d26:	4618      	mov	r0, r3
 8001d28:	f004 fa13 	bl	8006152 <osThreadCreate>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	4a23      	ldr	r2, [pc, #140]	@ (8001dbc <main+0x1c0>)
 8001d30:	6013      	str	r3, [r2, #0]

  /* definition and creation of KeyTask */
  osThreadDef(KeyTask, Key_Task, osPriorityRealtime, 0, 512);
 8001d32:	4b23      	ldr	r3, [pc, #140]	@ (8001dc0 <main+0x1c4>)
 8001d34:	f107 041c 	add.w	r4, r7, #28
 8001d38:	461d      	mov	r5, r3
 8001d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d3e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  KeyTaskHandle = osThreadCreate(osThread(KeyTask), NULL);
 8001d46:	f107 031c 	add.w	r3, r7, #28
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f004 fa00 	bl	8006152 <osThreadCreate>
 8001d52:	4603      	mov	r3, r0
 8001d54:	4a1b      	ldr	r2, [pc, #108]	@ (8001dc4 <main+0x1c8>)
 8001d56:	6013      	str	r3, [r2, #0]

  /* definition and creation of TXUARTTask */
  osThreadDef(TXUARTTask, TX_Task, osPriorityNormal, 0, 512);
 8001d58:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc8 <main+0x1cc>)
 8001d5a:	463c      	mov	r4, r7
 8001d5c:	461d      	mov	r5, r3
 8001d5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d62:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TXUARTTaskHandle = osThreadCreate(osThread(TXUARTTask), NULL);
 8001d6a:	463b      	mov	r3, r7
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f004 f9ef 	bl	8006152 <osThreadCreate>
 8001d74:	4603      	mov	r3, r0
 8001d76:	4a15      	ldr	r2, [pc, #84]	@ (8001dcc <main+0x1d0>)
 8001d78:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001d7a:	f004 f9e3 	bl	8006144 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001d7e:	bf00      	nop
 8001d80:	e7fd      	b.n	8001d7e <main+0x182>
 8001d82:	bf00      	nop
 8001d84:	20000540 	.word	0x20000540
 8001d88:	0800bc70 	.word	0x0800bc70
 8001d8c:	200005fc 	.word	0x200005fc
 8001d90:	0800bc80 	.word	0x0800bc80
 8001d94:	200005f4 	.word	0x200005f4
 8001d98:	0800bc90 	.word	0x0800bc90
 8001d9c:	200005f8 	.word	0x200005f8
 8001da0:	0800bcac 	.word	0x0800bcac
 8001da4:	200005dc 	.word	0x200005dc
 8001da8:	0800bccc 	.word	0x0800bccc
 8001dac:	200005e0 	.word	0x200005e0
 8001db0:	0800bcf8 	.word	0x0800bcf8
 8001db4:	200005e4 	.word	0x200005e4
 8001db8:	0800bd24 	.word	0x0800bd24
 8001dbc:	200005e8 	.word	0x200005e8
 8001dc0:	0800bd48 	.word	0x0800bd48
 8001dc4:	200005ec 	.word	0x200005ec
 8001dc8:	0800bd70 	.word	0x0800bd70
 8001dcc:	200005f0 	.word	0x200005f0

08001dd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b090      	sub	sp, #64	@ 0x40
 8001dd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dd6:	f107 0318 	add.w	r3, r7, #24
 8001dda:	2228      	movs	r2, #40	@ 0x28
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f007 fe01 	bl	80099e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de4:	1d3b      	adds	r3, r7, #4
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	609a      	str	r2, [r3, #8]
 8001dee:	60da      	str	r2, [r3, #12]
 8001df0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001df2:	2301      	movs	r3, #1
 8001df4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001df6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001dfa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e00:	2301      	movs	r3, #1
 8001e02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e04:	2302      	movs	r3, #2
 8001e06:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e08:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001e0e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e14:	f107 0318 	add.w	r3, r7, #24
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f003 f831 	bl	8004e80 <HAL_RCC_OscConfig>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001e24:	f000 fda8 	bl	8002978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e28:	230f      	movs	r3, #15
 8001e2a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	2102      	movs	r1, #2
 8001e42:	4618      	mov	r0, r3
 8001e44:	f003 fa9e 	bl	8005384 <HAL_RCC_ClockConfig>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001e4e:	f000 fd93 	bl	8002978 <Error_Handler>
  }
}
 8001e52:	bf00      	nop
 8001e54:	3740      	adds	r7, #64	@ 0x40
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e60:	4b12      	ldr	r3, [pc, #72]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e62:	4a13      	ldr	r2, [pc, #76]	@ (8001eb0 <MX_I2C1_Init+0x54>)
 8001e64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001e66:	4b11      	ldr	r3, [pc, #68]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e68:	4a12      	ldr	r2, [pc, #72]	@ (8001eb4 <MX_I2C1_Init+0x58>)
 8001e6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e72:	4b0e      	ldr	r3, [pc, #56]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e78:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e7a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e7e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e80:	4b0a      	ldr	r3, [pc, #40]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e86:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e8c:	4b07      	ldr	r3, [pc, #28]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e92:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e98:	4804      	ldr	r0, [pc, #16]	@ (8001eac <MX_I2C1_Init+0x50>)
 8001e9a:	f001 fad1 	bl	8003440 <HAL_I2C_Init>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ea4:	f000 fd68 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	20000540 	.word	0x20000540
 8001eb0:	40005400 	.word	0x40005400
 8001eb4:	000186a0 	.word	0x000186a0

08001eb8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ebc:	4b11      	ldr	r3, [pc, #68]	@ (8001f04 <MX_USART1_UART_Init+0x4c>)
 8001ebe:	4a12      	ldr	r2, [pc, #72]	@ (8001f08 <MX_USART1_UART_Init+0x50>)
 8001ec0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ec2:	4b10      	ldr	r3, [pc, #64]	@ (8001f04 <MX_USART1_UART_Init+0x4c>)
 8001ec4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ec8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001eca:	4b0e      	ldr	r3, [pc, #56]	@ (8001f04 <MX_USART1_UART_Init+0x4c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <MX_USART1_UART_Init+0x4c>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <MX_USART1_UART_Init+0x4c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001edc:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <MX_USART1_UART_Init+0x4c>)
 8001ede:	220c      	movs	r2, #12
 8001ee0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ee2:	4b08      	ldr	r3, [pc, #32]	@ (8001f04 <MX_USART1_UART_Init+0x4c>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ee8:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <MX_USART1_UART_Init+0x4c>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001eee:	4805      	ldr	r0, [pc, #20]	@ (8001f04 <MX_USART1_UART_Init+0x4c>)
 8001ef0:	f003 fe44 	bl	8005b7c <HAL_UART_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001efa:	f000 fd3d 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000594 	.word	0x20000594
 8001f08:	40013800 	.word	0x40013800

08001f0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b088      	sub	sp, #32
 8001f10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f12:	f107 0310 	add.w	r3, r7, #16
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	609a      	str	r2, [r3, #8]
 8001f1e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f20:	4b2e      	ldr	r3, [pc, #184]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	4a2d      	ldr	r2, [pc, #180]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f26:	f043 0310 	orr.w	r3, r3, #16
 8001f2a:	6193      	str	r3, [r2, #24]
 8001f2c:	4b2b      	ldr	r3, [pc, #172]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	f003 0310 	and.w	r3, r3, #16
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f38:	4b28      	ldr	r3, [pc, #160]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	4a27      	ldr	r2, [pc, #156]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f3e:	f043 0320 	orr.w	r3, r3, #32
 8001f42:	6193      	str	r3, [r2, #24]
 8001f44:	4b25      	ldr	r3, [pc, #148]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	f003 0320 	and.w	r3, r3, #32
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f50:	4b22      	ldr	r3, [pc, #136]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	4a21      	ldr	r2, [pc, #132]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f56:	f043 0304 	orr.w	r3, r3, #4
 8001f5a:	6193      	str	r3, [r2, #24]
 8001f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f68:	4b1c      	ldr	r3, [pc, #112]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f6e:	f043 0308 	orr.w	r3, r3, #8
 8001f72:	6193      	str	r3, [r2, #24]
 8001f74:	4b19      	ldr	r3, [pc, #100]	@ (8001fdc <MX_GPIO_Init+0xd0>)
 8001f76:	699b      	ldr	r3, [r3, #24]
 8001f78:	f003 0308 	and.w	r3, r3, #8
 8001f7c:	603b      	str	r3, [r7, #0]
 8001f7e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001f80:	2200      	movs	r2, #0
 8001f82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f86:	4816      	ldr	r0, [pc, #88]	@ (8001fe0 <MX_GPIO_Init+0xd4>)
 8001f88:	f001 fa10 	bl	80033ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001f8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f92:	2301      	movs	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f9e:	f107 0310 	add.w	r3, r7, #16
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	480e      	ldr	r0, [pc, #56]	@ (8001fe0 <MX_GPIO_Init+0xd4>)
 8001fa6:	f001 f87d 	bl	80030a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 8001faa:	2320      	movs	r3, #32
 8001fac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fae:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe4 <MX_GPIO_Init+0xd8>)
 8001fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8001fb6:	f107 0310 	add.w	r3, r7, #16
 8001fba:	4619      	mov	r1, r3
 8001fbc:	480a      	ldr	r0, [pc, #40]	@ (8001fe8 <MX_GPIO_Init+0xdc>)
 8001fbe:	f001 f871 	bl	80030a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2105      	movs	r1, #5
 8001fc6:	2017      	movs	r0, #23
 8001fc8:	f001 f841 	bl	800304e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001fcc:	2017      	movs	r0, #23
 8001fce:	f001 f85a 	bl	8003086 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001fd2:	bf00      	nop
 8001fd4:	3720      	adds	r7, #32
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	40011000 	.word	0x40011000
 8001fe4:	10110000 	.word	0x10110000
 8001fe8:	40010c00 	.word	0x40010c00

08001fec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == INT_Pin) {
 8001ff6:	88fb      	ldrh	r3, [r7, #6]
 8001ff8:	2b20      	cmp	r3, #32
 8001ffa:	d10b      	bne.n	8002014 <HAL_GPIO_EXTI_Callback+0x28>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001ffc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002000:	4807      	ldr	r0, [pc, #28]	@ (8002020 <HAL_GPIO_EXTI_Callback+0x34>)
 8002002:	f001 f9eb 	bl	80033dc <HAL_GPIO_TogglePin>
		count_touch++;
 8002006:	4b07      	ldr	r3, [pc, #28]	@ (8002024 <HAL_GPIO_EXTI_Callback+0x38>)
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	3301      	adds	r3, #1
 800200c:	b29a      	uxth	r2, r3
 800200e:	4b05      	ldr	r3, [pc, #20]	@ (8002024 <HAL_GPIO_EXTI_Callback+0x38>)
 8002010:	801a      	strh	r2, [r3, #0]
	} else {
		__NOP();
	}
}
 8002012:	e000      	b.n	8002016 <HAL_GPIO_EXTI_Callback+0x2a>
		__NOP();
 8002014:	bf00      	nop
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40011000 	.word	0x40011000
 8002024:	20000608 	.word	0x20000608

08002028 <RX_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_RX_Task */
void RX_Task(void const * argument)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b0e0      	sub	sp, #384	@ 0x180
 800202c:	af00      	add	r7, sp, #0
 800202e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002032:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002036:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	char read_to_rs485[50];
	char send_to_rs485[50];
	uint32_t GetTick = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  for(;;)
  {

		memset((void*)read_to_rs485,0,sizeof(read_to_rs485));
 800203e:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8002042:	2232      	movs	r2, #50	@ 0x32
 8002044:	2100      	movs	r1, #0
 8002046:	4618      	mov	r0, r3
 8002048:	f007 fccd 	bl	80099e6 <memset>
		HAL_UART_Receive(&huart1, (uint8_t *)&read_to_rs485, sizeof (read_to_rs485) , 100);
 800204c:	f507 71a6 	add.w	r1, r7, #332	@ 0x14c
 8002050:	2364      	movs	r3, #100	@ 0x64
 8002052:	2232      	movs	r2, #50	@ 0x32
 8002054:	48c6      	ldr	r0, [pc, #792]	@ (8002370 <RX_Task+0x348>)
 8002056:	f003 fe6c 	bl	8005d32 <HAL_UART_Receive>
		  if(strlen(read_to_rs485) > 1)
 800205a:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 800205e:	4618      	mov	r0, r3
 8002060:	f7fe f876 	bl	8000150 <strlen>
 8002064:	4603      	mov	r3, r0
 8002066:	2b01      	cmp	r3, #1
 8002068:	f240 820a 	bls.w	8002480 <RX_Task+0x458>
		  {
			  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800206c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002070:	48c0      	ldr	r0, [pc, #768]	@ (8002374 <RX_Task+0x34c>)
 8002072:	f001 f9b3 	bl	80033dc <HAL_GPIO_TogglePin>
			  DataStruct result;
			  parse_data(read_to_rs485,&result);
 8002076:	f107 0208 	add.w	r2, r7, #8
 800207a:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 800207e:	4611      	mov	r1, r2
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff fb19 	bl	80016b8 <parse_data>
			  if(result.Addr == MY_ADDRESS && check_crc(&result) == result.Crc)
 8002086:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800208a:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800208e:	785b      	ldrb	r3, [r3, #1]
 8002090:	2b6f      	cmp	r3, #111	@ 0x6f
 8002092:	f040 81ba 	bne.w	800240a <RX_Task+0x3e2>
 8002096:	f107 0308 	add.w	r3, r7, #8
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff fc0a 	bl	80018b4 <check_crc>
 80020a0:	4603      	mov	r3, r0
 80020a2:	461a      	mov	r2, r3
 80020a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020a8:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80020ac:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80020b0:	429a      	cmp	r2, r3
 80020b2:	f040 81aa 	bne.w	800240a <RX_Task+0x3e2>
			  {
				  if(result.Code == 1)
 80020b6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020ba:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80020be:	789b      	ldrb	r3, [r3, #2]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	f040 80d1 	bne.w	8002268 <RX_Task+0x240>
				  {
					  if(result.Data[0] == '1')
 80020c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020ca:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80020ce:	78db      	ldrb	r3, [r3, #3]
 80020d0:	2b31      	cmp	r3, #49	@ 0x31
 80020d2:	d131      	bne.n	8002138 <RX_Task+0x110>
					  {
						  memset((void*)send_to_rs485,0,sizeof(send_to_rs485));
 80020d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020d8:	2232      	movs	r2, #50	@ 0x32
 80020da:	2100      	movs	r1, #0
 80020dc:	4618      	mov	r0, r3
 80020de:	f007 fc82 	bl	80099e6 <memset>
						  sprintf(send_to_rs485, "%.1fC", temperature);
 80020e2:	4ba5      	ldr	r3, [pc, #660]	@ (8002378 <RX_Task+0x350>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe f99e 	bl	8000428 <__aeabi_f2d>
 80020ec:	4602      	mov	r2, r0
 80020ee:	460b      	mov	r3, r1
 80020f0:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 80020f4:	49a1      	ldr	r1, [pc, #644]	@ (800237c <RX_Task+0x354>)
 80020f6:	f007 fbf9 	bl	80098ec <siprintf>
						  send_to_rs485[strlen(send_to_rs485)+1] = RESPONSES(CODE_TEMP);
 80020fa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020fe:	4618      	mov	r0, r3
 8002100:	f7fe f826 	bl	8000150 <strlen>
 8002104:	4603      	mov	r3, r0
 8002106:	3301      	adds	r3, #1
 8002108:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800210c:	443b      	add	r3, r7
 800210e:	2201      	movs	r2, #1
 8002110:	f803 2c68 	strb.w	r2, [r3, #-104]
						  osMessagePut(StringRS485Handle, (uint32_t)send_to_rs485, osWaitForever);
 8002114:	4b9a      	ldr	r3, [pc, #616]	@ (8002380 <RX_Task+0x358>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 800211c:	f04f 32ff 	mov.w	r2, #4294967295
 8002120:	4618      	mov	r0, r3
 8002122:	f004 f93b 	bl	800639c <osMessagePut>
						  osMessagePut(StringPrintHandle, (uint32_t)indicate_T, osWaitForever);
 8002126:	4b97      	ldr	r3, [pc, #604]	@ (8002384 <RX_Task+0x35c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4997      	ldr	r1, [pc, #604]	@ (8002388 <RX_Task+0x360>)
 800212c:	f04f 32ff 	mov.w	r2, #4294967295
 8002130:	4618      	mov	r0, r3
 8002132:	f004 f933 	bl	800639c <osMessagePut>
				  if(result.Code == 1)
 8002136:	e1a3      	b.n	8002480 <RX_Task+0x458>
					  }
					  else if (result.Data[0] == '2')
 8002138:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800213c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002140:	78db      	ldrb	r3, [r3, #3]
 8002142:	2b32      	cmp	r3, #50	@ 0x32
 8002144:	d12d      	bne.n	80021a2 <RX_Task+0x17a>
					  {
						  memset((void*)send_to_rs485,0,sizeof(send_to_rs485));
 8002146:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800214a:	2232      	movs	r2, #50	@ 0x32
 800214c:	2100      	movs	r1, #0
 800214e:	4618      	mov	r0, r3
 8002150:	f007 fc49 	bl	80099e6 <memset>
						  sprintf(send_to_rs485, "%dPa", (int) pressure);
 8002154:	4b8d      	ldr	r3, [pc, #564]	@ (800238c <RX_Task+0x364>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800215c:	498c      	ldr	r1, [pc, #560]	@ (8002390 <RX_Task+0x368>)
 800215e:	4618      	mov	r0, r3
 8002160:	f007 fbc4 	bl	80098ec <siprintf>
						  send_to_rs485[strlen(send_to_rs485)+1] = RESPONSES(CODE_PRES);
 8002164:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002168:	4618      	mov	r0, r3
 800216a:	f7fd fff1 	bl	8000150 <strlen>
 800216e:	4603      	mov	r3, r0
 8002170:	3301      	adds	r3, #1
 8002172:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8002176:	443b      	add	r3, r7
 8002178:	2202      	movs	r2, #2
 800217a:	f803 2c68 	strb.w	r2, [r3, #-104]
						  osMessagePut(StringRS485Handle, (uint32_t)send_to_rs485, osWaitForever);
 800217e:	4b80      	ldr	r3, [pc, #512]	@ (8002380 <RX_Task+0x358>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8002186:	f04f 32ff 	mov.w	r2, #4294967295
 800218a:	4618      	mov	r0, r3
 800218c:	f004 f906 	bl	800639c <osMessagePut>
						  osMessagePut(StringPrintHandle, (uint32_t)indicate_P, osWaitForever);
 8002190:	4b7c      	ldr	r3, [pc, #496]	@ (8002384 <RX_Task+0x35c>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	497f      	ldr	r1, [pc, #508]	@ (8002394 <RX_Task+0x36c>)
 8002196:	f04f 32ff 	mov.w	r2, #4294967295
 800219a:	4618      	mov	r0, r3
 800219c:	f004 f8fe 	bl	800639c <osMessagePut>
				  if(result.Code == 1)
 80021a0:	e16e      	b.n	8002480 <RX_Task+0x458>
					  }
					  else if (result.Data[0] == '4')
 80021a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80021a6:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80021aa:	78db      	ldrb	r3, [r3, #3]
 80021ac:	2b34      	cmp	r3, #52	@ 0x34
 80021ae:	d12e      	bne.n	800220e <RX_Task+0x1e6>
					  {
						  memset((void*)send_to_rs485,0,sizeof(send_to_rs485));
 80021b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80021b4:	2232      	movs	r2, #50	@ 0x32
 80021b6:	2100      	movs	r1, #0
 80021b8:	4618      	mov	r0, r3
 80021ba:	f007 fc14 	bl	80099e6 <memset>
						  sprintf(send_to_rs485, "%dN", (int) count_touch);
 80021be:	4b76      	ldr	r3, [pc, #472]	@ (8002398 <RX_Task+0x370>)
 80021c0:	881b      	ldrh	r3, [r3, #0]
 80021c2:	461a      	mov	r2, r3
 80021c4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80021c8:	4974      	ldr	r1, [pc, #464]	@ (800239c <RX_Task+0x374>)
 80021ca:	4618      	mov	r0, r3
 80021cc:	f007 fb8e 	bl	80098ec <siprintf>
						  send_to_rs485[strlen(send_to_rs485)+1] = RESPONSES(CODE_COUNT);
 80021d0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7fd ffbb 	bl	8000150 <strlen>
 80021da:	4603      	mov	r3, r0
 80021dc:	3301      	adds	r3, #1
 80021de:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80021e2:	443b      	add	r3, r7
 80021e4:	2204      	movs	r2, #4
 80021e6:	f803 2c68 	strb.w	r2, [r3, #-104]
						  osMessagePut(StringRS485Handle, (uint32_t)send_to_rs485, osWaitForever);
 80021ea:	4b65      	ldr	r3, [pc, #404]	@ (8002380 <RX_Task+0x358>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80021f2:	f04f 32ff 	mov.w	r2, #4294967295
 80021f6:	4618      	mov	r0, r3
 80021f8:	f004 f8d0 	bl	800639c <osMessagePut>
						  osMessagePut(StringPrintHandle, (uint32_t)indicate_C, osWaitForever);
 80021fc:	4b61      	ldr	r3, [pc, #388]	@ (8002384 <RX_Task+0x35c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4967      	ldr	r1, [pc, #412]	@ (80023a0 <RX_Task+0x378>)
 8002202:	f04f 32ff 	mov.w	r2, #4294967295
 8002206:	4618      	mov	r0, r3
 8002208:	f004 f8c8 	bl	800639c <osMessagePut>
				  if(result.Code == 1)
 800220c:	e138      	b.n	8002480 <RX_Task+0x458>
					  }
					  else
					  {
						  memset((void*)send_to_rs485,0,sizeof(send_to_rs485));
 800220e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002212:	2232      	movs	r2, #50	@ 0x32
 8002214:	2100      	movs	r1, #0
 8002216:	4618      	mov	r0, r3
 8002218:	f007 fbe5 	bl	80099e6 <memset>
						  sprintf(send_to_rs485, "Invalid Data");
 800221c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002220:	4960      	ldr	r1, [pc, #384]	@ (80023a4 <RX_Task+0x37c>)
 8002222:	4618      	mov	r0, r3
 8002224:	f007 fb62 	bl	80098ec <siprintf>
						  send_to_rs485[strlen(send_to_rs485)+1] = RESPONSES(CODE_RESP);
 8002228:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800222c:	4618      	mov	r0, r3
 800222e:	f7fd ff8f 	bl	8000150 <strlen>
 8002232:	4603      	mov	r3, r0
 8002234:	3301      	adds	r3, #1
 8002236:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800223a:	443b      	add	r3, r7
 800223c:	2205      	movs	r2, #5
 800223e:	f803 2c68 	strb.w	r2, [r3, #-104]
						  osMessagePut(StringRS485Handle, (uint32_t)send_to_rs485, osWaitForever);
 8002242:	4b4f      	ldr	r3, [pc, #316]	@ (8002380 <RX_Task+0x358>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 800224a:	f04f 32ff 	mov.w	r2, #4294967295
 800224e:	4618      	mov	r0, r3
 8002250:	f004 f8a4 	bl	800639c <osMessagePut>
						  osMessagePut(StringPrintHandle, (uint32_t)send_to_rs485, osWaitForever);
 8002254:	4b4b      	ldr	r3, [pc, #300]	@ (8002384 <RX_Task+0x35c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 800225c:	f04f 32ff 	mov.w	r2, #4294967295
 8002260:	4618      	mov	r0, r3
 8002262:	f004 f89b 	bl	800639c <osMessagePut>
				  if(result.Code == 1)
 8002266:	e10b      	b.n	8002480 <RX_Task+0x458>
					  }
				  }
				  else if(result.Code == 2)
 8002268:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800226c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002270:	789b      	ldrb	r3, [r3, #2]
 8002272:	2b02      	cmp	r3, #2
 8002274:	d13b      	bne.n	80022ee <RX_Task+0x2c6>
				  {
					  result.Data[result.Len] = '\0';
 8002276:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800227a:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800227e:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8002282:	461a      	mov	r2, r3
 8002284:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002288:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800228c:	4413      	add	r3, r2
 800228e:	2200      	movs	r2, #0
 8002290:	70da      	strb	r2, [r3, #3]
					  memset((void*)send_to_rs485,0,sizeof(send_to_rs485));
 8002292:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002296:	2232      	movs	r2, #50	@ 0x32
 8002298:	2100      	movs	r1, #0
 800229a:	4618      	mov	r0, r3
 800229c:	f007 fba3 	bl	80099e6 <memset>
					  sprintf(send_to_rs485, "Okee");
 80022a0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80022a4:	4940      	ldr	r1, [pc, #256]	@ (80023a8 <RX_Task+0x380>)
 80022a6:	4618      	mov	r0, r3
 80022a8:	f007 fb20 	bl	80098ec <siprintf>
					  send_to_rs485[strlen(send_to_rs485)+1] = RESPONSES(CODE_RESP);
 80022ac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7fd ff4d 	bl	8000150 <strlen>
 80022b6:	4603      	mov	r3, r0
 80022b8:	3301      	adds	r3, #1
 80022ba:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80022be:	443b      	add	r3, r7
 80022c0:	2205      	movs	r2, #5
 80022c2:	f803 2c68 	strb.w	r2, [r3, #-104]
					  osMessagePut(StringRS485Handle, (uint32_t)send_to_rs485, osWaitForever);
 80022c6:	4b2e      	ldr	r3, [pc, #184]	@ (8002380 <RX_Task+0x358>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80022ce:	f04f 32ff 	mov.w	r2, #4294967295
 80022d2:	4618      	mov	r0, r3
 80022d4:	f004 f862 	bl	800639c <osMessagePut>
					  osMessagePut(StringPrintHandle, (uint32_t)result.Data, osWaitForever);
 80022d8:	4b2a      	ldr	r3, [pc, #168]	@ (8002384 <RX_Task+0x35c>)
 80022da:	6818      	ldr	r0, [r3, #0]
 80022dc:	f107 0308 	add.w	r3, r7, #8
 80022e0:	3303      	adds	r3, #3
 80022e2:	f04f 32ff 	mov.w	r2, #4294967295
 80022e6:	4619      	mov	r1, r3
 80022e8:	f004 f858 	bl	800639c <osMessagePut>
				  if(result.Code == 1)
 80022ec:	e0c8      	b.n	8002480 <RX_Task+0x458>
				  }
				  else if(result.Code == 3)
 80022ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80022f2:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80022f6:	789b      	ldrb	r3, [r3, #2]
 80022f8:	2b03      	cmp	r3, #3
 80022fa:	d159      	bne.n	80023b0 <RX_Task+0x388>
				  {
					  result.Data[result.Len] = '\0';
 80022fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002300:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002304:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8002308:	461a      	mov	r2, r3
 800230a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800230e:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002312:	4413      	add	r3, r2
 8002314:	2200      	movs	r2, #0
 8002316:	70da      	strb	r2, [r3, #3]
					  memset((void*)send_to_rs485,0,sizeof(send_to_rs485));
 8002318:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800231c:	2232      	movs	r2, #50	@ 0x32
 800231e:	2100      	movs	r1, #0
 8002320:	4618      	mov	r0, r3
 8002322:	f007 fb60 	bl	80099e6 <memset>
					  sprintf(send_to_rs485, "Okee");
 8002326:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800232a:	491f      	ldr	r1, [pc, #124]	@ (80023a8 <RX_Task+0x380>)
 800232c:	4618      	mov	r0, r3
 800232e:	f007 fadd 	bl	80098ec <siprintf>
					  send_to_rs485[strlen(send_to_rs485)+1] = RESPONSES(CODE_RESP);
 8002332:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002336:	4618      	mov	r0, r3
 8002338:	f7fd ff0a 	bl	8000150 <strlen>
 800233c:	4603      	mov	r3, r0
 800233e:	3301      	adds	r3, #1
 8002340:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8002344:	443b      	add	r3, r7
 8002346:	2205      	movs	r2, #5
 8002348:	f803 2c68 	strb.w	r2, [r3, #-104]
					  osMessagePut(StringRS485Handle, (uint32_t)send_to_rs485, osWaitForever);
 800234c:	4b0c      	ldr	r3, [pc, #48]	@ (8002380 <RX_Task+0x358>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8002354:	f04f 32ff 	mov.w	r2, #4294967295
 8002358:	4618      	mov	r0, r3
 800235a:	f004 f81f 	bl	800639c <osMessagePut>
					  osMessagePut(StringPrintHandle, (uint32_t)indicate_M, osWaitForever);
 800235e:	4b09      	ldr	r3, [pc, #36]	@ (8002384 <RX_Task+0x35c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4912      	ldr	r1, [pc, #72]	@ (80023ac <RX_Task+0x384>)
 8002364:	f04f 32ff 	mov.w	r2, #4294967295
 8002368:	4618      	mov	r0, r3
 800236a:	f004 f817 	bl	800639c <osMessagePut>
				  if(result.Code == 1)
 800236e:	e087      	b.n	8002480 <RX_Task+0x458>
 8002370:	20000594 	.word	0x20000594
 8002374:	40011000 	.word	0x40011000
 8002378:	20000600 	.word	0x20000600
 800237c:	0800bd8c 	.word	0x0800bd8c
 8002380:	200005f8 	.word	0x200005f8
 8002384:	200005f4 	.word	0x200005f4
 8002388:	20000034 	.word	0x20000034
 800238c:	20000604 	.word	0x20000604
 8002390:	0800bd94 	.word	0x0800bd94
 8002394:	20000048 	.word	0x20000048
 8002398:	20000608 	.word	0x20000608
 800239c:	0800bd9c 	.word	0x0800bd9c
 80023a0:	20000058 	.word	0x20000058
 80023a4:	0800bda0 	.word	0x0800bda0
 80023a8:	0800bdb0 	.word	0x0800bdb0
 80023ac:	20000064 	.word	0x20000064
				  }
				  else
				  {
//					  result.Data[result.Len] = '\0';
					  memset((void*)send_to_rs485,0,sizeof(send_to_rs485));
 80023b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80023b4:	2232      	movs	r2, #50	@ 0x32
 80023b6:	2100      	movs	r1, #0
 80023b8:	4618      	mov	r0, r3
 80023ba:	f007 fb14 	bl	80099e6 <memset>
					  sprintf(send_to_rs485, "Invalid Code");
 80023be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80023c2:	4934      	ldr	r1, [pc, #208]	@ (8002494 <RX_Task+0x46c>)
 80023c4:	4618      	mov	r0, r3
 80023c6:	f007 fa91 	bl	80098ec <siprintf>
					  send_to_rs485[strlen(send_to_rs485)+1] = RESPONSES(CODE_RESP);
 80023ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7fd febe 	bl	8000150 <strlen>
 80023d4:	4603      	mov	r3, r0
 80023d6:	3301      	adds	r3, #1
 80023d8:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80023dc:	443b      	add	r3, r7
 80023de:	2205      	movs	r2, #5
 80023e0:	f803 2c68 	strb.w	r2, [r3, #-104]
					  osMessagePut(StringRS485Handle, (uint32_t)send_to_rs485, osWaitForever);
 80023e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002498 <RX_Task+0x470>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80023ec:	f04f 32ff 	mov.w	r2, #4294967295
 80023f0:	4618      	mov	r0, r3
 80023f2:	f003 ffd3 	bl	800639c <osMessagePut>
					  osMessagePut(StringPrintHandle, (uint32_t)send_to_rs485, osWaitForever);
 80023f6:	4b29      	ldr	r3, [pc, #164]	@ (800249c <RX_Task+0x474>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80023fe:	f04f 32ff 	mov.w	r2, #4294967295
 8002402:	4618      	mov	r0, r3
 8002404:	f003 ffca 	bl	800639c <osMessagePut>
				  if(result.Code == 1)
 8002408:	e03a      	b.n	8002480 <RX_Task+0x458>
				  }
			  }
			  else if(check_crc(&result) != result.Crc)
 800240a:	f107 0308 	add.w	r3, r7, #8
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff fa50 	bl	80018b4 <check_crc>
 8002414:	4603      	mov	r3, r0
 8002416:	461a      	mov	r2, r3
 8002418:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800241c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002420:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8002424:	429a      	cmp	r2, r3
 8002426:	d02b      	beq.n	8002480 <RX_Task+0x458>
			  {
				  result.Data[result.Len] = '\0';
 8002428:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800242c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002430:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8002434:	461a      	mov	r2, r3
 8002436:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800243a:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800243e:	4413      	add	r3, r2
 8002440:	2200      	movs	r2, #0
 8002442:	70da      	strb	r2, [r3, #3]
				  memset((void*)send_to_rs485,0,sizeof(send_to_rs485));
 8002444:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002448:	2232      	movs	r2, #50	@ 0x32
 800244a:	2100      	movs	r1, #0
 800244c:	4618      	mov	r0, r3
 800244e:	f007 faca 	bl	80099e6 <memset>
				  sprintf(send_to_rs485, "Error Crc");
 8002452:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002456:	4912      	ldr	r1, [pc, #72]	@ (80024a0 <RX_Task+0x478>)
 8002458:	4618      	mov	r0, r3
 800245a:	f007 fa47 	bl	80098ec <siprintf>
				  osMessagePut(StringRS485Handle, (uint32_t)send_to_rs485, osWaitForever);
 800245e:	4b0e      	ldr	r3, [pc, #56]	@ (8002498 <RX_Task+0x470>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8002466:	f04f 32ff 	mov.w	r2, #4294967295
 800246a:	4618      	mov	r0, r3
 800246c:	f003 ff96 	bl	800639c <osMessagePut>
				  osMessagePut(StringPrintHandle, (uint32_t)indicate_E, osWaitForever);
 8002470:	4b0a      	ldr	r3, [pc, #40]	@ (800249c <RX_Task+0x474>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	490b      	ldr	r1, [pc, #44]	@ (80024a4 <RX_Task+0x47c>)
 8002476:	f04f 32ff 	mov.w	r2, #4294967295
 800247a:	4618      	mov	r0, r3
 800247c:	f003 ff8e 	bl	800639c <osMessagePut>
			  }
		  }
		  osDelay(20);
 8002480:	2014      	movs	r0, #20
 8002482:	f003 feb2 	bl	80061ea <osDelay>
		  UserDelayUntil(&GetTick,150);
 8002486:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800248a:	2196      	movs	r1, #150	@ 0x96
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fb8b 	bl	8001ba8 <UserDelayUntil>
		memset((void*)read_to_rs485,0,sizeof(read_to_rs485));
 8002492:	e5d4      	b.n	800203e <RX_Task+0x16>
 8002494:	0800bdb8 	.word	0x0800bdb8
 8002498:	200005f8 	.word	0x200005f8
 800249c:	200005f4 	.word	0x200005f4
 80024a0:	0800bdc8 	.word	0x0800bdc8
 80024a4:	20000070 	.word	0x20000070

080024a8 <LCD_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LCD_Task */
void LCD_Task(void const * argument)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08c      	sub	sp, #48	@ 0x30
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LCD_Task */
  /* Infinite loop */
	  osEvent event;
	  char LastMessage[20] = "Init LCD";
 80024b0:	4a2e      	ldr	r2, [pc, #184]	@ (800256c <LCD_Task+0xc4>)
 80024b2:	f107 030c 	add.w	r3, r7, #12
 80024b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80024b8:	c303      	stmia	r3!, {r0, r1}
 80024ba:	701a      	strb	r2, [r3, #0]
 80024bc:	f107 0315 	add.w	r3, r7, #21
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	f8c3 2007 	str.w	r2, [r3, #7]
	  char *NewMessage = NULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  uint32_t GetTick = 0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	60bb      	str	r3, [r7, #8]
  for(;;)
  {
	  event = osMessageGet(StringPrintHandle, osWaitForever);
 80024d2:	4b27      	ldr	r3, [pc, #156]	@ (8002570 <LCD_Task+0xc8>)
 80024d4:	6819      	ldr	r1, [r3, #0]
 80024d6:	f107 0320 	add.w	r3, r7, #32
 80024da:	f04f 32ff 	mov.w	r2, #4294967295
 80024de:	4618      	mov	r0, r3
 80024e0:	f003 ff9c 	bl	800641c <osMessageGet>
	  if (event.status == osEventMessage)
 80024e4:	6a3b      	ldr	r3, [r7, #32]
 80024e6:	2b10      	cmp	r3, #16
 80024e8:	d138      	bne.n	800255c <LCD_Task+0xb4>
	  {
		  NewMessage = (char*)event.value.v;
 80024ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
		  if (osMutexWait(I2C_BusHandle, osWaitForever) == osOK)
 80024ee:	4b21      	ldr	r3, [pc, #132]	@ (8002574 <LCD_Task+0xcc>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f04f 31ff 	mov.w	r1, #4294967295
 80024f6:	4618      	mov	r0, r3
 80024f8:	f003 fea4 	bl	8006244 <osMutexWait>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d116      	bne.n	8002530 <LCD_Task+0x88>
		  {
			HD44780_Clear();
 8002502:	f7fe ff67 	bl	80013d4 <HD44780_Clear>
	        HD44780_SetCursor(0,0);
 8002506:	2100      	movs	r1, #0
 8002508:	2000      	movs	r0, #0
 800250a:	f7fe ff79 	bl	8001400 <HD44780_SetCursor>
			HD44780_PrintStr(LastMessage);
 800250e:	f107 030c 	add.w	r3, r7, #12
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe ffe5 	bl	80014e2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 8002518:	2101      	movs	r1, #1
 800251a:	2000      	movs	r0, #0
 800251c:	f7fe ff70 	bl	8001400 <HD44780_SetCursor>
			HD44780_PrintStr(NewMessage);
 8002520:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002522:	f7fe ffde 	bl	80014e2 <HD44780_PrintStr>
	        osMutexRelease(I2C_BusHandle);
 8002526:	4b13      	ldr	r3, [pc, #76]	@ (8002574 <LCD_Task+0xcc>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f003 fed8 	bl	80062e0 <osMutexRelease>
		  }
		  if(NewMessage != NULL)
 8002530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002532:	2b00      	cmp	r3, #0
 8002534:	d012      	beq.n	800255c <LCD_Task+0xb4>
		  {
			  memcpy(LastMessage, NewMessage, strlen(NewMessage));
 8002536:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002538:	f7fd fe0a 	bl	8000150 <strlen>
 800253c:	4602      	mov	r2, r0
 800253e:	f107 030c 	add.w	r3, r7, #12
 8002542:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002544:	4618      	mov	r0, r3
 8002546:	f007 fb44 	bl	8009bd2 <memcpy>
			  LastMessage[strlen(NewMessage)] = '\0';
 800254a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800254c:	f7fd fe00 	bl	8000150 <strlen>
 8002550:	4603      	mov	r3, r0
 8002552:	3330      	adds	r3, #48	@ 0x30
 8002554:	443b      	add	r3, r7
 8002556:	2200      	movs	r2, #0
 8002558:	f803 2c24 	strb.w	r2, [r3, #-36]
		  }
	  }
	  UserDelayUntil(&GetTick,1000);
 800255c:	f107 0308 	add.w	r3, r7, #8
 8002560:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fb1f 	bl	8001ba8 <UserDelayUntil>
	  event = osMessageGet(StringPrintHandle, osWaitForever);
 800256a:	e7b2      	b.n	80024d2 <LCD_Task+0x2a>
 800256c:	0800bdd4 	.word	0x0800bdd4
 8002570:	200005f4 	.word	0x200005f4
 8002574:	200005fc 	.word	0x200005fc

08002578 <Temp_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Temp_Task */
void Temp_Task(void const * argument)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b088      	sub	sp, #32
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Temp_Task */
  /* Infinite loop */
//	float temperature;
	uint32_t GetTick = 0;
 8002580:	2300      	movs	r3, #0
 8002582:	61fb      	str	r3, [r7, #28]
  for(;;)
  {
	    if (osMutexWait(I2C_BusHandle, osWaitForever) == osOK)
 8002584:	4b27      	ldr	r3, [pc, #156]	@ (8002624 <Temp_Task+0xac>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	4618      	mov	r0, r3
 800258e:	f003 fe59 	bl	8006244 <osMutexWait>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d109      	bne.n	80025ac <Temp_Task+0x34>
	    {
	    	temperature = BMP180_GetTemperature();
 8002598:	f7fe fd1a 	bl	8000fd0 <BMP180_GetTemperature>
 800259c:	4603      	mov	r3, r0
 800259e:	4a22      	ldr	r2, [pc, #136]	@ (8002628 <Temp_Task+0xb0>)
 80025a0:	6013      	str	r3, [r2, #0]
	        osMutexRelease(I2C_BusHandle);
 80025a2:	4b20      	ldr	r3, [pc, #128]	@ (8002624 <Temp_Task+0xac>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f003 fe9a 	bl	80062e0 <osMutexRelease>
	    }
	    char sen_to_lcd[20] = "";
 80025ac:	2300      	movs	r3, #0
 80025ae:	60bb      	str	r3, [r7, #8]
 80025b0:	f107 030c 	add.w	r3, r7, #12
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	605a      	str	r2, [r3, #4]
 80025ba:	609a      	str	r2, [r3, #8]
 80025bc:	60da      	str	r2, [r3, #12]
	    sprintf(sen_to_lcd,"%0.1fC", temperature);
 80025be:	4b1a      	ldr	r3, [pc, #104]	@ (8002628 <Temp_Task+0xb0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fd ff30 	bl	8000428 <__aeabi_f2d>
 80025c8:	4602      	mov	r2, r0
 80025ca:	460b      	mov	r3, r1
 80025cc:	f107 0008 	add.w	r0, r7, #8
 80025d0:	4916      	ldr	r1, [pc, #88]	@ (800262c <Temp_Task+0xb4>)
 80025d2:	f007 f98b 	bl	80098ec <siprintf>
	    osMessagePut(StringPrintHandle, (uint32_t)sen_to_lcd, osWaitForever);
 80025d6:	4b16      	ldr	r3, [pc, #88]	@ (8002630 <Temp_Task+0xb8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f107 0108 	add.w	r1, r7, #8
 80025de:	f04f 32ff 	mov.w	r2, #4294967295
 80025e2:	4618      	mov	r0, r3
 80025e4:	f003 feda 	bl	800639c <osMessagePut>
	    sen_to_lcd[strlen(sen_to_lcd)+1] = UPGRADE(CODE_TEMP);
 80025e8:	f107 0308 	add.w	r3, r7, #8
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fd fdaf 	bl	8000150 <strlen>
 80025f2:	4603      	mov	r3, r0
 80025f4:	3301      	adds	r3, #1
 80025f6:	3320      	adds	r3, #32
 80025f8:	443b      	add	r3, r7
 80025fa:	2280      	movs	r2, #128	@ 0x80
 80025fc:	f803 2c18 	strb.w	r2, [r3, #-24]
	    osMessagePut(StringRS485Handle, (uint32_t)sen_to_lcd, osWaitForever);
 8002600:	4b0c      	ldr	r3, [pc, #48]	@ (8002634 <Temp_Task+0xbc>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f107 0108 	add.w	r1, r7, #8
 8002608:	f04f 32ff 	mov.w	r2, #4294967295
 800260c:	4618      	mov	r0, r3
 800260e:	f003 fec5 	bl	800639c <osMessagePut>
//	    osDelay(5000);
	    UserDelayUntil(&GetTick,5000);
 8002612:	f107 031c 	add.w	r3, r7, #28
 8002616:	f241 3188 	movw	r1, #5000	@ 0x1388
 800261a:	4618      	mov	r0, r3
 800261c:	f7ff fac4 	bl	8001ba8 <UserDelayUntil>
  {
 8002620:	e7b0      	b.n	8002584 <Temp_Task+0xc>
 8002622:	bf00      	nop
 8002624:	200005fc 	.word	0x200005fc
 8002628:	20000600 	.word	0x20000600
 800262c:	0800bde8 	.word	0x0800bde8
 8002630:	200005f4 	.word	0x200005f4
 8002634:	200005f8 	.word	0x200005f8

08002638 <Press_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Press_Task */
void Press_Task(void const * argument)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b088      	sub	sp, #32
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Press_Task */
  /* Infinite loop */
//	int32_t pressure;
	osDelay(2500);
 8002640:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8002644:	f003 fdd1 	bl	80061ea <osDelay>
	uint32_t GetTick = 0;
 8002648:	2300      	movs	r3, #0
 800264a:	61fb      	str	r3, [r7, #28]
  for(;;)
  {
	    if (osMutexWait(I2C_BusHandle, osWaitForever) == osOK)
 800264c:	4b22      	ldr	r3, [pc, #136]	@ (80026d8 <Press_Task+0xa0>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f04f 31ff 	mov.w	r1, #4294967295
 8002654:	4618      	mov	r0, r3
 8002656:	f003 fdf5 	bl	8006244 <osMutexWait>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d109      	bne.n	8002674 <Press_Task+0x3c>
	    {
	    	pressure = BMP180_GetPressure();
 8002660:	f7fe fcd2 	bl	8001008 <BMP180_GetPressure>
 8002664:	4603      	mov	r3, r0
 8002666:	4a1d      	ldr	r2, [pc, #116]	@ (80026dc <Press_Task+0xa4>)
 8002668:	6013      	str	r3, [r2, #0]
	        osMutexRelease(I2C_BusHandle);
 800266a:	4b1b      	ldr	r3, [pc, #108]	@ (80026d8 <Press_Task+0xa0>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	f003 fe36 	bl	80062e0 <osMutexRelease>
	    }
	    osDelay(2500);
 8002674:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8002678:	f003 fdb7 	bl	80061ea <osDelay>
	    char sen_to_lcd[20];
	    sprintf(sen_to_lcd,"%dPa", (int)pressure);
 800267c:	4b17      	ldr	r3, [pc, #92]	@ (80026dc <Press_Task+0xa4>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	f107 0308 	add.w	r3, r7, #8
 8002684:	4916      	ldr	r1, [pc, #88]	@ (80026e0 <Press_Task+0xa8>)
 8002686:	4618      	mov	r0, r3
 8002688:	f007 f930 	bl	80098ec <siprintf>
	    osMessagePut(StringPrintHandle, (uint32_t)sen_to_lcd, osWaitForever);
 800268c:	4b15      	ldr	r3, [pc, #84]	@ (80026e4 <Press_Task+0xac>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f107 0108 	add.w	r1, r7, #8
 8002694:	f04f 32ff 	mov.w	r2, #4294967295
 8002698:	4618      	mov	r0, r3
 800269a:	f003 fe7f 	bl	800639c <osMessagePut>
	    sen_to_lcd[strlen(sen_to_lcd)+1] = UPGRADE(CODE_PRES);
 800269e:	f107 0308 	add.w	r3, r7, #8
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7fd fd54 	bl	8000150 <strlen>
 80026a8:	4603      	mov	r3, r0
 80026aa:	3301      	adds	r3, #1
 80026ac:	3320      	adds	r3, #32
 80026ae:	443b      	add	r3, r7
 80026b0:	2281      	movs	r2, #129	@ 0x81
 80026b2:	f803 2c18 	strb.w	r2, [r3, #-24]
	    osMessagePut(StringRS485Handle, (uint32_t)sen_to_lcd, osWaitForever);
 80026b6:	4b0c      	ldr	r3, [pc, #48]	@ (80026e8 <Press_Task+0xb0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f107 0108 	add.w	r1, r7, #8
 80026be:	f04f 32ff 	mov.w	r2, #4294967295
 80026c2:	4618      	mov	r0, r3
 80026c4:	f003 fe6a 	bl	800639c <osMessagePut>
	    UserDelayUntil(&GetTick,5000);
 80026c8:	f107 031c 	add.w	r3, r7, #28
 80026cc:	f241 3188 	movw	r1, #5000	@ 0x1388
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff fa69 	bl	8001ba8 <UserDelayUntil>
  {
 80026d6:	e7b9      	b.n	800264c <Press_Task+0x14>
 80026d8:	200005fc 	.word	0x200005fc
 80026dc:	20000604 	.word	0x20000604
 80026e0:	0800bd94 	.word	0x0800bd94
 80026e4:	200005f4 	.word	0x200005f4
 80026e8:	200005f8 	.word	0x200005f8

080026ec <Key_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Key_Task */
void Key_Task(void const * argument)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b090      	sub	sp, #64	@ 0x40
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Key_Task */
  /* Infinite loop */
	char key_board[20];
	uint8_t len_key_board = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint16_t last_touch = 0, new_touch = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80026fe:	2300      	movs	r3, #0
 8002700:	877b      	strh	r3, [r7, #58]	@ 0x3a
	uint32_t GetTick = 0;
 8002702:	2300      	movs	r3, #0
 8002704:	623b      	str	r3, [r7, #32]
  for(;;)
  {
		if (osMutexWait(I2C_BusHandle, osWaitForever) == osOK)
 8002706:	4b61      	ldr	r3, [pc, #388]	@ (800288c <Key_Task+0x1a0>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f04f 31ff 	mov.w	r1, #4294967295
 800270e:	4618      	mov	r0, r3
 8002710:	f003 fd98 	bl	8006244 <osMutexWait>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d108      	bne.n	800272c <Key_Task+0x40>
		{
			new_touch = touched();
 800271a:	f7fe fae3 	bl	8000ce4 <touched>
 800271e:	4603      	mov	r3, r0
 8002720:	877b      	strh	r3, [r7, #58]	@ 0x3a
			osMutexRelease(I2C_BusHandle);
 8002722:	4b5a      	ldr	r3, [pc, #360]	@ (800288c <Key_Task+0x1a0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4618      	mov	r0, r3
 8002728:	f003 fdda 	bl	80062e0 <osMutexRelease>
		}
	  if(new_touch != last_touch)
 800272c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800272e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002730:	429a      	cmp	r2, r3
 8002732:	f000 80a1 	beq.w	8002878 <Key_Task+0x18c>
	  {
		  if(new_touch == 0)
 8002736:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002738:	2b00      	cmp	r3, #0
 800273a:	f040 809d 	bne.w	8002878 <Key_Task+0x18c>
		  {
			  char C = convert_to_char(last_touch);
 800273e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff f985 	bl	8001a50 <convert_to_char>
 8002746:	4603      	mov	r3, r0
 8002748:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
			  if(C != '\0' && C != '*' && C != '#')
 800274c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002750:	2b00      	cmp	r3, #0
 8002752:	d04a      	beq.n	80027ea <Key_Task+0xfe>
 8002754:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002758:	2b2a      	cmp	r3, #42	@ 0x2a
 800275a:	d046      	beq.n	80027ea <Key_Task+0xfe>
 800275c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002760:	2b23      	cmp	r3, #35	@ 0x23
 8002762:	d042      	beq.n	80027ea <Key_Task+0xfe>
			  {
				  if(len_key_board < 16)
 8002764:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002768:	2b0f      	cmp	r3, #15
 800276a:	d812      	bhi.n	8002792 <Key_Task+0xa6>
				  {
					  key_board[len_key_board++] = C;
 800276c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002770:	1c5a      	adds	r2, r3, #1
 8002772:	f887 203f 	strb.w	r2, [r7, #63]	@ 0x3f
 8002776:	3340      	adds	r3, #64	@ 0x40
 8002778:	443b      	add	r3, r7
 800277a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800277e:	f803 2c1c 	strb.w	r2, [r3, #-28]
					  key_board[len_key_board] = '\0';
 8002782:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002786:	3340      	adds	r3, #64	@ 0x40
 8002788:	443b      	add	r3, r7
 800278a:	2200      	movs	r2, #0
 800278c:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8002790:	e018      	b.n	80027c4 <Key_Task+0xd8>
				  }
				  else
				  {
					  memmove(key_board,&key_board[1],sizeof(key_board) - 1);
 8002792:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002796:	1c59      	adds	r1, r3, #1
 8002798:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800279c:	2213      	movs	r2, #19
 800279e:	4618      	mov	r0, r3
 80027a0:	f007 f907 	bl	80099b2 <memmove>
					  key_board[len_key_board - 1] = C;
 80027a4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027a8:	3b01      	subs	r3, #1
 80027aa:	3340      	adds	r3, #64	@ 0x40
 80027ac:	443b      	add	r3, r7
 80027ae:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80027b2:	f803 2c1c 	strb.w	r2, [r3, #-28]
					  key_board[len_key_board] = '\0';
 80027b6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027ba:	3340      	adds	r3, #64	@ 0x40
 80027bc:	443b      	add	r3, r7
 80027be:	2200      	movs	r2, #0
 80027c0:	f803 2c1c 	strb.w	r2, [r3, #-28]
				  }
				  char sen_to_lcd[20];
				  sprintf(sen_to_lcd, "Detect Touch %d",count_touch);
 80027c4:	4b32      	ldr	r3, [pc, #200]	@ (8002890 <Key_Task+0x1a4>)
 80027c6:	881b      	ldrh	r3, [r3, #0]
 80027c8:	461a      	mov	r2, r3
 80027ca:	f107 030c 	add.w	r3, r7, #12
 80027ce:	4931      	ldr	r1, [pc, #196]	@ (8002894 <Key_Task+0x1a8>)
 80027d0:	4618      	mov	r0, r3
 80027d2:	f007 f88b 	bl	80098ec <siprintf>
				  osMessagePut(StringPrintHandle, (uint32_t)sen_to_lcd, osWaitForever);
 80027d6:	4b30      	ldr	r3, [pc, #192]	@ (8002898 <Key_Task+0x1ac>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f107 010c 	add.w	r1, r7, #12
 80027de:	f04f 32ff 	mov.w	r2, #4294967295
 80027e2:	4618      	mov	r0, r3
 80027e4:	f003 fdda 	bl	800639c <osMessagePut>
			  {
 80027e8:	e046      	b.n	8002878 <Key_Task+0x18c>
			  }
			  else if(C == '#' && len_key_board > 0)
 80027ea:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80027ee:	2b23      	cmp	r3, #35	@ 0x23
 80027f0:	d125      	bne.n	800283e <Key_Task+0x152>
 80027f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d021      	beq.n	800283e <Key_Task+0x152>
			  {
//				  osMessagePut(StringPrintHandle, (uint32_t)indicate_1, osWaitForever);
				  osMessagePut(StringPrintHandle, (uint32_t)key_board, osWaitForever);
 80027fa:	4b27      	ldr	r3, [pc, #156]	@ (8002898 <Key_Task+0x1ac>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002802:	f04f 32ff 	mov.w	r2, #4294967295
 8002806:	4618      	mov	r0, r3
 8002808:	f003 fdc8 	bl	800639c <osMessagePut>
				  key_board[strlen(key_board)+1] = UPGRADE(CODE_KEY);
 800280c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002810:	4618      	mov	r0, r3
 8002812:	f7fd fc9d 	bl	8000150 <strlen>
 8002816:	4603      	mov	r3, r0
 8002818:	3301      	adds	r3, #1
 800281a:	3340      	adds	r3, #64	@ 0x40
 800281c:	443b      	add	r3, r7
 800281e:	2282      	movs	r2, #130	@ 0x82
 8002820:	f803 2c1c 	strb.w	r2, [r3, #-28]
				  osMessagePut(StringRS485Handle, (uint32_t)key_board, osWaitForever);
 8002824:	4b1d      	ldr	r3, [pc, #116]	@ (800289c <Key_Task+0x1b0>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800282c:	f04f 32ff 	mov.w	r2, #4294967295
 8002830:	4618      	mov	r0, r3
 8002832:	f003 fdb3 	bl	800639c <osMessagePut>
				  len_key_board = 0;
 8002836:	2300      	movs	r3, #0
 8002838:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800283c:	e01c      	b.n	8002878 <Key_Task+0x18c>
			  }
			  else if(C == '*' && len_key_board > 0)
 800283e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002842:	2b2a      	cmp	r3, #42	@ 0x2a
 8002844:	d118      	bne.n	8002878 <Key_Task+0x18c>
 8002846:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800284a:	2b00      	cmp	r3, #0
 800284c:	d014      	beq.n	8002878 <Key_Task+0x18c>
			  {
				  key_board[--len_key_board] = '\0';
 800284e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002852:	3b01      	subs	r3, #1
 8002854:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002858:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800285c:	3340      	adds	r3, #64	@ 0x40
 800285e:	443b      	add	r3, r7
 8002860:	2200      	movs	r2, #0
 8002862:	f803 2c1c 	strb.w	r2, [r3, #-28]
				  osMessagePut(StringPrintHandle, (uint32_t)key_board, osWaitForever);
 8002866:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <Key_Task+0x1ac>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800286e:	f04f 32ff 	mov.w	r2, #4294967295
 8002872:	4618      	mov	r0, r3
 8002874:	f003 fd92 	bl	800639c <osMessagePut>
			  }
		  }
	  }
	  last_touch = new_touch;
 8002878:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800287a:	87bb      	strh	r3, [r7, #60]	@ 0x3c

	  UserDelayUntil(&GetTick,200);
 800287c:	f107 0320 	add.w	r3, r7, #32
 8002880:	21c8      	movs	r1, #200	@ 0xc8
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff f990 	bl	8001ba8 <UserDelayUntil>
		if (osMutexWait(I2C_BusHandle, osWaitForever) == osOK)
 8002888:	e73d      	b.n	8002706 <Key_Task+0x1a>
 800288a:	bf00      	nop
 800288c:	200005fc 	.word	0x200005fc
 8002890:	20000608 	.word	0x20000608
 8002894:	0800bdf0 	.word	0x0800bdf0
 8002898:	200005f4 	.word	0x200005f4
 800289c:	200005f8 	.word	0x200005f8

080028a0 <TX_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TX_Task */
void TX_Task(void const * argument)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b094      	sub	sp, #80	@ 0x50
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TX_Task */
  /* Infinite loop */
	char *receivedMessageTX = NULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	char send_to_bus_rs485[50];
	osEvent event;
	uint32_t GetTick = 0;
 80028ac:	2300      	movs	r3, #0
 80028ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  for(;;)
  {
	  event = osMessageGet(StringRS485Handle, osWaitForever);
 80028b0:	4b25      	ldr	r3, [pc, #148]	@ (8002948 <TX_Task+0xa8>)
 80028b2:	6819      	ldr	r1, [r3, #0]
 80028b4:	f107 0308 	add.w	r3, r7, #8
 80028b8:	f04f 32ff 	mov.w	r2, #4294967295
 80028bc:	4618      	mov	r0, r3
 80028be:	f003 fdad 	bl	800641c <osMessageGet>
	  if (event.status == osEventMessage) {
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b10      	cmp	r3, #16
 80028c6:	d13a      	bne.n	800293e <TX_Task+0x9e>
		  receivedMessageTX = (char*)event.value.v;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  memset(send_to_bus_rs485,0,sizeof(send_to_bus_rs485));
 80028cc:	f107 0314 	add.w	r3, r7, #20
 80028d0:	2232      	movs	r2, #50	@ 0x32
 80028d2:	2100      	movs	r1, #0
 80028d4:	4618      	mov	r0, r3
 80028d6:	f007 f886 	bl	80099e6 <memset>
		  uint8_t Code = receivedMessageTX[strlen(receivedMessageTX)+1];
 80028da:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80028dc:	f7fd fc38 	bl	8000150 <strlen>
 80028e0:	4603      	mov	r3, r0
 80028e2:	3301      	adds	r3, #1
 80028e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028e6:	4413      	add	r3, r2
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		  memcpy(send_to_bus_rs485, receivedMessageTX, strlen(receivedMessageTX));
 80028ee:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80028f0:	f7fd fc2e 	bl	8000150 <strlen>
 80028f4:	4602      	mov	r2, r0
 80028f6:	f107 0314 	add.w	r3, r7, #20
 80028fa:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80028fc:	4618      	mov	r0, r3
 80028fe:	f007 f968 	bl	8009bd2 <memcpy>
		  gen_data_send_rs485(Code,send_to_bus_rs485);
 8002902:	f107 0214 	add.w	r2, r7, #20
 8002906:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800290a:	4611      	mov	r1, r2
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff f8d3 	bl	8001ab8 <gen_data_send_rs485>
		  if(HAL_UART_Transmit(&huart1, (uint8_t *)send_to_bus_rs485, strlen(send_to_bus_rs485) , 1000) == HAL_OK)
 8002912:	f107 0314 	add.w	r3, r7, #20
 8002916:	4618      	mov	r0, r3
 8002918:	f7fd fc1a 	bl	8000150 <strlen>
 800291c:	4603      	mov	r3, r0
 800291e:	b29a      	uxth	r2, r3
 8002920:	f107 0114 	add.w	r1, r7, #20
 8002924:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002928:	4808      	ldr	r0, [pc, #32]	@ (800294c <TX_Task+0xac>)
 800292a:	f003 f977 	bl	8005c1c <HAL_UART_Transmit>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d104      	bne.n	800293e <TX_Task+0x9e>
		  {
			  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002934:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002938:	4805      	ldr	r0, [pc, #20]	@ (8002950 <TX_Task+0xb0>)
 800293a:	f000 fd4f 	bl	80033dc <HAL_GPIO_TogglePin>
		  }
	  }
//	  UserDelayUntil(&GetTick,1000);
	  osDelay(500);
 800293e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002942:	f003 fc52 	bl	80061ea <osDelay>
	  event = osMessageGet(StringRS485Handle, osWaitForever);
 8002946:	e7b3      	b.n	80028b0 <TX_Task+0x10>
 8002948:	200005f8 	.word	0x200005f8
 800294c:	20000594 	.word	0x20000594
 8002950:	40011000 	.word	0x40011000

08002954 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a04      	ldr	r2, [pc, #16]	@ (8002974 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d101      	bne.n	800296a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002966:	f000 fa7d 	bl	8002e64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800296a:	bf00      	nop
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	40000800 	.word	0x40000800

08002978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800297c:	b672      	cpsid	i
}
 800297e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002980:	bf00      	nop
 8002982:	e7fd      	b.n	8002980 <Error_Handler+0x8>

08002984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800298a:	4b18      	ldr	r3, [pc, #96]	@ (80029ec <HAL_MspInit+0x68>)
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	4a17      	ldr	r2, [pc, #92]	@ (80029ec <HAL_MspInit+0x68>)
 8002990:	f043 0301 	orr.w	r3, r3, #1
 8002994:	6193      	str	r3, [r2, #24]
 8002996:	4b15      	ldr	r3, [pc, #84]	@ (80029ec <HAL_MspInit+0x68>)
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	60bb      	str	r3, [r7, #8]
 80029a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029a2:	4b12      	ldr	r3, [pc, #72]	@ (80029ec <HAL_MspInit+0x68>)
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	4a11      	ldr	r2, [pc, #68]	@ (80029ec <HAL_MspInit+0x68>)
 80029a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029ac:	61d3      	str	r3, [r2, #28]
 80029ae:	4b0f      	ldr	r3, [pc, #60]	@ (80029ec <HAL_MspInit+0x68>)
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029b6:	607b      	str	r3, [r7, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029ba:	2200      	movs	r2, #0
 80029bc:	210f      	movs	r1, #15
 80029be:	f06f 0001 	mvn.w	r0, #1
 80029c2:	f000 fb44 	bl	800304e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80029c6:	4b0a      	ldr	r3, [pc, #40]	@ (80029f0 <HAL_MspInit+0x6c>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029da:	60fb      	str	r3, [r7, #12]
 80029dc:	4a04      	ldr	r2, [pc, #16]	@ (80029f0 <HAL_MspInit+0x6c>)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000
 80029f0:	40010000 	.word	0x40010000

080029f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b088      	sub	sp, #32
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029fc:	f107 0310 	add.w	r3, r7, #16
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	605a      	str	r2, [r3, #4]
 8002a06:	609a      	str	r2, [r3, #8]
 8002a08:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a15      	ldr	r2, [pc, #84]	@ (8002a64 <HAL_I2C_MspInit+0x70>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d123      	bne.n	8002a5c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a14:	4b14      	ldr	r3, [pc, #80]	@ (8002a68 <HAL_I2C_MspInit+0x74>)
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	4a13      	ldr	r2, [pc, #76]	@ (8002a68 <HAL_I2C_MspInit+0x74>)
 8002a1a:	f043 0308 	orr.w	r3, r3, #8
 8002a1e:	6193      	str	r3, [r2, #24]
 8002a20:	4b11      	ldr	r3, [pc, #68]	@ (8002a68 <HAL_I2C_MspInit+0x74>)
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	f003 0308 	and.w	r3, r3, #8
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a2c:	23c0      	movs	r3, #192	@ 0xc0
 8002a2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a30:	2312      	movs	r3, #18
 8002a32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a34:	2303      	movs	r3, #3
 8002a36:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a38:	f107 0310 	add.w	r3, r7, #16
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	480b      	ldr	r0, [pc, #44]	@ (8002a6c <HAL_I2C_MspInit+0x78>)
 8002a40:	f000 fb30 	bl	80030a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a44:	4b08      	ldr	r3, [pc, #32]	@ (8002a68 <HAL_I2C_MspInit+0x74>)
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	4a07      	ldr	r2, [pc, #28]	@ (8002a68 <HAL_I2C_MspInit+0x74>)
 8002a4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002a4e:	61d3      	str	r3, [r2, #28]
 8002a50:	4b05      	ldr	r3, [pc, #20]	@ (8002a68 <HAL_I2C_MspInit+0x74>)
 8002a52:	69db      	ldr	r3, [r3, #28]
 8002a54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a58:	60bb      	str	r3, [r7, #8]
 8002a5a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002a5c:	bf00      	nop
 8002a5e:	3720      	adds	r7, #32
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40005400 	.word	0x40005400
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	40010c00 	.word	0x40010c00

08002a70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b088      	sub	sp, #32
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a78:	f107 0310 	add.w	r3, r7, #16
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	605a      	str	r2, [r3, #4]
 8002a82:	609a      	str	r2, [r3, #8]
 8002a84:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002afc <HAL_UART_MspInit+0x8c>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d131      	bne.n	8002af4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a90:	4b1b      	ldr	r3, [pc, #108]	@ (8002b00 <HAL_UART_MspInit+0x90>)
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	4a1a      	ldr	r2, [pc, #104]	@ (8002b00 <HAL_UART_MspInit+0x90>)
 8002a96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a9a:	6193      	str	r3, [r2, #24]
 8002a9c:	4b18      	ldr	r3, [pc, #96]	@ (8002b00 <HAL_UART_MspInit+0x90>)
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aa4:	60fb      	str	r3, [r7, #12]
 8002aa6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa8:	4b15      	ldr	r3, [pc, #84]	@ (8002b00 <HAL_UART_MspInit+0x90>)
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	4a14      	ldr	r2, [pc, #80]	@ (8002b00 <HAL_UART_MspInit+0x90>)
 8002aae:	f043 0304 	orr.w	r3, r3, #4
 8002ab2:	6193      	str	r3, [r2, #24]
 8002ab4:	4b12      	ldr	r3, [pc, #72]	@ (8002b00 <HAL_UART_MspInit+0x90>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	60bb      	str	r3, [r7, #8]
 8002abe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ac0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ac4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aca:	2303      	movs	r3, #3
 8002acc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ace:	f107 0310 	add.w	r3, r7, #16
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	480b      	ldr	r0, [pc, #44]	@ (8002b04 <HAL_UART_MspInit+0x94>)
 8002ad6:	f000 fae5 	bl	80030a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ada:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ade:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae8:	f107 0310 	add.w	r3, r7, #16
 8002aec:	4619      	mov	r1, r3
 8002aee:	4805      	ldr	r0, [pc, #20]	@ (8002b04 <HAL_UART_MspInit+0x94>)
 8002af0:	f000 fad8 	bl	80030a4 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002af4:	bf00      	nop
 8002af6:	3720      	adds	r7, #32
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40013800 	.word	0x40013800
 8002b00:	40021000 	.word	0x40021000
 8002b04:	40010800 	.word	0x40010800

08002b08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08e      	sub	sp, #56	@ 0x38
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002b10:	2300      	movs	r3, #0
 8002b12:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002b14:	2300      	movs	r3, #0
 8002b16:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002b1e:	4b34      	ldr	r3, [pc, #208]	@ (8002bf0 <HAL_InitTick+0xe8>)
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	4a33      	ldr	r2, [pc, #204]	@ (8002bf0 <HAL_InitTick+0xe8>)
 8002b24:	f043 0304 	orr.w	r3, r3, #4
 8002b28:	61d3      	str	r3, [r2, #28]
 8002b2a:	4b31      	ldr	r3, [pc, #196]	@ (8002bf0 <HAL_InitTick+0xe8>)
 8002b2c:	69db      	ldr	r3, [r3, #28]
 8002b2e:	f003 0304 	and.w	r3, r3, #4
 8002b32:	60fb      	str	r3, [r7, #12]
 8002b34:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b36:	f107 0210 	add.w	r2, r7, #16
 8002b3a:	f107 0314 	add.w	r3, r7, #20
 8002b3e:	4611      	mov	r1, r2
 8002b40:	4618      	mov	r0, r3
 8002b42:	f002 fd8f 	bl	8005664 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d103      	bne.n	8002b58 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002b50:	f002 fd60 	bl	8005614 <HAL_RCC_GetPCLK1Freq>
 8002b54:	6378      	str	r0, [r7, #52]	@ 0x34
 8002b56:	e004      	b.n	8002b62 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002b58:	f002 fd5c 	bl	8005614 <HAL_RCC_GetPCLK1Freq>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b64:	4a23      	ldr	r2, [pc, #140]	@ (8002bf4 <HAL_InitTick+0xec>)
 8002b66:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6a:	0c9b      	lsrs	r3, r3, #18
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8002b70:	4b21      	ldr	r3, [pc, #132]	@ (8002bf8 <HAL_InitTick+0xf0>)
 8002b72:	4a22      	ldr	r2, [pc, #136]	@ (8002bfc <HAL_InitTick+0xf4>)
 8002b74:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8002b76:	4b20      	ldr	r3, [pc, #128]	@ (8002bf8 <HAL_InitTick+0xf0>)
 8002b78:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b7c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8002b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8002bf8 <HAL_InitTick+0xf0>)
 8002b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b82:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8002b84:	4b1c      	ldr	r3, [pc, #112]	@ (8002bf8 <HAL_InitTick+0xf0>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b8a:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf8 <HAL_InitTick+0xf0>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b90:	4b19      	ldr	r3, [pc, #100]	@ (8002bf8 <HAL_InitTick+0xf0>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8002b96:	4818      	ldr	r0, [pc, #96]	@ (8002bf8 <HAL_InitTick+0xf0>)
 8002b98:	f002 fdb2 	bl	8005700 <HAL_TIM_Base_Init>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002ba2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d11b      	bne.n	8002be2 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8002baa:	4813      	ldr	r0, [pc, #76]	@ (8002bf8 <HAL_InitTick+0xf0>)
 8002bac:	f002 fe00 	bl	80057b0 <HAL_TIM_Base_Start_IT>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002bb6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d111      	bne.n	8002be2 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bbe:	201e      	movs	r0, #30
 8002bc0:	f000 fa61 	bl	8003086 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2b0f      	cmp	r3, #15
 8002bc8:	d808      	bhi.n	8002bdc <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8002bca:	2200      	movs	r2, #0
 8002bcc:	6879      	ldr	r1, [r7, #4]
 8002bce:	201e      	movs	r0, #30
 8002bd0:	f000 fa3d 	bl	800304e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8002c00 <HAL_InitTick+0xf8>)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6013      	str	r3, [r2, #0]
 8002bda:	e002      	b.n	8002be2 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002be2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3738      	adds	r7, #56	@ 0x38
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	431bde83 	.word	0x431bde83
 8002bf8:	2000060c 	.word	0x2000060c
 8002bfc:	40000800 	.word	0x40000800
 8002c00:	20000080 	.word	0x20000080

08002c04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c08:	bf00      	nop
 8002c0a:	e7fd      	b.n	8002c08 <NMI_Handler+0x4>

08002c0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c10:	bf00      	nop
 8002c12:	e7fd      	b.n	8002c10 <HardFault_Handler+0x4>

08002c14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c18:	bf00      	nop
 8002c1a:	e7fd      	b.n	8002c18 <MemManage_Handler+0x4>

08002c1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c20:	bf00      	nop
 8002c22:	e7fd      	b.n	8002c20 <BusFault_Handler+0x4>

08002c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c28:	bf00      	nop
 8002c2a:	e7fd      	b.n	8002c28 <UsageFault_Handler+0x4>

08002c2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr

08002c38 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 8002c3c:	2020      	movs	r0, #32
 8002c3e:	f000 fbe7 	bl	8003410 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002c42:	bf00      	nop
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002c4c:	4802      	ldr	r0, [pc, #8]	@ (8002c58 <TIM4_IRQHandler+0x10>)
 8002c4e:	f002 fe01 	bl	8005854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002c52:	bf00      	nop
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	2000060c 	.word	0x2000060c

08002c5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  return 1;
 8002c60:	2301      	movs	r3, #1
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <_kill>:

int _kill(int pid, int sig)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b082      	sub	sp, #8
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c74:	f006 ff72 	bl	8009b5c <__errno>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2216      	movs	r2, #22
 8002c7c:	601a      	str	r2, [r3, #0]
  return -1;
 8002c7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <_exit>:

void _exit (int status)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c92:	f04f 31ff 	mov.w	r1, #4294967295
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff ffe7 	bl	8002c6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c9c:	bf00      	nop
 8002c9e:	e7fd      	b.n	8002c9c <_exit+0x12>

08002ca0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cac:	2300      	movs	r3, #0
 8002cae:	617b      	str	r3, [r7, #20]
 8002cb0:	e00a      	b.n	8002cc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cb2:	f3af 8000 	nop.w
 8002cb6:	4601      	mov	r1, r0
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	1c5a      	adds	r2, r3, #1
 8002cbc:	60ba      	str	r2, [r7, #8]
 8002cbe:	b2ca      	uxtb	r2, r1
 8002cc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	617b      	str	r3, [r7, #20]
 8002cc8:	697a      	ldr	r2, [r7, #20]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	dbf0      	blt.n	8002cb2 <_read+0x12>
  }

  return len;
 8002cd0:	687b      	ldr	r3, [r7, #4]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3718      	adds	r7, #24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b086      	sub	sp, #24
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	60f8      	str	r0, [r7, #12]
 8002ce2:	60b9      	str	r1, [r7, #8]
 8002ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	617b      	str	r3, [r7, #20]
 8002cea:	e009      	b.n	8002d00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	60ba      	str	r2, [r7, #8]
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	dbf1      	blt.n	8002cec <_write+0x12>
  }
  return len;
 8002d08:	687b      	ldr	r3, [r7, #4]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3718      	adds	r7, #24
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <_close>:

int _close(int file)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d38:	605a      	str	r2, [r3, #4]
  return 0;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr

08002d46 <_isatty>:

int _isatty(int file)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d4e:	2301      	movs	r3, #1
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr

08002d5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b085      	sub	sp, #20
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	60f8      	str	r0, [r7, #12]
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bc80      	pop	{r7}
 8002d70:	4770      	bx	lr
	...

08002d74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d7c:	4a14      	ldr	r2, [pc, #80]	@ (8002dd0 <_sbrk+0x5c>)
 8002d7e:	4b15      	ldr	r3, [pc, #84]	@ (8002dd4 <_sbrk+0x60>)
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d88:	4b13      	ldr	r3, [pc, #76]	@ (8002dd8 <_sbrk+0x64>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d102      	bne.n	8002d96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d90:	4b11      	ldr	r3, [pc, #68]	@ (8002dd8 <_sbrk+0x64>)
 8002d92:	4a12      	ldr	r2, [pc, #72]	@ (8002ddc <_sbrk+0x68>)
 8002d94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d96:	4b10      	ldr	r3, [pc, #64]	@ (8002dd8 <_sbrk+0x64>)
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d207      	bcs.n	8002db4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002da4:	f006 feda 	bl	8009b5c <__errno>
 8002da8:	4603      	mov	r3, r0
 8002daa:	220c      	movs	r2, #12
 8002dac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dae:	f04f 33ff 	mov.w	r3, #4294967295
 8002db2:	e009      	b.n	8002dc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002db4:	4b08      	ldr	r3, [pc, #32]	@ (8002dd8 <_sbrk+0x64>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dba:	4b07      	ldr	r3, [pc, #28]	@ (8002dd8 <_sbrk+0x64>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	4a05      	ldr	r2, [pc, #20]	@ (8002dd8 <_sbrk+0x64>)
 8002dc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20005000 	.word	0x20005000
 8002dd4:	00000400 	.word	0x00000400
 8002dd8:	20000654 	.word	0x20000654
 8002ddc:	20004908 	.word	0x20004908

08002de0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002de4:	bf00      	nop
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bc80      	pop	{r7}
 8002dea:	4770      	bx	lr

08002dec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002dec:	f7ff fff8 	bl	8002de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002df0:	480b      	ldr	r0, [pc, #44]	@ (8002e20 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002df2:	490c      	ldr	r1, [pc, #48]	@ (8002e24 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002df4:	4a0c      	ldr	r2, [pc, #48]	@ (8002e28 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002df6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002df8:	e002      	b.n	8002e00 <LoopCopyDataInit>

08002dfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dfe:	3304      	adds	r3, #4

08002e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e04:	d3f9      	bcc.n	8002dfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e06:	4a09      	ldr	r2, [pc, #36]	@ (8002e2c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002e08:	4c09      	ldr	r4, [pc, #36]	@ (8002e30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e0c:	e001      	b.n	8002e12 <LoopFillZerobss>

08002e0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e10:	3204      	adds	r2, #4

08002e12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e14:	d3fb      	bcc.n	8002e0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e16:	f006 fea7 	bl	8009b68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e1a:	f7fe feef 	bl	8001bfc <main>
  bx lr
 8002e1e:	4770      	bx	lr
  ldr r0, =_sdata
 8002e20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e24:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8002e28:	0800c1e8 	.word	0x0800c1e8
  ldr r2, =_sbss
 8002e2c:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8002e30:	20004904 	.word	0x20004904

08002e34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e34:	e7fe      	b.n	8002e34 <ADC1_2_IRQHandler>
	...

08002e38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e3c:	4b08      	ldr	r3, [pc, #32]	@ (8002e60 <HAL_Init+0x28>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a07      	ldr	r2, [pc, #28]	@ (8002e60 <HAL_Init+0x28>)
 8002e42:	f043 0310 	orr.w	r3, r3, #16
 8002e46:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e48:	2003      	movs	r0, #3
 8002e4a:	f000 f8f5 	bl	8003038 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e4e:	200f      	movs	r0, #15
 8002e50:	f7ff fe5a 	bl	8002b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e54:	f7ff fd96 	bl	8002984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40022000 	.word	0x40022000

08002e64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e68:	4b05      	ldr	r3, [pc, #20]	@ (8002e80 <HAL_IncTick+0x1c>)
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	4b05      	ldr	r3, [pc, #20]	@ (8002e84 <HAL_IncTick+0x20>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4413      	add	r3, r2
 8002e74:	4a03      	ldr	r2, [pc, #12]	@ (8002e84 <HAL_IncTick+0x20>)
 8002e76:	6013      	str	r3, [r2, #0]
}
 8002e78:	bf00      	nop
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr
 8002e80:	20000084 	.word	0x20000084
 8002e84:	20000658 	.word	0x20000658

08002e88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e8c:	4b02      	ldr	r3, [pc, #8]	@ (8002e98 <HAL_GetTick+0x10>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bc80      	pop	{r7}
 8002e96:	4770      	bx	lr
 8002e98:	20000658 	.word	0x20000658

08002e9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ea4:	f7ff fff0 	bl	8002e88 <HAL_GetTick>
 8002ea8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb4:	d005      	beq.n	8002ec2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee0 <HAL_Delay+0x44>)
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ec2:	bf00      	nop
 8002ec4:	f7ff ffe0 	bl	8002e88 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d8f7      	bhi.n	8002ec4 <HAL_Delay+0x28>
  {
  }
}
 8002ed4:	bf00      	nop
 8002ed6:	bf00      	nop
 8002ed8:	3710      	adds	r7, #16
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	20000084 	.word	0x20000084

08002ee4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f003 0307 	and.w	r3, r3, #7
 8002ef2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f28 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f00:	4013      	ands	r3, r2
 8002f02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f16:	4a04      	ldr	r2, [pc, #16]	@ (8002f28 <__NVIC_SetPriorityGrouping+0x44>)
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	60d3      	str	r3, [r2, #12]
}
 8002f1c:	bf00      	nop
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f30:	4b04      	ldr	r3, [pc, #16]	@ (8002f44 <__NVIC_GetPriorityGrouping+0x18>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	0a1b      	lsrs	r3, r3, #8
 8002f36:	f003 0307 	and.w	r3, r3, #7
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	e000ed00 	.word	0xe000ed00

08002f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	4603      	mov	r3, r0
 8002f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	db0b      	blt.n	8002f72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f5a:	79fb      	ldrb	r3, [r7, #7]
 8002f5c:	f003 021f 	and.w	r2, r3, #31
 8002f60:	4906      	ldr	r1, [pc, #24]	@ (8002f7c <__NVIC_EnableIRQ+0x34>)
 8002f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f66:	095b      	lsrs	r3, r3, #5
 8002f68:	2001      	movs	r0, #1
 8002f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f72:	bf00      	nop
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr
 8002f7c:	e000e100 	.word	0xe000e100

08002f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	6039      	str	r1, [r7, #0]
 8002f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	db0a      	blt.n	8002faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	490c      	ldr	r1, [pc, #48]	@ (8002fcc <__NVIC_SetPriority+0x4c>)
 8002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9e:	0112      	lsls	r2, r2, #4
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fa8:	e00a      	b.n	8002fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	4908      	ldr	r1, [pc, #32]	@ (8002fd0 <__NVIC_SetPriority+0x50>)
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	3b04      	subs	r3, #4
 8002fb8:	0112      	lsls	r2, r2, #4
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	761a      	strb	r2, [r3, #24]
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bc80      	pop	{r7}
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	e000e100 	.word	0xe000e100
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b089      	sub	sp, #36	@ 0x24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f1c3 0307 	rsb	r3, r3, #7
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	bf28      	it	cs
 8002ff2:	2304      	movcs	r3, #4
 8002ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	2b06      	cmp	r3, #6
 8002ffc:	d902      	bls.n	8003004 <NVIC_EncodePriority+0x30>
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	3b03      	subs	r3, #3
 8003002:	e000      	b.n	8003006 <NVIC_EncodePriority+0x32>
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003008:	f04f 32ff 	mov.w	r2, #4294967295
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	43da      	mvns	r2, r3
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	401a      	ands	r2, r3
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800301c:	f04f 31ff 	mov.w	r1, #4294967295
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	fa01 f303 	lsl.w	r3, r1, r3
 8003026:	43d9      	mvns	r1, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800302c:	4313      	orrs	r3, r2
         );
}
 800302e:	4618      	mov	r0, r3
 8003030:	3724      	adds	r7, #36	@ 0x24
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr

08003038 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff ff4f 	bl	8002ee4 <__NVIC_SetPriorityGrouping>
}
 8003046:	bf00      	nop
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800304e:	b580      	push	{r7, lr}
 8003050:	b086      	sub	sp, #24
 8003052:	af00      	add	r7, sp, #0
 8003054:	4603      	mov	r3, r0
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
 800305a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800305c:	2300      	movs	r3, #0
 800305e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003060:	f7ff ff64 	bl	8002f2c <__NVIC_GetPriorityGrouping>
 8003064:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	68b9      	ldr	r1, [r7, #8]
 800306a:	6978      	ldr	r0, [r7, #20]
 800306c:	f7ff ffb2 	bl	8002fd4 <NVIC_EncodePriority>
 8003070:	4602      	mov	r2, r0
 8003072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003076:	4611      	mov	r1, r2
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff ff81 	bl	8002f80 <__NVIC_SetPriority>
}
 800307e:	bf00      	nop
 8003080:	3718      	adds	r7, #24
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b082      	sub	sp, #8
 800308a:	af00      	add	r7, sp, #0
 800308c:	4603      	mov	r3, r0
 800308e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff ff57 	bl	8002f48 <__NVIC_EnableIRQ>
}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
	...

080030a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b08b      	sub	sp, #44	@ 0x2c
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030ae:	2300      	movs	r3, #0
 80030b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030b2:	2300      	movs	r3, #0
 80030b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030b6:	e169      	b.n	800338c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80030b8:	2201      	movs	r2, #1
 80030ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	69fa      	ldr	r2, [r7, #28]
 80030c8:	4013      	ands	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	f040 8158 	bne.w	8003386 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	4a9a      	ldr	r2, [pc, #616]	@ (8003344 <HAL_GPIO_Init+0x2a0>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d05e      	beq.n	800319e <HAL_GPIO_Init+0xfa>
 80030e0:	4a98      	ldr	r2, [pc, #608]	@ (8003344 <HAL_GPIO_Init+0x2a0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d875      	bhi.n	80031d2 <HAL_GPIO_Init+0x12e>
 80030e6:	4a98      	ldr	r2, [pc, #608]	@ (8003348 <HAL_GPIO_Init+0x2a4>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d058      	beq.n	800319e <HAL_GPIO_Init+0xfa>
 80030ec:	4a96      	ldr	r2, [pc, #600]	@ (8003348 <HAL_GPIO_Init+0x2a4>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d86f      	bhi.n	80031d2 <HAL_GPIO_Init+0x12e>
 80030f2:	4a96      	ldr	r2, [pc, #600]	@ (800334c <HAL_GPIO_Init+0x2a8>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d052      	beq.n	800319e <HAL_GPIO_Init+0xfa>
 80030f8:	4a94      	ldr	r2, [pc, #592]	@ (800334c <HAL_GPIO_Init+0x2a8>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d869      	bhi.n	80031d2 <HAL_GPIO_Init+0x12e>
 80030fe:	4a94      	ldr	r2, [pc, #592]	@ (8003350 <HAL_GPIO_Init+0x2ac>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d04c      	beq.n	800319e <HAL_GPIO_Init+0xfa>
 8003104:	4a92      	ldr	r2, [pc, #584]	@ (8003350 <HAL_GPIO_Init+0x2ac>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d863      	bhi.n	80031d2 <HAL_GPIO_Init+0x12e>
 800310a:	4a92      	ldr	r2, [pc, #584]	@ (8003354 <HAL_GPIO_Init+0x2b0>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d046      	beq.n	800319e <HAL_GPIO_Init+0xfa>
 8003110:	4a90      	ldr	r2, [pc, #576]	@ (8003354 <HAL_GPIO_Init+0x2b0>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d85d      	bhi.n	80031d2 <HAL_GPIO_Init+0x12e>
 8003116:	2b12      	cmp	r3, #18
 8003118:	d82a      	bhi.n	8003170 <HAL_GPIO_Init+0xcc>
 800311a:	2b12      	cmp	r3, #18
 800311c:	d859      	bhi.n	80031d2 <HAL_GPIO_Init+0x12e>
 800311e:	a201      	add	r2, pc, #4	@ (adr r2, 8003124 <HAL_GPIO_Init+0x80>)
 8003120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003124:	0800319f 	.word	0x0800319f
 8003128:	08003179 	.word	0x08003179
 800312c:	0800318b 	.word	0x0800318b
 8003130:	080031cd 	.word	0x080031cd
 8003134:	080031d3 	.word	0x080031d3
 8003138:	080031d3 	.word	0x080031d3
 800313c:	080031d3 	.word	0x080031d3
 8003140:	080031d3 	.word	0x080031d3
 8003144:	080031d3 	.word	0x080031d3
 8003148:	080031d3 	.word	0x080031d3
 800314c:	080031d3 	.word	0x080031d3
 8003150:	080031d3 	.word	0x080031d3
 8003154:	080031d3 	.word	0x080031d3
 8003158:	080031d3 	.word	0x080031d3
 800315c:	080031d3 	.word	0x080031d3
 8003160:	080031d3 	.word	0x080031d3
 8003164:	080031d3 	.word	0x080031d3
 8003168:	08003181 	.word	0x08003181
 800316c:	08003195 	.word	0x08003195
 8003170:	4a79      	ldr	r2, [pc, #484]	@ (8003358 <HAL_GPIO_Init+0x2b4>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d013      	beq.n	800319e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003176:	e02c      	b.n	80031d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	623b      	str	r3, [r7, #32]
          break;
 800317e:	e029      	b.n	80031d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	3304      	adds	r3, #4
 8003186:	623b      	str	r3, [r7, #32]
          break;
 8003188:	e024      	b.n	80031d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	3308      	adds	r3, #8
 8003190:	623b      	str	r3, [r7, #32]
          break;
 8003192:	e01f      	b.n	80031d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	330c      	adds	r3, #12
 800319a:	623b      	str	r3, [r7, #32]
          break;
 800319c:	e01a      	b.n	80031d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d102      	bne.n	80031ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80031a6:	2304      	movs	r3, #4
 80031a8:	623b      	str	r3, [r7, #32]
          break;
 80031aa:	e013      	b.n	80031d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d105      	bne.n	80031c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031b4:	2308      	movs	r3, #8
 80031b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	611a      	str	r2, [r3, #16]
          break;
 80031be:	e009      	b.n	80031d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031c0:	2308      	movs	r3, #8
 80031c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	69fa      	ldr	r2, [r7, #28]
 80031c8:	615a      	str	r2, [r3, #20]
          break;
 80031ca:	e003      	b.n	80031d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031cc:	2300      	movs	r3, #0
 80031ce:	623b      	str	r3, [r7, #32]
          break;
 80031d0:	e000      	b.n	80031d4 <HAL_GPIO_Init+0x130>
          break;
 80031d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	2bff      	cmp	r3, #255	@ 0xff
 80031d8:	d801      	bhi.n	80031de <HAL_GPIO_Init+0x13a>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	e001      	b.n	80031e2 <HAL_GPIO_Init+0x13e>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	3304      	adds	r3, #4
 80031e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	2bff      	cmp	r3, #255	@ 0xff
 80031e8:	d802      	bhi.n	80031f0 <HAL_GPIO_Init+0x14c>
 80031ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	e002      	b.n	80031f6 <HAL_GPIO_Init+0x152>
 80031f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f2:	3b08      	subs	r3, #8
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	210f      	movs	r1, #15
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	fa01 f303 	lsl.w	r3, r1, r3
 8003204:	43db      	mvns	r3, r3
 8003206:	401a      	ands	r2, r3
 8003208:	6a39      	ldr	r1, [r7, #32]
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	fa01 f303 	lsl.w	r3, r1, r3
 8003210:	431a      	orrs	r2, r3
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800321e:	2b00      	cmp	r3, #0
 8003220:	f000 80b1 	beq.w	8003386 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003224:	4b4d      	ldr	r3, [pc, #308]	@ (800335c <HAL_GPIO_Init+0x2b8>)
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	4a4c      	ldr	r2, [pc, #304]	@ (800335c <HAL_GPIO_Init+0x2b8>)
 800322a:	f043 0301 	orr.w	r3, r3, #1
 800322e:	6193      	str	r3, [r2, #24]
 8003230:	4b4a      	ldr	r3, [pc, #296]	@ (800335c <HAL_GPIO_Init+0x2b8>)
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	60bb      	str	r3, [r7, #8]
 800323a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800323c:	4a48      	ldr	r2, [pc, #288]	@ (8003360 <HAL_GPIO_Init+0x2bc>)
 800323e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003240:	089b      	lsrs	r3, r3, #2
 8003242:	3302      	adds	r3, #2
 8003244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003248:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	f003 0303 	and.w	r3, r3, #3
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	220f      	movs	r2, #15
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	43db      	mvns	r3, r3
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	4013      	ands	r3, r2
 800325e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a40      	ldr	r2, [pc, #256]	@ (8003364 <HAL_GPIO_Init+0x2c0>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d013      	beq.n	8003290 <HAL_GPIO_Init+0x1ec>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a3f      	ldr	r2, [pc, #252]	@ (8003368 <HAL_GPIO_Init+0x2c4>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d00d      	beq.n	800328c <HAL_GPIO_Init+0x1e8>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a3e      	ldr	r2, [pc, #248]	@ (800336c <HAL_GPIO_Init+0x2c8>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d007      	beq.n	8003288 <HAL_GPIO_Init+0x1e4>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a3d      	ldr	r2, [pc, #244]	@ (8003370 <HAL_GPIO_Init+0x2cc>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d101      	bne.n	8003284 <HAL_GPIO_Init+0x1e0>
 8003280:	2303      	movs	r3, #3
 8003282:	e006      	b.n	8003292 <HAL_GPIO_Init+0x1ee>
 8003284:	2304      	movs	r3, #4
 8003286:	e004      	b.n	8003292 <HAL_GPIO_Init+0x1ee>
 8003288:	2302      	movs	r3, #2
 800328a:	e002      	b.n	8003292 <HAL_GPIO_Init+0x1ee>
 800328c:	2301      	movs	r3, #1
 800328e:	e000      	b.n	8003292 <HAL_GPIO_Init+0x1ee>
 8003290:	2300      	movs	r3, #0
 8003292:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003294:	f002 0203 	and.w	r2, r2, #3
 8003298:	0092      	lsls	r2, r2, #2
 800329a:	4093      	lsls	r3, r2
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80032a2:	492f      	ldr	r1, [pc, #188]	@ (8003360 <HAL_GPIO_Init+0x2bc>)
 80032a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a6:	089b      	lsrs	r3, r3, #2
 80032a8:	3302      	adds	r3, #2
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d006      	beq.n	80032ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 80032be:	689a      	ldr	r2, [r3, #8]
 80032c0:	492c      	ldr	r1, [pc, #176]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	608b      	str	r3, [r1, #8]
 80032c8:	e006      	b.n	80032d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	43db      	mvns	r3, r3
 80032d2:	4928      	ldr	r1, [pc, #160]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d006      	beq.n	80032f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032e4:	4b23      	ldr	r3, [pc, #140]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 80032e6:	68da      	ldr	r2, [r3, #12]
 80032e8:	4922      	ldr	r1, [pc, #136]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	60cb      	str	r3, [r1, #12]
 80032f0:	e006      	b.n	8003300 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032f2:	4b20      	ldr	r3, [pc, #128]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	491e      	ldr	r1, [pc, #120]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d006      	beq.n	800331a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800330c:	4b19      	ldr	r3, [pc, #100]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	4918      	ldr	r1, [pc, #96]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	4313      	orrs	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
 8003318:	e006      	b.n	8003328 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800331a:	4b16      	ldr	r3, [pc, #88]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	43db      	mvns	r3, r3
 8003322:	4914      	ldr	r1, [pc, #80]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 8003324:	4013      	ands	r3, r2
 8003326:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d021      	beq.n	8003378 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003334:	4b0f      	ldr	r3, [pc, #60]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	490e      	ldr	r1, [pc, #56]	@ (8003374 <HAL_GPIO_Init+0x2d0>)
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	4313      	orrs	r3, r2
 800333e:	600b      	str	r3, [r1, #0]
 8003340:	e021      	b.n	8003386 <HAL_GPIO_Init+0x2e2>
 8003342:	bf00      	nop
 8003344:	10320000 	.word	0x10320000
 8003348:	10310000 	.word	0x10310000
 800334c:	10220000 	.word	0x10220000
 8003350:	10210000 	.word	0x10210000
 8003354:	10120000 	.word	0x10120000
 8003358:	10110000 	.word	0x10110000
 800335c:	40021000 	.word	0x40021000
 8003360:	40010000 	.word	0x40010000
 8003364:	40010800 	.word	0x40010800
 8003368:	40010c00 	.word	0x40010c00
 800336c:	40011000 	.word	0x40011000
 8003370:	40011400 	.word	0x40011400
 8003374:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003378:	4b0b      	ldr	r3, [pc, #44]	@ (80033a8 <HAL_GPIO_Init+0x304>)
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	43db      	mvns	r3, r3
 8003380:	4909      	ldr	r1, [pc, #36]	@ (80033a8 <HAL_GPIO_Init+0x304>)
 8003382:	4013      	ands	r3, r2
 8003384:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	3301      	adds	r3, #1
 800338a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	fa22 f303 	lsr.w	r3, r2, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	f47f ae8e 	bne.w	80030b8 <HAL_GPIO_Init+0x14>
  }
}
 800339c:	bf00      	nop
 800339e:	bf00      	nop
 80033a0:	372c      	adds	r7, #44	@ 0x2c
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr
 80033a8:	40010400 	.word	0x40010400

080033ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	460b      	mov	r3, r1
 80033b6:	807b      	strh	r3, [r7, #2]
 80033b8:	4613      	mov	r3, r2
 80033ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033bc:	787b      	ldrb	r3, [r7, #1]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033c2:	887a      	ldrh	r2, [r7, #2]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033c8:	e003      	b.n	80033d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033ca:	887b      	ldrh	r3, [r7, #2]
 80033cc:	041a      	lsls	r2, r3, #16
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	611a      	str	r2, [r3, #16]
}
 80033d2:	bf00      	nop
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr

080033dc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033ee:	887a      	ldrh	r2, [r7, #2]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4013      	ands	r3, r2
 80033f4:	041a      	lsls	r2, r3, #16
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	43d9      	mvns	r1, r3
 80033fa:	887b      	ldrh	r3, [r7, #2]
 80033fc:	400b      	ands	r3, r1
 80033fe:	431a      	orrs	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	611a      	str	r2, [r3, #16]
}
 8003404:	bf00      	nop
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr
	...

08003410 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800341a:	4b08      	ldr	r3, [pc, #32]	@ (800343c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800341c:	695a      	ldr	r2, [r3, #20]
 800341e:	88fb      	ldrh	r3, [r7, #6]
 8003420:	4013      	ands	r3, r2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d006      	beq.n	8003434 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003426:	4a05      	ldr	r2, [pc, #20]	@ (800343c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003428:	88fb      	ldrh	r3, [r7, #6]
 800342a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800342c:	88fb      	ldrh	r3, [r7, #6]
 800342e:	4618      	mov	r0, r3
 8003430:	f7fe fddc 	bl	8001fec <HAL_GPIO_EXTI_Callback>
  }
}
 8003434:	bf00      	nop
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	40010400 	.word	0x40010400

08003440 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e12b      	b.n	80036aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d106      	bne.n	800346c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f7ff fac4 	bl	80029f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2224      	movs	r2, #36	@ 0x24
 8003470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0201 	bic.w	r2, r2, #1
 8003482:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003492:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034a4:	f002 f8b6 	bl	8005614 <HAL_RCC_GetPCLK1Freq>
 80034a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	4a81      	ldr	r2, [pc, #516]	@ (80036b4 <HAL_I2C_Init+0x274>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d807      	bhi.n	80034c4 <HAL_I2C_Init+0x84>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	4a80      	ldr	r2, [pc, #512]	@ (80036b8 <HAL_I2C_Init+0x278>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	bf94      	ite	ls
 80034bc:	2301      	movls	r3, #1
 80034be:	2300      	movhi	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	e006      	b.n	80034d2 <HAL_I2C_Init+0x92>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	4a7d      	ldr	r2, [pc, #500]	@ (80036bc <HAL_I2C_Init+0x27c>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	bf94      	ite	ls
 80034cc:	2301      	movls	r3, #1
 80034ce:	2300      	movhi	r3, #0
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e0e7      	b.n	80036aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	4a78      	ldr	r2, [pc, #480]	@ (80036c0 <HAL_I2C_Init+0x280>)
 80034de:	fba2 2303 	umull	r2, r3, r2, r3
 80034e2:	0c9b      	lsrs	r3, r3, #18
 80034e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6a1b      	ldr	r3, [r3, #32]
 8003500:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	4a6a      	ldr	r2, [pc, #424]	@ (80036b4 <HAL_I2C_Init+0x274>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d802      	bhi.n	8003514 <HAL_I2C_Init+0xd4>
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	3301      	adds	r3, #1
 8003512:	e009      	b.n	8003528 <HAL_I2C_Init+0xe8>
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800351a:	fb02 f303 	mul.w	r3, r2, r3
 800351e:	4a69      	ldr	r2, [pc, #420]	@ (80036c4 <HAL_I2C_Init+0x284>)
 8003520:	fba2 2303 	umull	r2, r3, r2, r3
 8003524:	099b      	lsrs	r3, r3, #6
 8003526:	3301      	adds	r3, #1
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6812      	ldr	r2, [r2, #0]
 800352c:	430b      	orrs	r3, r1
 800352e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800353a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	495c      	ldr	r1, [pc, #368]	@ (80036b4 <HAL_I2C_Init+0x274>)
 8003544:	428b      	cmp	r3, r1
 8003546:	d819      	bhi.n	800357c <HAL_I2C_Init+0x13c>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	1e59      	subs	r1, r3, #1
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	fbb1 f3f3 	udiv	r3, r1, r3
 8003556:	1c59      	adds	r1, r3, #1
 8003558:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800355c:	400b      	ands	r3, r1
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00a      	beq.n	8003578 <HAL_I2C_Init+0x138>
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	1e59      	subs	r1, r3, #1
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003570:	3301      	adds	r3, #1
 8003572:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003576:	e051      	b.n	800361c <HAL_I2C_Init+0x1dc>
 8003578:	2304      	movs	r3, #4
 800357a:	e04f      	b.n	800361c <HAL_I2C_Init+0x1dc>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d111      	bne.n	80035a8 <HAL_I2C_Init+0x168>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	1e58      	subs	r0, r3, #1
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6859      	ldr	r1, [r3, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	440b      	add	r3, r1
 8003592:	fbb0 f3f3 	udiv	r3, r0, r3
 8003596:	3301      	adds	r3, #1
 8003598:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800359c:	2b00      	cmp	r3, #0
 800359e:	bf0c      	ite	eq
 80035a0:	2301      	moveq	r3, #1
 80035a2:	2300      	movne	r3, #0
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	e012      	b.n	80035ce <HAL_I2C_Init+0x18e>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	1e58      	subs	r0, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6859      	ldr	r1, [r3, #4]
 80035b0:	460b      	mov	r3, r1
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	0099      	lsls	r1, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80035be:	3301      	adds	r3, #1
 80035c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	bf0c      	ite	eq
 80035c8:	2301      	moveq	r3, #1
 80035ca:	2300      	movne	r3, #0
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <HAL_I2C_Init+0x196>
 80035d2:	2301      	movs	r3, #1
 80035d4:	e022      	b.n	800361c <HAL_I2C_Init+0x1dc>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10e      	bne.n	80035fc <HAL_I2C_Init+0x1bc>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	1e58      	subs	r0, r3, #1
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6859      	ldr	r1, [r3, #4]
 80035e6:	460b      	mov	r3, r1
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	440b      	add	r3, r1
 80035ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80035f0:	3301      	adds	r3, #1
 80035f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035fa:	e00f      	b.n	800361c <HAL_I2C_Init+0x1dc>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	1e58      	subs	r0, r3, #1
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6859      	ldr	r1, [r3, #4]
 8003604:	460b      	mov	r3, r1
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	0099      	lsls	r1, r3, #2
 800360c:	440b      	add	r3, r1
 800360e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003612:	3301      	adds	r3, #1
 8003614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003618:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800361c:	6879      	ldr	r1, [r7, #4]
 800361e:	6809      	ldr	r1, [r1, #0]
 8003620:	4313      	orrs	r3, r2
 8003622:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	69da      	ldr	r2, [r3, #28]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	431a      	orrs	r2, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	430a      	orrs	r2, r1
 800363e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800364a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6911      	ldr	r1, [r2, #16]
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	68d2      	ldr	r2, [r2, #12]
 8003656:	4311      	orrs	r1, r2
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6812      	ldr	r2, [r2, #0]
 800365c:	430b      	orrs	r3, r1
 800365e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	695a      	ldr	r2, [r3, #20]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	431a      	orrs	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f042 0201 	orr.w	r2, r2, #1
 800368a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2220      	movs	r2, #32
 8003696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3710      	adds	r7, #16
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	000186a0 	.word	0x000186a0
 80036b8:	001e847f 	.word	0x001e847f
 80036bc:	003d08ff 	.word	0x003d08ff
 80036c0:	431bde83 	.word	0x431bde83
 80036c4:	10624dd3 	.word	0x10624dd3

080036c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b088      	sub	sp, #32
 80036cc:	af02      	add	r7, sp, #8
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	607a      	str	r2, [r7, #4]
 80036d2:	461a      	mov	r2, r3
 80036d4:	460b      	mov	r3, r1
 80036d6:	817b      	strh	r3, [r7, #10]
 80036d8:	4613      	mov	r3, r2
 80036da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036dc:	f7ff fbd4 	bl	8002e88 <HAL_GetTick>
 80036e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b20      	cmp	r3, #32
 80036ec:	f040 80e0 	bne.w	80038b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	2319      	movs	r3, #25
 80036f6:	2201      	movs	r2, #1
 80036f8:	4970      	ldr	r1, [pc, #448]	@ (80038bc <HAL_I2C_Master_Transmit+0x1f4>)
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f001 f98a 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003706:	2302      	movs	r3, #2
 8003708:	e0d3      	b.n	80038b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_I2C_Master_Transmit+0x50>
 8003714:	2302      	movs	r3, #2
 8003716:	e0cc      	b.n	80038b2 <HAL_I2C_Master_Transmit+0x1ea>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b01      	cmp	r3, #1
 800372c:	d007      	beq.n	800373e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f042 0201 	orr.w	r2, r2, #1
 800373c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800374c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2221      	movs	r2, #33	@ 0x21
 8003752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2210      	movs	r2, #16
 800375a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	893a      	ldrh	r2, [r7, #8]
 800376e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003774:	b29a      	uxth	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	4a50      	ldr	r2, [pc, #320]	@ (80038c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800377e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003780:	8979      	ldrh	r1, [r7, #10]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	6a3a      	ldr	r2, [r7, #32]
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 fe76 	bl	8004478 <I2C_MasterRequestWrite>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e08d      	b.n	80038b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003796:	2300      	movs	r3, #0
 8003798:	613b      	str	r3, [r7, #16]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	613b      	str	r3, [r7, #16]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	613b      	str	r3, [r7, #16]
 80037aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80037ac:	e066      	b.n	800387c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037ae:	697a      	ldr	r2, [r7, #20]
 80037b0:	6a39      	ldr	r1, [r7, #32]
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f001 fa48 	bl	8004c48 <I2C_WaitOnTXEFlagUntilTimeout>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00d      	beq.n	80037da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	d107      	bne.n	80037d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e06b      	b.n	80038b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037de:	781a      	ldrb	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ea:	1c5a      	adds	r2, r3, #1
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003802:	3b01      	subs	r3, #1
 8003804:	b29a      	uxth	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b04      	cmp	r3, #4
 8003816:	d11b      	bne.n	8003850 <HAL_I2C_Master_Transmit+0x188>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800381c:	2b00      	cmp	r3, #0
 800381e:	d017      	beq.n	8003850 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003824:	781a      	ldrb	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	1c5a      	adds	r2, r3, #1
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800383a:	b29b      	uxth	r3, r3
 800383c:	3b01      	subs	r3, #1
 800383e:	b29a      	uxth	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003848:	3b01      	subs	r3, #1
 800384a:	b29a      	uxth	r2, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	6a39      	ldr	r1, [r7, #32]
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f001 fa3f 	bl	8004cd8 <I2C_WaitOnBTFFlagUntilTimeout>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00d      	beq.n	800387c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003864:	2b04      	cmp	r3, #4
 8003866:	d107      	bne.n	8003878 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003876:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e01a      	b.n	80038b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003880:	2b00      	cmp	r3, #0
 8003882:	d194      	bne.n	80037ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003892:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	e000      	b.n	80038b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80038b0:	2302      	movs	r3, #2
  }
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3718      	adds	r7, #24
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	00100002 	.word	0x00100002
 80038c0:	ffff0000 	.word	0xffff0000

080038c4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b08c      	sub	sp, #48	@ 0x30
 80038c8:	af02      	add	r7, sp, #8
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	607a      	str	r2, [r7, #4]
 80038ce:	461a      	mov	r2, r3
 80038d0:	460b      	mov	r3, r1
 80038d2:	817b      	strh	r3, [r7, #10]
 80038d4:	4613      	mov	r3, r2
 80038d6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80038d8:	2300      	movs	r3, #0
 80038da:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038dc:	f7ff fad4 	bl	8002e88 <HAL_GetTick>
 80038e0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b20      	cmp	r3, #32
 80038ec:	f040 824b 	bne.w	8003d86 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	2319      	movs	r3, #25
 80038f6:	2201      	movs	r2, #1
 80038f8:	497f      	ldr	r1, [pc, #508]	@ (8003af8 <HAL_I2C_Master_Receive+0x234>)
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f001 f88a 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003906:	2302      	movs	r3, #2
 8003908:	e23e      	b.n	8003d88 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003910:	2b01      	cmp	r3, #1
 8003912:	d101      	bne.n	8003918 <HAL_I2C_Master_Receive+0x54>
 8003914:	2302      	movs	r3, #2
 8003916:	e237      	b.n	8003d88 <HAL_I2C_Master_Receive+0x4c4>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b01      	cmp	r3, #1
 800392c:	d007      	beq.n	800393e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f042 0201 	orr.w	r2, r2, #1
 800393c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800394c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2222      	movs	r2, #34	@ 0x22
 8003952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2210      	movs	r2, #16
 800395a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	893a      	ldrh	r2, [r7, #8]
 800396e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003974:	b29a      	uxth	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	4a5f      	ldr	r2, [pc, #380]	@ (8003afc <HAL_I2C_Master_Receive+0x238>)
 800397e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003980:	8979      	ldrh	r1, [r7, #10]
 8003982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003984:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	f000 fdf8 	bl	800457c <I2C_MasterRequestRead>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e1f8      	b.n	8003d88 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399a:	2b00      	cmp	r3, #0
 800399c:	d113      	bne.n	80039c6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800399e:	2300      	movs	r3, #0
 80039a0:	61fb      	str	r3, [r7, #28]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	61fb      	str	r3, [r7, #28]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	61fb      	str	r3, [r7, #28]
 80039b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	e1cc      	b.n	8003d60 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d11e      	bne.n	8003a0c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039dc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80039de:	b672      	cpsid	i
}
 80039e0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039e2:	2300      	movs	r3, #0
 80039e4:	61bb      	str	r3, [r7, #24]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	61bb      	str	r3, [r7, #24]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	61bb      	str	r3, [r7, #24]
 80039f6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a06:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003a08:	b662      	cpsie	i
}
 8003a0a:	e035      	b.n	8003a78 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d11e      	bne.n	8003a52 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a22:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a24:	b672      	cpsid	i
}
 8003a26:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a28:	2300      	movs	r3, #0
 8003a2a:	617b      	str	r3, [r7, #20]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	617b      	str	r3, [r7, #20]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	617b      	str	r3, [r7, #20]
 8003a3c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a4c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003a4e:	b662      	cpsie	i
}
 8003a50:	e012      	b.n	8003a78 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a62:	2300      	movs	r3, #0
 8003a64:	613b      	str	r3, [r7, #16]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	613b      	str	r3, [r7, #16]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	613b      	str	r3, [r7, #16]
 8003a76:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003a78:	e172      	b.n	8003d60 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a7e:	2b03      	cmp	r3, #3
 8003a80:	f200 811f 	bhi.w	8003cc2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d123      	bne.n	8003ad4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f001 f969 	bl	8004d68 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e173      	b.n	8003d88 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	691a      	ldr	r2, [r3, #16]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab2:	1c5a      	adds	r2, r3, #1
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003abc:	3b01      	subs	r3, #1
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	3b01      	subs	r3, #1
 8003acc:	b29a      	uxth	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ad2:	e145      	b.n	8003d60 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d152      	bne.n	8003b82 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	4906      	ldr	r1, [pc, #24]	@ (8003b00 <HAL_I2C_Master_Receive+0x23c>)
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 ff94 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d008      	beq.n	8003b04 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e148      	b.n	8003d88 <HAL_I2C_Master_Receive+0x4c4>
 8003af6:	bf00      	nop
 8003af8:	00100002 	.word	0x00100002
 8003afc:	ffff0000 	.word	0xffff0000
 8003b00:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003b04:	b672      	cpsid	i
}
 8003b06:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	691a      	ldr	r2, [r3, #16]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2a:	1c5a      	adds	r2, r3, #1
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b34:	3b01      	subs	r3, #1
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	3b01      	subs	r3, #1
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003b4a:	b662      	cpsie	i
}
 8003b4c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	691a      	ldr	r2, [r3, #16]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b60:	1c5a      	adds	r2, r3, #1
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	b29a      	uxth	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b80:	e0ee      	b.n	8003d60 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b88:	2200      	movs	r2, #0
 8003b8a:	4981      	ldr	r1, [pc, #516]	@ (8003d90 <HAL_I2C_Master_Receive+0x4cc>)
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f000 ff41 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d001      	beq.n	8003b9c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e0f5      	b.n	8003d88 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003baa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003bac:	b672      	cpsid	i
}
 8003bae:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	691a      	ldr	r2, [r3, #16]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bba:	b2d2      	uxtb	r2, r2
 8003bbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc2:	1c5a      	adds	r2, r3, #1
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003be2:	4b6c      	ldr	r3, [pc, #432]	@ (8003d94 <HAL_I2C_Master_Receive+0x4d0>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	08db      	lsrs	r3, r3, #3
 8003be8:	4a6b      	ldr	r2, [pc, #428]	@ (8003d98 <HAL_I2C_Master_Receive+0x4d4>)
 8003bea:	fba2 2303 	umull	r2, r3, r2, r3
 8003bee:	0a1a      	lsrs	r2, r3, #8
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	00da      	lsls	r2, r3, #3
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003bfc:	6a3b      	ldr	r3, [r7, #32]
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003c02:	6a3b      	ldr	r3, [r7, #32]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d118      	bne.n	8003c3a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2220      	movs	r2, #32
 8003c12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c22:	f043 0220 	orr.w	r2, r3, #32
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003c2a:	b662      	cpsie	i
}
 8003c2c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e0a6      	b.n	8003d88 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	f003 0304 	and.w	r3, r3, #4
 8003c44:	2b04      	cmp	r3, #4
 8003c46:	d1d9      	bne.n	8003bfc <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691a      	ldr	r2, [r3, #16]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	b2d2      	uxtb	r2, r2
 8003c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003c8a:	b662      	cpsie	i
}
 8003c8c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	691a      	ldr	r2, [r3, #16]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cc0:	e04e      	b.n	8003d60 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cc4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f001 f84e 	bl	8004d68 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e058      	b.n	8003d88 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	691a      	ldr	r2, [r3, #16]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce0:	b2d2      	uxtb	r2, r2
 8003ce2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce8:	1c5a      	adds	r2, r3, #1
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	3b01      	subs	r3, #1
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	f003 0304 	and.w	r3, r3, #4
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d124      	bne.n	8003d60 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1a:	2b03      	cmp	r3, #3
 8003d1c:	d107      	bne.n	8003d2e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d2c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	691a      	ldr	r2, [r3, #16]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	b2d2      	uxtb	r2, r2
 8003d3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d40:	1c5a      	adds	r2, r3, #1
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f47f ae88 	bne.w	8003a7a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003d82:	2300      	movs	r3, #0
 8003d84:	e000      	b.n	8003d88 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003d86:	2302      	movs	r3, #2
  }
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3728      	adds	r7, #40	@ 0x28
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	00010004 	.word	0x00010004
 8003d94:	2000007c 	.word	0x2000007c
 8003d98:	14f8b589 	.word	0x14f8b589

08003d9c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af02      	add	r7, sp, #8
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	4608      	mov	r0, r1
 8003da6:	4611      	mov	r1, r2
 8003da8:	461a      	mov	r2, r3
 8003daa:	4603      	mov	r3, r0
 8003dac:	817b      	strh	r3, [r7, #10]
 8003dae:	460b      	mov	r3, r1
 8003db0:	813b      	strh	r3, [r7, #8]
 8003db2:	4613      	mov	r3, r2
 8003db4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003db6:	f7ff f867 	bl	8002e88 <HAL_GetTick>
 8003dba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b20      	cmp	r3, #32
 8003dc6:	f040 80d9 	bne.w	8003f7c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	2319      	movs	r3, #25
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	496d      	ldr	r1, [pc, #436]	@ (8003f88 <HAL_I2C_Mem_Write+0x1ec>)
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f000 fe1d 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003de0:	2302      	movs	r3, #2
 8003de2:	e0cc      	b.n	8003f7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d101      	bne.n	8003df2 <HAL_I2C_Mem_Write+0x56>
 8003dee:	2302      	movs	r3, #2
 8003df0:	e0c5      	b.n	8003f7e <HAL_I2C_Mem_Write+0x1e2>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0301 	and.w	r3, r3, #1
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d007      	beq.n	8003e18 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f042 0201 	orr.w	r2, r2, #1
 8003e16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2221      	movs	r2, #33	@ 0x21
 8003e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2240      	movs	r2, #64	@ 0x40
 8003e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6a3a      	ldr	r2, [r7, #32]
 8003e42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e4e:	b29a      	uxth	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	4a4d      	ldr	r2, [pc, #308]	@ (8003f8c <HAL_I2C_Mem_Write+0x1f0>)
 8003e58:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e5a:	88f8      	ldrh	r0, [r7, #6]
 8003e5c:	893a      	ldrh	r2, [r7, #8]
 8003e5e:	8979      	ldrh	r1, [r7, #10]
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	9301      	str	r3, [sp, #4]
 8003e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	4603      	mov	r3, r0
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f000 fc54 	bl	8004718 <I2C_RequestMemoryWrite>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d052      	beq.n	8003f1c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e081      	b.n	8003f7e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f000 fee2 	bl	8004c48 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00d      	beq.n	8003ea6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8e:	2b04      	cmp	r3, #4
 8003e90:	d107      	bne.n	8003ea2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ea0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e06b      	b.n	8003f7e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eaa:	781a      	ldrb	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb6:	1c5a      	adds	r2, r3, #1
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	2b04      	cmp	r3, #4
 8003ee2:	d11b      	bne.n	8003f1c <HAL_I2C_Mem_Write+0x180>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d017      	beq.n	8003f1c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef0:	781a      	ldrb	r2, [r3, #0]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efc:	1c5a      	adds	r2, r3, #1
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f06:	3b01      	subs	r3, #1
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	3b01      	subs	r3, #1
 8003f16:	b29a      	uxth	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1aa      	bne.n	8003e7a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f28:	68f8      	ldr	r0, [r7, #12]
 8003f2a:	f000 fed5 	bl	8004cd8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00d      	beq.n	8003f50 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d107      	bne.n	8003f4c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f4a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e016      	b.n	8003f7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2220      	movs	r2, #32
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	e000      	b.n	8003f7e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003f7c:	2302      	movs	r3, #2
  }
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3718      	adds	r7, #24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	00100002 	.word	0x00100002
 8003f8c:	ffff0000 	.word	0xffff0000

08003f90 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b08c      	sub	sp, #48	@ 0x30
 8003f94:	af02      	add	r7, sp, #8
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	4608      	mov	r0, r1
 8003f9a:	4611      	mov	r1, r2
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	817b      	strh	r3, [r7, #10]
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	813b      	strh	r3, [r7, #8]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003faa:	2300      	movs	r3, #0
 8003fac:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fae:	f7fe ff6b 	bl	8002e88 <HAL_GetTick>
 8003fb2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	f040 8250 	bne.w	8004462 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	2319      	movs	r3, #25
 8003fc8:	2201      	movs	r2, #1
 8003fca:	4982      	ldr	r1, [pc, #520]	@ (80041d4 <HAL_I2C_Mem_Read+0x244>)
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f000 fd21 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003fd8:	2302      	movs	r3, #2
 8003fda:	e243      	b.n	8004464 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d101      	bne.n	8003fea <HAL_I2C_Mem_Read+0x5a>
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	e23c      	b.n	8004464 <HAL_I2C_Mem_Read+0x4d4>
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d007      	beq.n	8004010 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f042 0201 	orr.w	r2, r2, #1
 800400e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800401e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2222      	movs	r2, #34	@ 0x22
 8004024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2240      	movs	r2, #64	@ 0x40
 800402c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800403a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004040:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004046:	b29a      	uxth	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	4a62      	ldr	r2, [pc, #392]	@ (80041d8 <HAL_I2C_Mem_Read+0x248>)
 8004050:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004052:	88f8      	ldrh	r0, [r7, #6]
 8004054:	893a      	ldrh	r2, [r7, #8]
 8004056:	8979      	ldrh	r1, [r7, #10]
 8004058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405a:	9301      	str	r3, [sp, #4]
 800405c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800405e:	9300      	str	r3, [sp, #0]
 8004060:	4603      	mov	r3, r0
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 fbee 	bl	8004844 <I2C_RequestMemoryRead>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e1f8      	b.n	8004464 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004076:	2b00      	cmp	r3, #0
 8004078:	d113      	bne.n	80040a2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800407a:	2300      	movs	r3, #0
 800407c:	61fb      	str	r3, [r7, #28]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	61fb      	str	r3, [r7, #28]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	e1cc      	b.n	800443c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d11e      	bne.n	80040e8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80040ba:	b672      	cpsid	i
}
 80040bc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040be:	2300      	movs	r3, #0
 80040c0:	61bb      	str	r3, [r7, #24]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	61bb      	str	r3, [r7, #24]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	61bb      	str	r3, [r7, #24]
 80040d2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80040e4:	b662      	cpsie	i
}
 80040e6:	e035      	b.n	8004154 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d11e      	bne.n	800412e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004100:	b672      	cpsid	i
}
 8004102:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004104:	2300      	movs	r3, #0
 8004106:	617b      	str	r3, [r7, #20]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	617b      	str	r3, [r7, #20]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004128:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800412a:	b662      	cpsie	i
}
 800412c:	e012      	b.n	8004154 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800413c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800413e:	2300      	movs	r3, #0
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	695b      	ldr	r3, [r3, #20]
 8004148:	613b      	str	r3, [r7, #16]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	699b      	ldr	r3, [r3, #24]
 8004150:	613b      	str	r3, [r7, #16]
 8004152:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004154:	e172      	b.n	800443c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800415a:	2b03      	cmp	r3, #3
 800415c:	f200 811f 	bhi.w	800439e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004164:	2b01      	cmp	r3, #1
 8004166:	d123      	bne.n	80041b0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004168:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800416a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800416c:	68f8      	ldr	r0, [r7, #12]
 800416e:	f000 fdfb 	bl	8004d68 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d001      	beq.n	800417c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e173      	b.n	8004464 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691a      	ldr	r2, [r3, #16]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	b2d2      	uxtb	r2, r2
 8004188:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418e:	1c5a      	adds	r2, r3, #1
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004198:	3b01      	subs	r3, #1
 800419a:	b29a      	uxth	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80041ae:	e145      	b.n	800443c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d152      	bne.n	800425e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041be:	2200      	movs	r2, #0
 80041c0:	4906      	ldr	r1, [pc, #24]	@ (80041dc <HAL_I2C_Mem_Read+0x24c>)
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 fc26 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d008      	beq.n	80041e0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e148      	b.n	8004464 <HAL_I2C_Mem_Read+0x4d4>
 80041d2:	bf00      	nop
 80041d4:	00100002 	.word	0x00100002
 80041d8:	ffff0000 	.word	0xffff0000
 80041dc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80041e0:	b672      	cpsid	i
}
 80041e2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	691a      	ldr	r2, [r3, #16]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fe:	b2d2      	uxtb	r2, r2
 8004200:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004206:	1c5a      	adds	r2, r3, #1
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421c:	b29b      	uxth	r3, r3
 800421e:	3b01      	subs	r3, #1
 8004220:	b29a      	uxth	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004226:	b662      	cpsie	i
}
 8004228:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	691a      	ldr	r2, [r3, #16]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004234:	b2d2      	uxtb	r2, r2
 8004236:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004246:	3b01      	subs	r3, #1
 8004248:	b29a      	uxth	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004252:	b29b      	uxth	r3, r3
 8004254:	3b01      	subs	r3, #1
 8004256:	b29a      	uxth	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800425c:	e0ee      	b.n	800443c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004264:	2200      	movs	r2, #0
 8004266:	4981      	ldr	r1, [pc, #516]	@ (800446c <HAL_I2C_Mem_Read+0x4dc>)
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 fbd3 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e0f5      	b.n	8004464 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004286:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004288:	b672      	cpsid	i
}
 800428a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	691a      	ldr	r2, [r3, #16]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004296:	b2d2      	uxtb	r2, r2
 8004298:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429e:	1c5a      	adds	r2, r3, #1
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a8:	3b01      	subs	r3, #1
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	3b01      	subs	r3, #1
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80042be:	4b6c      	ldr	r3, [pc, #432]	@ (8004470 <HAL_I2C_Mem_Read+0x4e0>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	08db      	lsrs	r3, r3, #3
 80042c4:	4a6b      	ldr	r2, [pc, #428]	@ (8004474 <HAL_I2C_Mem_Read+0x4e4>)
 80042c6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ca:	0a1a      	lsrs	r2, r3, #8
 80042cc:	4613      	mov	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	00da      	lsls	r2, r3, #3
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80042d8:	6a3b      	ldr	r3, [r7, #32]
 80042da:	3b01      	subs	r3, #1
 80042dc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80042de:	6a3b      	ldr	r3, [r7, #32]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d118      	bne.n	8004316 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2220      	movs	r2, #32
 80042ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fe:	f043 0220 	orr.w	r2, r3, #32
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004306:	b662      	cpsie	i
}
 8004308:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e0a6      	b.n	8004464 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b04      	cmp	r3, #4
 8004322:	d1d9      	bne.n	80042d8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004332:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	691a      	ldr	r2, [r3, #16]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433e:	b2d2      	uxtb	r2, r2
 8004340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004346:	1c5a      	adds	r2, r3, #1
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004350:	3b01      	subs	r3, #1
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435c:	b29b      	uxth	r3, r3
 800435e:	3b01      	subs	r3, #1
 8004360:	b29a      	uxth	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004366:	b662      	cpsie	i
}
 8004368:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	691a      	ldr	r2, [r3, #16]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	b2d2      	uxtb	r2, r2
 8004376:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004386:	3b01      	subs	r3, #1
 8004388:	b29a      	uxth	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004392:	b29b      	uxth	r3, r3
 8004394:	3b01      	subs	r3, #1
 8004396:	b29a      	uxth	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800439c:	e04e      	b.n	800443c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800439e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043a0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f000 fce0 	bl	8004d68 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e058      	b.n	8004464 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	691a      	ldr	r2, [r3, #16]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043bc:	b2d2      	uxtb	r2, r2
 80043be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c4:	1c5a      	adds	r2, r3, #1
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ce:	3b01      	subs	r3, #1
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d124      	bne.n	800443c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f6:	2b03      	cmp	r3, #3
 80043f8:	d107      	bne.n	800440a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004408:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004414:	b2d2      	uxtb	r2, r2
 8004416:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004426:	3b01      	subs	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004432:	b29b      	uxth	r3, r3
 8004434:	3b01      	subs	r3, #1
 8004436:	b29a      	uxth	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004440:	2b00      	cmp	r3, #0
 8004442:	f47f ae88 	bne.w	8004156 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800445e:	2300      	movs	r3, #0
 8004460:	e000      	b.n	8004464 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8004462:	2302      	movs	r3, #2
  }
}
 8004464:	4618      	mov	r0, r3
 8004466:	3728      	adds	r7, #40	@ 0x28
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	00010004 	.word	0x00010004
 8004470:	2000007c 	.word	0x2000007c
 8004474:	14f8b589 	.word	0x14f8b589

08004478 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af02      	add	r7, sp, #8
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	607a      	str	r2, [r7, #4]
 8004482:	603b      	str	r3, [r7, #0]
 8004484:	460b      	mov	r3, r1
 8004486:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800448c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	2b08      	cmp	r3, #8
 8004492:	d006      	beq.n	80044a2 <I2C_MasterRequestWrite+0x2a>
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d003      	beq.n	80044a2 <I2C_MasterRequestWrite+0x2a>
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044a0:	d108      	bne.n	80044b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044b0:	601a      	str	r2, [r3, #0]
 80044b2:	e00b      	b.n	80044cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b8:	2b12      	cmp	r3, #18
 80044ba:	d107      	bne.n	80044cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 fa9b 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00d      	beq.n	8004500 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044f2:	d103      	bne.n	80044fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e035      	b.n	800456c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004508:	d108      	bne.n	800451c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800450a:	897b      	ldrh	r3, [r7, #10]
 800450c:	b2db      	uxtb	r3, r3
 800450e:	461a      	mov	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004518:	611a      	str	r2, [r3, #16]
 800451a:	e01b      	b.n	8004554 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800451c:	897b      	ldrh	r3, [r7, #10]
 800451e:	11db      	asrs	r3, r3, #7
 8004520:	b2db      	uxtb	r3, r3
 8004522:	f003 0306 	and.w	r3, r3, #6
 8004526:	b2db      	uxtb	r3, r3
 8004528:	f063 030f 	orn	r3, r3, #15
 800452c:	b2da      	uxtb	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	490e      	ldr	r1, [pc, #56]	@ (8004574 <I2C_MasterRequestWrite+0xfc>)
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	f000 fae4 	bl	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e010      	b.n	800456c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800454a:	897b      	ldrh	r3, [r7, #10]
 800454c:	b2da      	uxtb	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	4907      	ldr	r1, [pc, #28]	@ (8004578 <I2C_MasterRequestWrite+0x100>)
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 fad4 	bl	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e000      	b.n	800456c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800456a:	2300      	movs	r3, #0
}
 800456c:	4618      	mov	r0, r3
 800456e:	3718      	adds	r7, #24
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	00010008 	.word	0x00010008
 8004578:	00010002 	.word	0x00010002

0800457c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b088      	sub	sp, #32
 8004580:	af02      	add	r7, sp, #8
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	607a      	str	r2, [r7, #4]
 8004586:	603b      	str	r3, [r7, #0]
 8004588:	460b      	mov	r3, r1
 800458a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004590:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045a0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2b08      	cmp	r3, #8
 80045a6:	d006      	beq.n	80045b6 <I2C_MasterRequestRead+0x3a>
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d003      	beq.n	80045b6 <I2C_MasterRequestRead+0x3a>
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045b4:	d108      	bne.n	80045c8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	e00b      	b.n	80045e0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045cc:	2b11      	cmp	r3, #17
 80045ce:	d107      	bne.n	80045e0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	9300      	str	r3, [sp, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f000 fa11 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00d      	beq.n	8004614 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004602:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004606:	d103      	bne.n	8004610 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800460e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e079      	b.n	8004708 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800461c:	d108      	bne.n	8004630 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800461e:	897b      	ldrh	r3, [r7, #10]
 8004620:	b2db      	uxtb	r3, r3
 8004622:	f043 0301 	orr.w	r3, r3, #1
 8004626:	b2da      	uxtb	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	611a      	str	r2, [r3, #16]
 800462e:	e05f      	b.n	80046f0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004630:	897b      	ldrh	r3, [r7, #10]
 8004632:	11db      	asrs	r3, r3, #7
 8004634:	b2db      	uxtb	r3, r3
 8004636:	f003 0306 	and.w	r3, r3, #6
 800463a:	b2db      	uxtb	r3, r3
 800463c:	f063 030f 	orn	r3, r3, #15
 8004640:	b2da      	uxtb	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	4930      	ldr	r1, [pc, #192]	@ (8004710 <I2C_MasterRequestRead+0x194>)
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f000 fa5a 	bl	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d001      	beq.n	800465e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e054      	b.n	8004708 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800465e:	897b      	ldrh	r3, [r7, #10]
 8004660:	b2da      	uxtb	r2, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	4929      	ldr	r1, [pc, #164]	@ (8004714 <I2C_MasterRequestRead+0x198>)
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f000 fa4a 	bl	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e044      	b.n	8004708 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800467e:	2300      	movs	r3, #0
 8004680:	613b      	str	r3, [r7, #16]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	613b      	str	r3, [r7, #16]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	613b      	str	r3, [r7, #16]
 8004692:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046a2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046b0:	68f8      	ldr	r0, [r7, #12]
 80046b2:	f000 f9af 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00d      	beq.n	80046d8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ca:	d103      	bne.n	80046d4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046d2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e017      	b.n	8004708 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80046d8:	897b      	ldrh	r3, [r7, #10]
 80046da:	11db      	asrs	r3, r3, #7
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	f003 0306 	and.w	r3, r3, #6
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	f063 030e 	orn	r3, r3, #14
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	4907      	ldr	r1, [pc, #28]	@ (8004714 <I2C_MasterRequestRead+0x198>)
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 fa06 	bl	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e000      	b.n	8004708 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	3718      	adds	r7, #24
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	00010008 	.word	0x00010008
 8004714:	00010002 	.word	0x00010002

08004718 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b088      	sub	sp, #32
 800471c:	af02      	add	r7, sp, #8
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	4608      	mov	r0, r1
 8004722:	4611      	mov	r1, r2
 8004724:	461a      	mov	r2, r3
 8004726:	4603      	mov	r3, r0
 8004728:	817b      	strh	r3, [r7, #10]
 800472a:	460b      	mov	r3, r1
 800472c:	813b      	strh	r3, [r7, #8]
 800472e:	4613      	mov	r3, r2
 8004730:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004740:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	6a3b      	ldr	r3, [r7, #32]
 8004748:	2200      	movs	r2, #0
 800474a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 f960 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00d      	beq.n	8004776 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004764:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004768:	d103      	bne.n	8004772 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004770:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e05f      	b.n	8004836 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004776:	897b      	ldrh	r3, [r7, #10]
 8004778:	b2db      	uxtb	r3, r3
 800477a:	461a      	mov	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004784:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	6a3a      	ldr	r2, [r7, #32]
 800478a:	492d      	ldr	r1, [pc, #180]	@ (8004840 <I2C_RequestMemoryWrite+0x128>)
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f000 f9bb 	bl	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e04c      	b.n	8004836 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800479c:	2300      	movs	r3, #0
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	617b      	str	r3, [r7, #20]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047b4:	6a39      	ldr	r1, [r7, #32]
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 fa46 	bl	8004c48 <I2C_WaitOnTXEFlagUntilTimeout>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00d      	beq.n	80047de <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c6:	2b04      	cmp	r3, #4
 80047c8:	d107      	bne.n	80047da <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e02b      	b.n	8004836 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047de:	88fb      	ldrh	r3, [r7, #6]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d105      	bne.n	80047f0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047e4:	893b      	ldrh	r3, [r7, #8]
 80047e6:	b2da      	uxtb	r2, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	611a      	str	r2, [r3, #16]
 80047ee:	e021      	b.n	8004834 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80047f0:	893b      	ldrh	r3, [r7, #8]
 80047f2:	0a1b      	lsrs	r3, r3, #8
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	b2da      	uxtb	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004800:	6a39      	ldr	r1, [r7, #32]
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f000 fa20 	bl	8004c48 <I2C_WaitOnTXEFlagUntilTimeout>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00d      	beq.n	800482a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004812:	2b04      	cmp	r3, #4
 8004814:	d107      	bne.n	8004826 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004824:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e005      	b.n	8004836 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800482a:	893b      	ldrh	r3, [r7, #8]
 800482c:	b2da      	uxtb	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3718      	adds	r7, #24
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	00010002 	.word	0x00010002

08004844 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b088      	sub	sp, #32
 8004848:	af02      	add	r7, sp, #8
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	4608      	mov	r0, r1
 800484e:	4611      	mov	r1, r2
 8004850:	461a      	mov	r2, r3
 8004852:	4603      	mov	r3, r0
 8004854:	817b      	strh	r3, [r7, #10]
 8004856:	460b      	mov	r3, r1
 8004858:	813b      	strh	r3, [r7, #8]
 800485a:	4613      	mov	r3, r2
 800485c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800486c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800487c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800487e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	6a3b      	ldr	r3, [r7, #32]
 8004884:	2200      	movs	r2, #0
 8004886:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f000 f8c2 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00d      	beq.n	80048b2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048a4:	d103      	bne.n	80048ae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e0aa      	b.n	8004a08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80048b2:	897b      	ldrh	r3, [r7, #10]
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	461a      	mov	r2, r3
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80048c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c4:	6a3a      	ldr	r2, [r7, #32]
 80048c6:	4952      	ldr	r1, [pc, #328]	@ (8004a10 <I2C_RequestMemoryRead+0x1cc>)
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f000 f91d 	bl	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d001      	beq.n	80048d8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e097      	b.n	8004a08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d8:	2300      	movs	r3, #0
 80048da:	617b      	str	r3, [r7, #20]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	617b      	str	r3, [r7, #20]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	699b      	ldr	r3, [r3, #24]
 80048ea:	617b      	str	r3, [r7, #20]
 80048ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048f0:	6a39      	ldr	r1, [r7, #32]
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f000 f9a8 	bl	8004c48 <I2C_WaitOnTXEFlagUntilTimeout>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00d      	beq.n	800491a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004902:	2b04      	cmp	r3, #4
 8004904:	d107      	bne.n	8004916 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004914:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e076      	b.n	8004a08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800491a:	88fb      	ldrh	r3, [r7, #6]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d105      	bne.n	800492c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004920:	893b      	ldrh	r3, [r7, #8]
 8004922:	b2da      	uxtb	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	611a      	str	r2, [r3, #16]
 800492a:	e021      	b.n	8004970 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800492c:	893b      	ldrh	r3, [r7, #8]
 800492e:	0a1b      	lsrs	r3, r3, #8
 8004930:	b29b      	uxth	r3, r3
 8004932:	b2da      	uxtb	r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800493a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800493c:	6a39      	ldr	r1, [r7, #32]
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f000 f982 	bl	8004c48 <I2C_WaitOnTXEFlagUntilTimeout>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00d      	beq.n	8004966 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494e:	2b04      	cmp	r3, #4
 8004950:	d107      	bne.n	8004962 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004960:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e050      	b.n	8004a08 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004966:	893b      	ldrh	r3, [r7, #8]
 8004968:	b2da      	uxtb	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004972:	6a39      	ldr	r1, [r7, #32]
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f000 f967 	bl	8004c48 <I2C_WaitOnTXEFlagUntilTimeout>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00d      	beq.n	800499c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004984:	2b04      	cmp	r3, #4
 8004986:	d107      	bne.n	8004998 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004996:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e035      	b.n	8004a08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049aa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ae:	9300      	str	r3, [sp, #0]
 80049b0:	6a3b      	ldr	r3, [r7, #32]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f000 f82b 	bl	8004a14 <I2C_WaitOnFlagUntilTimeout>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00d      	beq.n	80049e0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049d2:	d103      	bne.n	80049dc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e013      	b.n	8004a08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80049e0:	897b      	ldrh	r3, [r7, #10]
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	f043 0301 	orr.w	r3, r3, #1
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f2:	6a3a      	ldr	r2, [r7, #32]
 80049f4:	4906      	ldr	r1, [pc, #24]	@ (8004a10 <I2C_RequestMemoryRead+0x1cc>)
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f886 	bl	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e000      	b.n	8004a08 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3718      	adds	r7, #24
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	00010002 	.word	0x00010002

08004a14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	603b      	str	r3, [r7, #0]
 8004a20:	4613      	mov	r3, r2
 8004a22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a24:	e048      	b.n	8004ab8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a2c:	d044      	beq.n	8004ab8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a2e:	f7fe fa2b 	bl	8002e88 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	683a      	ldr	r2, [r7, #0]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d302      	bcc.n	8004a44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d139      	bne.n	8004ab8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	0c1b      	lsrs	r3, r3, #16
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d10d      	bne.n	8004a6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	43da      	mvns	r2, r3
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	4013      	ands	r3, r2
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	bf0c      	ite	eq
 8004a60:	2301      	moveq	r3, #1
 8004a62:	2300      	movne	r3, #0
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	461a      	mov	r2, r3
 8004a68:	e00c      	b.n	8004a84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	699b      	ldr	r3, [r3, #24]
 8004a70:	43da      	mvns	r2, r3
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	4013      	ands	r3, r2
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	bf0c      	ite	eq
 8004a7c:	2301      	moveq	r3, #1
 8004a7e:	2300      	movne	r3, #0
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	461a      	mov	r2, r3
 8004a84:	79fb      	ldrb	r3, [r7, #7]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d116      	bne.n	8004ab8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2220      	movs	r2, #32
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa4:	f043 0220 	orr.w	r2, r3, #32
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e023      	b.n	8004b00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	0c1b      	lsrs	r3, r3, #16
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d10d      	bne.n	8004ade <I2C_WaitOnFlagUntilTimeout+0xca>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	43da      	mvns	r2, r3
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	4013      	ands	r3, r2
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	bf0c      	ite	eq
 8004ad4:	2301      	moveq	r3, #1
 8004ad6:	2300      	movne	r3, #0
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	461a      	mov	r2, r3
 8004adc:	e00c      	b.n	8004af8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	43da      	mvns	r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	bf0c      	ite	eq
 8004af0:	2301      	moveq	r3, #1
 8004af2:	2300      	movne	r3, #0
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	461a      	mov	r2, r3
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d093      	beq.n	8004a26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
 8004b14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b16:	e071      	b.n	8004bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b26:	d123      	bne.n	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5c:	f043 0204 	orr.w	r2, r3, #4
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e067      	b.n	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b76:	d041      	beq.n	8004bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b78:	f7fe f986 	bl	8002e88 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d302      	bcc.n	8004b8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d136      	bne.n	8004bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	0c1b      	lsrs	r3, r3, #16
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d10c      	bne.n	8004bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	43da      	mvns	r2, r3
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	bf14      	ite	ne
 8004baa:	2301      	movne	r3, #1
 8004bac:	2300      	moveq	r3, #0
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	e00b      	b.n	8004bca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	699b      	ldr	r3, [r3, #24]
 8004bb8:	43da      	mvns	r2, r3
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	bf14      	ite	ne
 8004bc4:	2301      	movne	r3, #1
 8004bc6:	2300      	moveq	r3, #0
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d016      	beq.n	8004bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2220      	movs	r2, #32
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be8:	f043 0220 	orr.w	r2, r3, #32
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e021      	b.n	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	0c1b      	lsrs	r3, r3, #16
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d10c      	bne.n	8004c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	43da      	mvns	r2, r3
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	4013      	ands	r3, r2
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	bf14      	ite	ne
 8004c18:	2301      	movne	r3, #1
 8004c1a:	2300      	moveq	r3, #0
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	e00b      	b.n	8004c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	43da      	mvns	r2, r3
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	bf14      	ite	ne
 8004c32:	2301      	movne	r3, #1
 8004c34:	2300      	moveq	r3, #0
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f47f af6d 	bne.w	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c54:	e034      	b.n	8004cc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f000 f8e3 	bl	8004e22 <I2C_IsAcknowledgeFailed>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e034      	b.n	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c6c:	d028      	beq.n	8004cc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c6e:	f7fe f90b 	bl	8002e88 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	68ba      	ldr	r2, [r7, #8]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d302      	bcc.n	8004c84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d11d      	bne.n	8004cc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c8e:	2b80      	cmp	r3, #128	@ 0x80
 8004c90:	d016      	beq.n	8004cc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cac:	f043 0220 	orr.w	r2, r3, #32
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e007      	b.n	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cca:	2b80      	cmp	r3, #128	@ 0x80
 8004ccc:	d1c3      	bne.n	8004c56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ce4:	e034      	b.n	8004d50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f000 f89b 	bl	8004e22 <I2C_IsAcknowledgeFailed>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e034      	b.n	8004d60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cfc:	d028      	beq.n	8004d50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cfe:	f7fe f8c3 	bl	8002e88 <HAL_GetTick>
 8004d02:	4602      	mov	r2, r0
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	68ba      	ldr	r2, [r7, #8]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d302      	bcc.n	8004d14 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d11d      	bne.n	8004d50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	f003 0304 	and.w	r3, r3, #4
 8004d1e:	2b04      	cmp	r3, #4
 8004d20:	d016      	beq.n	8004d50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3c:	f043 0220 	orr.w	r2, r3, #32
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e007      	b.n	8004d60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	f003 0304 	and.w	r3, r3, #4
 8004d5a:	2b04      	cmp	r3, #4
 8004d5c:	d1c3      	bne.n	8004ce6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3710      	adds	r7, #16
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d74:	e049      	b.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695b      	ldr	r3, [r3, #20]
 8004d7c:	f003 0310 	and.w	r3, r3, #16
 8004d80:	2b10      	cmp	r3, #16
 8004d82:	d119      	bne.n	8004db8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f06f 0210 	mvn.w	r2, #16
 8004d8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2220      	movs	r2, #32
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e030      	b.n	8004e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004db8:	f7fe f866 	bl	8002e88 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d302      	bcc.n	8004dce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d11d      	bne.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dd8:	2b40      	cmp	r3, #64	@ 0x40
 8004dda:	d016      	beq.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2200      	movs	r2, #0
 8004de0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2220      	movs	r2, #32
 8004de6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df6:	f043 0220 	orr.w	r2, r3, #32
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e007      	b.n	8004e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e14:	2b40      	cmp	r3, #64	@ 0x40
 8004e16:	d1ae      	bne.n	8004d76 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3710      	adds	r7, #16
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e22:	b480      	push	{r7}
 8004e24:	b083      	sub	sp, #12
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e38:	d11b      	bne.n	8004e72 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e42:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5e:	f043 0204 	orr.w	r2, r3, #4
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e000      	b.n	8004e74 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bc80      	pop	{r7}
 8004e7c:	4770      	bx	lr
	...

08004e80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e272      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 8087 	beq.w	8004fae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ea0:	4b92      	ldr	r3, [pc, #584]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f003 030c 	and.w	r3, r3, #12
 8004ea8:	2b04      	cmp	r3, #4
 8004eaa:	d00c      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004eac:	4b8f      	ldr	r3, [pc, #572]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f003 030c 	and.w	r3, r3, #12
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d112      	bne.n	8004ede <HAL_RCC_OscConfig+0x5e>
 8004eb8:	4b8c      	ldr	r3, [pc, #560]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ec4:	d10b      	bne.n	8004ede <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ec6:	4b89      	ldr	r3, [pc, #548]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d06c      	beq.n	8004fac <HAL_RCC_OscConfig+0x12c>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d168      	bne.n	8004fac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e24c      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ee6:	d106      	bne.n	8004ef6 <HAL_RCC_OscConfig+0x76>
 8004ee8:	4b80      	ldr	r3, [pc, #512]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a7f      	ldr	r2, [pc, #508]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004eee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	e02e      	b.n	8004f54 <HAL_RCC_OscConfig+0xd4>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d10c      	bne.n	8004f18 <HAL_RCC_OscConfig+0x98>
 8004efe:	4b7b      	ldr	r3, [pc, #492]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a7a      	ldr	r2, [pc, #488]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f08:	6013      	str	r3, [r2, #0]
 8004f0a:	4b78      	ldr	r3, [pc, #480]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a77      	ldr	r2, [pc, #476]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f14:	6013      	str	r3, [r2, #0]
 8004f16:	e01d      	b.n	8004f54 <HAL_RCC_OscConfig+0xd4>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f20:	d10c      	bne.n	8004f3c <HAL_RCC_OscConfig+0xbc>
 8004f22:	4b72      	ldr	r3, [pc, #456]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a71      	ldr	r2, [pc, #452]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f2c:	6013      	str	r3, [r2, #0]
 8004f2e:	4b6f      	ldr	r3, [pc, #444]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a6e      	ldr	r2, [pc, #440]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f38:	6013      	str	r3, [r2, #0]
 8004f3a:	e00b      	b.n	8004f54 <HAL_RCC_OscConfig+0xd4>
 8004f3c:	4b6b      	ldr	r3, [pc, #428]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a6a      	ldr	r2, [pc, #424]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f46:	6013      	str	r3, [r2, #0]
 8004f48:	4b68      	ldr	r3, [pc, #416]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a67      	ldr	r2, [pc, #412]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d013      	beq.n	8004f84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f5c:	f7fd ff94 	bl	8002e88 <HAL_GetTick>
 8004f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f62:	e008      	b.n	8004f76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f64:	f7fd ff90 	bl	8002e88 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	2b64      	cmp	r3, #100	@ 0x64
 8004f70:	d901      	bls.n	8004f76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e200      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f76:	4b5d      	ldr	r3, [pc, #372]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d0f0      	beq.n	8004f64 <HAL_RCC_OscConfig+0xe4>
 8004f82:	e014      	b.n	8004fae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f84:	f7fd ff80 	bl	8002e88 <HAL_GetTick>
 8004f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f8a:	e008      	b.n	8004f9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f8c:	f7fd ff7c 	bl	8002e88 <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	2b64      	cmp	r3, #100	@ 0x64
 8004f98:	d901      	bls.n	8004f9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e1ec      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f9e:	4b53      	ldr	r3, [pc, #332]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1f0      	bne.n	8004f8c <HAL_RCC_OscConfig+0x10c>
 8004faa:	e000      	b.n	8004fae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d063      	beq.n	8005082 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fba:	4b4c      	ldr	r3, [pc, #304]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f003 030c 	and.w	r3, r3, #12
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00b      	beq.n	8004fde <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004fc6:	4b49      	ldr	r3, [pc, #292]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	f003 030c 	and.w	r3, r3, #12
 8004fce:	2b08      	cmp	r3, #8
 8004fd0:	d11c      	bne.n	800500c <HAL_RCC_OscConfig+0x18c>
 8004fd2:	4b46      	ldr	r3, [pc, #280]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d116      	bne.n	800500c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fde:	4b43      	ldr	r3, [pc, #268]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d005      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x176>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d001      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e1c0      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	00db      	lsls	r3, r3, #3
 8005004:	4939      	ldr	r1, [pc, #228]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8005006:	4313      	orrs	r3, r2
 8005008:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800500a:	e03a      	b.n	8005082 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d020      	beq.n	8005056 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005014:	4b36      	ldr	r3, [pc, #216]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8005016:	2201      	movs	r2, #1
 8005018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800501a:	f7fd ff35 	bl	8002e88 <HAL_GetTick>
 800501e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005020:	e008      	b.n	8005034 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005022:	f7fd ff31 	bl	8002e88 <HAL_GetTick>
 8005026:	4602      	mov	r2, r0
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	2b02      	cmp	r3, #2
 800502e:	d901      	bls.n	8005034 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005030:	2303      	movs	r3, #3
 8005032:	e1a1      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005034:	4b2d      	ldr	r3, [pc, #180]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b00      	cmp	r3, #0
 800503e:	d0f0      	beq.n	8005022 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005040:	4b2a      	ldr	r3, [pc, #168]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	00db      	lsls	r3, r3, #3
 800504e:	4927      	ldr	r1, [pc, #156]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8005050:	4313      	orrs	r3, r2
 8005052:	600b      	str	r3, [r1, #0]
 8005054:	e015      	b.n	8005082 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005056:	4b26      	ldr	r3, [pc, #152]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8005058:	2200      	movs	r2, #0
 800505a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800505c:	f7fd ff14 	bl	8002e88 <HAL_GetTick>
 8005060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005062:	e008      	b.n	8005076 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005064:	f7fd ff10 	bl	8002e88 <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	2b02      	cmp	r3, #2
 8005070:	d901      	bls.n	8005076 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e180      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005076:	4b1d      	ldr	r3, [pc, #116]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1f0      	bne.n	8005064 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0308 	and.w	r3, r3, #8
 800508a:	2b00      	cmp	r3, #0
 800508c:	d03a      	beq.n	8005104 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d019      	beq.n	80050ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005096:	4b17      	ldr	r3, [pc, #92]	@ (80050f4 <HAL_RCC_OscConfig+0x274>)
 8005098:	2201      	movs	r2, #1
 800509a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800509c:	f7fd fef4 	bl	8002e88 <HAL_GetTick>
 80050a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050a2:	e008      	b.n	80050b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050a4:	f7fd fef0 	bl	8002e88 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e160      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050b6:	4b0d      	ldr	r3, [pc, #52]	@ (80050ec <HAL_RCC_OscConfig+0x26c>)
 80050b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ba:	f003 0302 	and.w	r3, r3, #2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d0f0      	beq.n	80050a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80050c2:	2001      	movs	r0, #1
 80050c4:	f000 fafe 	bl	80056c4 <RCC_Delay>
 80050c8:	e01c      	b.n	8005104 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050ca:	4b0a      	ldr	r3, [pc, #40]	@ (80050f4 <HAL_RCC_OscConfig+0x274>)
 80050cc:	2200      	movs	r2, #0
 80050ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050d0:	f7fd feda 	bl	8002e88 <HAL_GetTick>
 80050d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050d6:	e00f      	b.n	80050f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050d8:	f7fd fed6 	bl	8002e88 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d908      	bls.n	80050f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e146      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
 80050ea:	bf00      	nop
 80050ec:	40021000 	.word	0x40021000
 80050f0:	42420000 	.word	0x42420000
 80050f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050f8:	4b92      	ldr	r3, [pc, #584]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80050fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1e9      	bne.n	80050d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0304 	and.w	r3, r3, #4
 800510c:	2b00      	cmp	r3, #0
 800510e:	f000 80a6 	beq.w	800525e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005112:	2300      	movs	r3, #0
 8005114:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005116:	4b8b      	ldr	r3, [pc, #556]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10d      	bne.n	800513e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005122:	4b88      	ldr	r3, [pc, #544]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 8005124:	69db      	ldr	r3, [r3, #28]
 8005126:	4a87      	ldr	r2, [pc, #540]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 8005128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800512c:	61d3      	str	r3, [r2, #28]
 800512e:	4b85      	ldr	r3, [pc, #532]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 8005130:	69db      	ldr	r3, [r3, #28]
 8005132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005136:	60bb      	str	r3, [r7, #8]
 8005138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800513a:	2301      	movs	r3, #1
 800513c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800513e:	4b82      	ldr	r3, [pc, #520]	@ (8005348 <HAL_RCC_OscConfig+0x4c8>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005146:	2b00      	cmp	r3, #0
 8005148:	d118      	bne.n	800517c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800514a:	4b7f      	ldr	r3, [pc, #508]	@ (8005348 <HAL_RCC_OscConfig+0x4c8>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a7e      	ldr	r2, [pc, #504]	@ (8005348 <HAL_RCC_OscConfig+0x4c8>)
 8005150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005154:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005156:	f7fd fe97 	bl	8002e88 <HAL_GetTick>
 800515a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800515c:	e008      	b.n	8005170 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800515e:	f7fd fe93 	bl	8002e88 <HAL_GetTick>
 8005162:	4602      	mov	r2, r0
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	2b64      	cmp	r3, #100	@ 0x64
 800516a:	d901      	bls.n	8005170 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e103      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005170:	4b75      	ldr	r3, [pc, #468]	@ (8005348 <HAL_RCC_OscConfig+0x4c8>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005178:	2b00      	cmp	r3, #0
 800517a:	d0f0      	beq.n	800515e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d106      	bne.n	8005192 <HAL_RCC_OscConfig+0x312>
 8005184:	4b6f      	ldr	r3, [pc, #444]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 8005186:	6a1b      	ldr	r3, [r3, #32]
 8005188:	4a6e      	ldr	r2, [pc, #440]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 800518a:	f043 0301 	orr.w	r3, r3, #1
 800518e:	6213      	str	r3, [r2, #32]
 8005190:	e02d      	b.n	80051ee <HAL_RCC_OscConfig+0x36e>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10c      	bne.n	80051b4 <HAL_RCC_OscConfig+0x334>
 800519a:	4b6a      	ldr	r3, [pc, #424]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	4a69      	ldr	r2, [pc, #420]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051a0:	f023 0301 	bic.w	r3, r3, #1
 80051a4:	6213      	str	r3, [r2, #32]
 80051a6:	4b67      	ldr	r3, [pc, #412]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051a8:	6a1b      	ldr	r3, [r3, #32]
 80051aa:	4a66      	ldr	r2, [pc, #408]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051ac:	f023 0304 	bic.w	r3, r3, #4
 80051b0:	6213      	str	r3, [r2, #32]
 80051b2:	e01c      	b.n	80051ee <HAL_RCC_OscConfig+0x36e>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	2b05      	cmp	r3, #5
 80051ba:	d10c      	bne.n	80051d6 <HAL_RCC_OscConfig+0x356>
 80051bc:	4b61      	ldr	r3, [pc, #388]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051be:	6a1b      	ldr	r3, [r3, #32]
 80051c0:	4a60      	ldr	r2, [pc, #384]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051c2:	f043 0304 	orr.w	r3, r3, #4
 80051c6:	6213      	str	r3, [r2, #32]
 80051c8:	4b5e      	ldr	r3, [pc, #376]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	4a5d      	ldr	r2, [pc, #372]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051ce:	f043 0301 	orr.w	r3, r3, #1
 80051d2:	6213      	str	r3, [r2, #32]
 80051d4:	e00b      	b.n	80051ee <HAL_RCC_OscConfig+0x36e>
 80051d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051d8:	6a1b      	ldr	r3, [r3, #32]
 80051da:	4a5a      	ldr	r2, [pc, #360]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051dc:	f023 0301 	bic.w	r3, r3, #1
 80051e0:	6213      	str	r3, [r2, #32]
 80051e2:	4b58      	ldr	r3, [pc, #352]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051e4:	6a1b      	ldr	r3, [r3, #32]
 80051e6:	4a57      	ldr	r2, [pc, #348]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80051e8:	f023 0304 	bic.w	r3, r3, #4
 80051ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d015      	beq.n	8005222 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051f6:	f7fd fe47 	bl	8002e88 <HAL_GetTick>
 80051fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051fc:	e00a      	b.n	8005214 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051fe:	f7fd fe43 	bl	8002e88 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	f241 3288 	movw	r2, #5000	@ 0x1388
 800520c:	4293      	cmp	r3, r2
 800520e:	d901      	bls.n	8005214 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e0b1      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005214:	4b4b      	ldr	r3, [pc, #300]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 8005216:	6a1b      	ldr	r3, [r3, #32]
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0ee      	beq.n	80051fe <HAL_RCC_OscConfig+0x37e>
 8005220:	e014      	b.n	800524c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005222:	f7fd fe31 	bl	8002e88 <HAL_GetTick>
 8005226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005228:	e00a      	b.n	8005240 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800522a:	f7fd fe2d 	bl	8002e88 <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005238:	4293      	cmp	r3, r2
 800523a:	d901      	bls.n	8005240 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e09b      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005240:	4b40      	ldr	r3, [pc, #256]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 8005242:	6a1b      	ldr	r3, [r3, #32]
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1ee      	bne.n	800522a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800524c:	7dfb      	ldrb	r3, [r7, #23]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d105      	bne.n	800525e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005252:	4b3c      	ldr	r3, [pc, #240]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	4a3b      	ldr	r2, [pc, #236]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 8005258:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800525c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	2b00      	cmp	r3, #0
 8005264:	f000 8087 	beq.w	8005376 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005268:	4b36      	ldr	r3, [pc, #216]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	f003 030c 	and.w	r3, r3, #12
 8005270:	2b08      	cmp	r3, #8
 8005272:	d061      	beq.n	8005338 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	69db      	ldr	r3, [r3, #28]
 8005278:	2b02      	cmp	r3, #2
 800527a:	d146      	bne.n	800530a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800527c:	4b33      	ldr	r3, [pc, #204]	@ (800534c <HAL_RCC_OscConfig+0x4cc>)
 800527e:	2200      	movs	r2, #0
 8005280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005282:	f7fd fe01 	bl	8002e88 <HAL_GetTick>
 8005286:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005288:	e008      	b.n	800529c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800528a:	f7fd fdfd 	bl	8002e88 <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	2b02      	cmp	r3, #2
 8005296:	d901      	bls.n	800529c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e06d      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800529c:	4b29      	ldr	r3, [pc, #164]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1f0      	bne.n	800528a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052b0:	d108      	bne.n	80052c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80052b2:	4b24      	ldr	r3, [pc, #144]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	4921      	ldr	r1, [pc, #132]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052c4:	4b1f      	ldr	r3, [pc, #124]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a19      	ldr	r1, [r3, #32]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d4:	430b      	orrs	r3, r1
 80052d6:	491b      	ldr	r1, [pc, #108]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052dc:	4b1b      	ldr	r3, [pc, #108]	@ (800534c <HAL_RCC_OscConfig+0x4cc>)
 80052de:	2201      	movs	r2, #1
 80052e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e2:	f7fd fdd1 	bl	8002e88 <HAL_GetTick>
 80052e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052e8:	e008      	b.n	80052fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052ea:	f7fd fdcd 	bl	8002e88 <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d901      	bls.n	80052fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e03d      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052fc:	4b11      	ldr	r3, [pc, #68]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d0f0      	beq.n	80052ea <HAL_RCC_OscConfig+0x46a>
 8005308:	e035      	b.n	8005376 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800530a:	4b10      	ldr	r3, [pc, #64]	@ (800534c <HAL_RCC_OscConfig+0x4cc>)
 800530c:	2200      	movs	r2, #0
 800530e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005310:	f7fd fdba 	bl	8002e88 <HAL_GetTick>
 8005314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005316:	e008      	b.n	800532a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005318:	f7fd fdb6 	bl	8002e88 <HAL_GetTick>
 800531c:	4602      	mov	r2, r0
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	2b02      	cmp	r3, #2
 8005324:	d901      	bls.n	800532a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e026      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800532a:	4b06      	ldr	r3, [pc, #24]	@ (8005344 <HAL_RCC_OscConfig+0x4c4>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1f0      	bne.n	8005318 <HAL_RCC_OscConfig+0x498>
 8005336:	e01e      	b.n	8005376 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	69db      	ldr	r3, [r3, #28]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d107      	bne.n	8005350 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e019      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
 8005344:	40021000 	.word	0x40021000
 8005348:	40007000 	.word	0x40007000
 800534c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005350:	4b0b      	ldr	r3, [pc, #44]	@ (8005380 <HAL_RCC_OscConfig+0x500>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a1b      	ldr	r3, [r3, #32]
 8005360:	429a      	cmp	r2, r3
 8005362:	d106      	bne.n	8005372 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800536e:	429a      	cmp	r2, r3
 8005370:	d001      	beq.n	8005376 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e000      	b.n	8005378 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3718      	adds	r7, #24
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}
 8005380:	40021000 	.word	0x40021000

08005384 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d101      	bne.n	8005398 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e0d0      	b.n	800553a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005398:	4b6a      	ldr	r3, [pc, #424]	@ (8005544 <HAL_RCC_ClockConfig+0x1c0>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0307 	and.w	r3, r3, #7
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d910      	bls.n	80053c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053a6:	4b67      	ldr	r3, [pc, #412]	@ (8005544 <HAL_RCC_ClockConfig+0x1c0>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f023 0207 	bic.w	r2, r3, #7
 80053ae:	4965      	ldr	r1, [pc, #404]	@ (8005544 <HAL_RCC_ClockConfig+0x1c0>)
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053b6:	4b63      	ldr	r3, [pc, #396]	@ (8005544 <HAL_RCC_ClockConfig+0x1c0>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0307 	and.w	r3, r3, #7
 80053be:	683a      	ldr	r2, [r7, #0]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d001      	beq.n	80053c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e0b8      	b.n	800553a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0302 	and.w	r3, r3, #2
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d020      	beq.n	8005416 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0304 	and.w	r3, r3, #4
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d005      	beq.n	80053ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053e0:	4b59      	ldr	r3, [pc, #356]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	4a58      	ldr	r2, [pc, #352]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 80053e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80053ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0308 	and.w	r3, r3, #8
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d005      	beq.n	8005404 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053f8:	4b53      	ldr	r3, [pc, #332]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	4a52      	ldr	r2, [pc, #328]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 80053fe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005402:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005404:	4b50      	ldr	r3, [pc, #320]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	494d      	ldr	r1, [pc, #308]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 8005412:	4313      	orrs	r3, r2
 8005414:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d040      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	2b01      	cmp	r3, #1
 8005428:	d107      	bne.n	800543a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800542a:	4b47      	ldr	r3, [pc, #284]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d115      	bne.n	8005462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e07f      	b.n	800553a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	2b02      	cmp	r3, #2
 8005440:	d107      	bne.n	8005452 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005442:	4b41      	ldr	r3, [pc, #260]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d109      	bne.n	8005462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e073      	b.n	800553a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005452:	4b3d      	ldr	r3, [pc, #244]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e06b      	b.n	800553a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005462:	4b39      	ldr	r3, [pc, #228]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f023 0203 	bic.w	r2, r3, #3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	4936      	ldr	r1, [pc, #216]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 8005470:	4313      	orrs	r3, r2
 8005472:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005474:	f7fd fd08 	bl	8002e88 <HAL_GetTick>
 8005478:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800547a:	e00a      	b.n	8005492 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800547c:	f7fd fd04 	bl	8002e88 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800548a:	4293      	cmp	r3, r2
 800548c:	d901      	bls.n	8005492 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e053      	b.n	800553a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005492:	4b2d      	ldr	r3, [pc, #180]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	f003 020c 	and.w	r2, r3, #12
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d1eb      	bne.n	800547c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054a4:	4b27      	ldr	r3, [pc, #156]	@ (8005544 <HAL_RCC_ClockConfig+0x1c0>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0307 	and.w	r3, r3, #7
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d210      	bcs.n	80054d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054b2:	4b24      	ldr	r3, [pc, #144]	@ (8005544 <HAL_RCC_ClockConfig+0x1c0>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f023 0207 	bic.w	r2, r3, #7
 80054ba:	4922      	ldr	r1, [pc, #136]	@ (8005544 <HAL_RCC_ClockConfig+0x1c0>)
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	4313      	orrs	r3, r2
 80054c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054c2:	4b20      	ldr	r3, [pc, #128]	@ (8005544 <HAL_RCC_ClockConfig+0x1c0>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0307 	and.w	r3, r3, #7
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d001      	beq.n	80054d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e032      	b.n	800553a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0304 	and.w	r3, r3, #4
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d008      	beq.n	80054f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054e0:	4b19      	ldr	r3, [pc, #100]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	4916      	ldr	r1, [pc, #88]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0308 	and.w	r3, r3, #8
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d009      	beq.n	8005512 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80054fe:	4b12      	ldr	r3, [pc, #72]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	490e      	ldr	r1, [pc, #56]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 800550e:	4313      	orrs	r3, r2
 8005510:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005512:	f000 f821 	bl	8005558 <HAL_RCC_GetSysClockFreq>
 8005516:	4602      	mov	r2, r0
 8005518:	4b0b      	ldr	r3, [pc, #44]	@ (8005548 <HAL_RCC_ClockConfig+0x1c4>)
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	091b      	lsrs	r3, r3, #4
 800551e:	f003 030f 	and.w	r3, r3, #15
 8005522:	490a      	ldr	r1, [pc, #40]	@ (800554c <HAL_RCC_ClockConfig+0x1c8>)
 8005524:	5ccb      	ldrb	r3, [r1, r3]
 8005526:	fa22 f303 	lsr.w	r3, r2, r3
 800552a:	4a09      	ldr	r2, [pc, #36]	@ (8005550 <HAL_RCC_ClockConfig+0x1cc>)
 800552c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800552e:	4b09      	ldr	r3, [pc, #36]	@ (8005554 <HAL_RCC_ClockConfig+0x1d0>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4618      	mov	r0, r3
 8005534:	f7fd fae8 	bl	8002b08 <HAL_InitTick>

  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	40022000 	.word	0x40022000
 8005548:	40021000 	.word	0x40021000
 800554c:	0800be38 	.word	0x0800be38
 8005550:	2000007c 	.word	0x2000007c
 8005554:	20000080 	.word	0x20000080

08005558 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005558:	b480      	push	{r7}
 800555a:	b087      	sub	sp, #28
 800555c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800555e:	2300      	movs	r3, #0
 8005560:	60fb      	str	r3, [r7, #12]
 8005562:	2300      	movs	r3, #0
 8005564:	60bb      	str	r3, [r7, #8]
 8005566:	2300      	movs	r3, #0
 8005568:	617b      	str	r3, [r7, #20]
 800556a:	2300      	movs	r3, #0
 800556c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800556e:	2300      	movs	r3, #0
 8005570:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005572:	4b1e      	ldr	r3, [pc, #120]	@ (80055ec <HAL_RCC_GetSysClockFreq+0x94>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f003 030c 	and.w	r3, r3, #12
 800557e:	2b04      	cmp	r3, #4
 8005580:	d002      	beq.n	8005588 <HAL_RCC_GetSysClockFreq+0x30>
 8005582:	2b08      	cmp	r3, #8
 8005584:	d003      	beq.n	800558e <HAL_RCC_GetSysClockFreq+0x36>
 8005586:	e027      	b.n	80055d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005588:	4b19      	ldr	r3, [pc, #100]	@ (80055f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800558a:	613b      	str	r3, [r7, #16]
      break;
 800558c:	e027      	b.n	80055de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	0c9b      	lsrs	r3, r3, #18
 8005592:	f003 030f 	and.w	r3, r3, #15
 8005596:	4a17      	ldr	r2, [pc, #92]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005598:	5cd3      	ldrb	r3, [r2, r3]
 800559a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d010      	beq.n	80055c8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80055a6:	4b11      	ldr	r3, [pc, #68]	@ (80055ec <HAL_RCC_GetSysClockFreq+0x94>)
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	0c5b      	lsrs	r3, r3, #17
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	4a11      	ldr	r2, [pc, #68]	@ (80055f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80055b2:	5cd3      	ldrb	r3, [r2, r3]
 80055b4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a0d      	ldr	r2, [pc, #52]	@ (80055f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80055ba:	fb03 f202 	mul.w	r2, r3, r2
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c4:	617b      	str	r3, [r7, #20]
 80055c6:	e004      	b.n	80055d2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a0c      	ldr	r2, [pc, #48]	@ (80055fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80055cc:	fb02 f303 	mul.w	r3, r2, r3
 80055d0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	613b      	str	r3, [r7, #16]
      break;
 80055d6:	e002      	b.n	80055de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80055d8:	4b05      	ldr	r3, [pc, #20]	@ (80055f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80055da:	613b      	str	r3, [r7, #16]
      break;
 80055dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055de:	693b      	ldr	r3, [r7, #16]
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	371c      	adds	r7, #28
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bc80      	pop	{r7}
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	40021000 	.word	0x40021000
 80055f0:	007a1200 	.word	0x007a1200
 80055f4:	0800be50 	.word	0x0800be50
 80055f8:	0800be60 	.word	0x0800be60
 80055fc:	003d0900 	.word	0x003d0900

08005600 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005600:	b480      	push	{r7}
 8005602:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005604:	4b02      	ldr	r3, [pc, #8]	@ (8005610 <HAL_RCC_GetHCLKFreq+0x10>)
 8005606:	681b      	ldr	r3, [r3, #0]
}
 8005608:	4618      	mov	r0, r3
 800560a:	46bd      	mov	sp, r7
 800560c:	bc80      	pop	{r7}
 800560e:	4770      	bx	lr
 8005610:	2000007c 	.word	0x2000007c

08005614 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005618:	f7ff fff2 	bl	8005600 <HAL_RCC_GetHCLKFreq>
 800561c:	4602      	mov	r2, r0
 800561e:	4b05      	ldr	r3, [pc, #20]	@ (8005634 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	0a1b      	lsrs	r3, r3, #8
 8005624:	f003 0307 	and.w	r3, r3, #7
 8005628:	4903      	ldr	r1, [pc, #12]	@ (8005638 <HAL_RCC_GetPCLK1Freq+0x24>)
 800562a:	5ccb      	ldrb	r3, [r1, r3]
 800562c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005630:	4618      	mov	r0, r3
 8005632:	bd80      	pop	{r7, pc}
 8005634:	40021000 	.word	0x40021000
 8005638:	0800be48 	.word	0x0800be48

0800563c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005640:	f7ff ffde 	bl	8005600 <HAL_RCC_GetHCLKFreq>
 8005644:	4602      	mov	r2, r0
 8005646:	4b05      	ldr	r3, [pc, #20]	@ (800565c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	0adb      	lsrs	r3, r3, #11
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	4903      	ldr	r1, [pc, #12]	@ (8005660 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005652:	5ccb      	ldrb	r3, [r1, r3]
 8005654:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005658:	4618      	mov	r0, r3
 800565a:	bd80      	pop	{r7, pc}
 800565c:	40021000 	.word	0x40021000
 8005660:	0800be48 	.word	0x0800be48

08005664 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	220f      	movs	r2, #15
 8005672:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005674:	4b11      	ldr	r3, [pc, #68]	@ (80056bc <HAL_RCC_GetClockConfig+0x58>)
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f003 0203 	and.w	r2, r3, #3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005680:	4b0e      	ldr	r3, [pc, #56]	@ (80056bc <HAL_RCC_GetClockConfig+0x58>)
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800568c:	4b0b      	ldr	r3, [pc, #44]	@ (80056bc <HAL_RCC_GetClockConfig+0x58>)
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005698:	4b08      	ldr	r3, [pc, #32]	@ (80056bc <HAL_RCC_GetClockConfig+0x58>)
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	08db      	lsrs	r3, r3, #3
 800569e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80056a6:	4b06      	ldr	r3, [pc, #24]	@ (80056c0 <HAL_RCC_GetClockConfig+0x5c>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 0207 	and.w	r2, r3, #7
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bc80      	pop	{r7}
 80056ba:	4770      	bx	lr
 80056bc:	40021000 	.word	0x40021000
 80056c0:	40022000 	.word	0x40022000

080056c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80056cc:	4b0a      	ldr	r3, [pc, #40]	@ (80056f8 <RCC_Delay+0x34>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a0a      	ldr	r2, [pc, #40]	@ (80056fc <RCC_Delay+0x38>)
 80056d2:	fba2 2303 	umull	r2, r3, r2, r3
 80056d6:	0a5b      	lsrs	r3, r3, #9
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	fb02 f303 	mul.w	r3, r2, r3
 80056de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80056e0:	bf00      	nop
  }
  while (Delay --);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	1e5a      	subs	r2, r3, #1
 80056e6:	60fa      	str	r2, [r7, #12]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1f9      	bne.n	80056e0 <RCC_Delay+0x1c>
}
 80056ec:	bf00      	nop
 80056ee:	bf00      	nop
 80056f0:	3714      	adds	r7, #20
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bc80      	pop	{r7}
 80056f6:	4770      	bx	lr
 80056f8:	2000007c 	.word	0x2000007c
 80056fc:	10624dd3 	.word	0x10624dd3

08005700 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e041      	b.n	8005796 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005718:	b2db      	uxtb	r3, r3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d106      	bne.n	800572c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f839 	bl	800579e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2202      	movs	r2, #2
 8005730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	3304      	adds	r3, #4
 800573c:	4619      	mov	r1, r3
 800573e:	4610      	mov	r0, r2
 8005740:	f000 f99c 	bl	8005a7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3708      	adds	r7, #8
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800579e:	b480      	push	{r7}
 80057a0:	b083      	sub	sp, #12
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80057a6:	bf00      	nop
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bc80      	pop	{r7}
 80057ae:	4770      	bx	lr

080057b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d001      	beq.n	80057c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e03a      	b.n	800583e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2202      	movs	r2, #2
 80057cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68da      	ldr	r2, [r3, #12]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0201 	orr.w	r2, r2, #1
 80057de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a18      	ldr	r2, [pc, #96]	@ (8005848 <HAL_TIM_Base_Start_IT+0x98>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d00e      	beq.n	8005808 <HAL_TIM_Base_Start_IT+0x58>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057f2:	d009      	beq.n	8005808 <HAL_TIM_Base_Start_IT+0x58>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a14      	ldr	r2, [pc, #80]	@ (800584c <HAL_TIM_Base_Start_IT+0x9c>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d004      	beq.n	8005808 <HAL_TIM_Base_Start_IT+0x58>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a13      	ldr	r2, [pc, #76]	@ (8005850 <HAL_TIM_Base_Start_IT+0xa0>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d111      	bne.n	800582c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f003 0307 	and.w	r3, r3, #7
 8005812:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2b06      	cmp	r3, #6
 8005818:	d010      	beq.n	800583c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f042 0201 	orr.w	r2, r2, #1
 8005828:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800582a:	e007      	b.n	800583c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f042 0201 	orr.w	r2, r2, #1
 800583a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr
 8005848:	40012c00 	.word	0x40012c00
 800584c:	40000400 	.word	0x40000400
 8005850:	40000800 	.word	0x40000800

08005854 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68db      	ldr	r3, [r3, #12]
 8005862:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d020      	beq.n	80058b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d01b      	beq.n	80058b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f06f 0202 	mvn.w	r2, #2
 8005888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	f003 0303 	and.w	r3, r3, #3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d003      	beq.n	80058a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f8d1 	bl	8005a46 <HAL_TIM_IC_CaptureCallback>
 80058a4:	e005      	b.n	80058b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 f8c4 	bl	8005a34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 f8d3 	bl	8005a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	f003 0304 	and.w	r3, r3, #4
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d020      	beq.n	8005904 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f003 0304 	and.w	r3, r3, #4
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d01b      	beq.n	8005904 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f06f 0204 	mvn.w	r2, #4
 80058d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2202      	movs	r2, #2
 80058da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d003      	beq.n	80058f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f8ab 	bl	8005a46 <HAL_TIM_IC_CaptureCallback>
 80058f0:	e005      	b.n	80058fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 f89e 	bl	8005a34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 f8ad 	bl	8005a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	f003 0308 	and.w	r3, r3, #8
 800590a:	2b00      	cmp	r3, #0
 800590c:	d020      	beq.n	8005950 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f003 0308 	and.w	r3, r3, #8
 8005914:	2b00      	cmp	r3, #0
 8005916:	d01b      	beq.n	8005950 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f06f 0208 	mvn.w	r2, #8
 8005920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2204      	movs	r2, #4
 8005926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	69db      	ldr	r3, [r3, #28]
 800592e:	f003 0303 	and.w	r3, r3, #3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d003      	beq.n	800593e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 f885 	bl	8005a46 <HAL_TIM_IC_CaptureCallback>
 800593c:	e005      	b.n	800594a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 f878 	bl	8005a34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f887 	bl	8005a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f003 0310 	and.w	r3, r3, #16
 8005956:	2b00      	cmp	r3, #0
 8005958:	d020      	beq.n	800599c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f003 0310 	and.w	r3, r3, #16
 8005960:	2b00      	cmp	r3, #0
 8005962:	d01b      	beq.n	800599c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f06f 0210 	mvn.w	r2, #16
 800596c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2208      	movs	r2, #8
 8005972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	69db      	ldr	r3, [r3, #28]
 800597a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800597e:	2b00      	cmp	r3, #0
 8005980:	d003      	beq.n	800598a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f85f 	bl	8005a46 <HAL_TIM_IC_CaptureCallback>
 8005988:	e005      	b.n	8005996 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f852 	bl	8005a34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f861 	bl	8005a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00c      	beq.n	80059c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f003 0301 	and.w	r3, r3, #1
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d007      	beq.n	80059c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f06f 0201 	mvn.w	r2, #1
 80059b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7fc ffca 	bl	8002954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00c      	beq.n	80059e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d007      	beq.n	80059e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80059dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f8c3 	bl	8005b6a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00c      	beq.n	8005a08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d007      	beq.n	8005a08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 f831 	bl	8005a6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	f003 0320 	and.w	r3, r3, #32
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00c      	beq.n	8005a2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f003 0320 	and.w	r3, r3, #32
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d007      	beq.n	8005a2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f06f 0220 	mvn.w	r2, #32
 8005a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f896 	bl	8005b58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a2c:	bf00      	nop
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bc80      	pop	{r7}
 8005a44:	4770      	bx	lr

08005a46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b083      	sub	sp, #12
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a4e:	bf00      	nop
 8005a50:	370c      	adds	r7, #12
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bc80      	pop	{r7}
 8005a56:	4770      	bx	lr

08005a58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bc80      	pop	{r7}
 8005a68:	4770      	bx	lr

08005a6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a6a:	b480      	push	{r7}
 8005a6c:	b083      	sub	sp, #12
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a72:	bf00      	nop
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bc80      	pop	{r7}
 8005a7a:	4770      	bx	lr

08005a7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a2f      	ldr	r2, [pc, #188]	@ (8005b4c <TIM_Base_SetConfig+0xd0>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d00b      	beq.n	8005aac <TIM_Base_SetConfig+0x30>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a9a:	d007      	beq.n	8005aac <TIM_Base_SetConfig+0x30>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a2c      	ldr	r2, [pc, #176]	@ (8005b50 <TIM_Base_SetConfig+0xd4>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d003      	beq.n	8005aac <TIM_Base_SetConfig+0x30>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a2b      	ldr	r2, [pc, #172]	@ (8005b54 <TIM_Base_SetConfig+0xd8>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d108      	bne.n	8005abe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ab2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a22      	ldr	r2, [pc, #136]	@ (8005b4c <TIM_Base_SetConfig+0xd0>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d00b      	beq.n	8005ade <TIM_Base_SetConfig+0x62>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005acc:	d007      	beq.n	8005ade <TIM_Base_SetConfig+0x62>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8005b50 <TIM_Base_SetConfig+0xd4>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d003      	beq.n	8005ade <TIM_Base_SetConfig+0x62>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8005b54 <TIM_Base_SetConfig+0xd8>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d108      	bne.n	8005af0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ae4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a0d      	ldr	r2, [pc, #52]	@ (8005b4c <TIM_Base_SetConfig+0xd0>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d103      	bne.n	8005b24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	691a      	ldr	r2, [r3, #16]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d005      	beq.n	8005b42 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	f023 0201 	bic.w	r2, r3, #1
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	611a      	str	r2, [r3, #16]
  }
}
 8005b42:	bf00      	nop
 8005b44:	3714      	adds	r7, #20
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bc80      	pop	{r7}
 8005b4a:	4770      	bx	lr
 8005b4c:	40012c00 	.word	0x40012c00
 8005b50:	40000400 	.word	0x40000400
 8005b54:	40000800 	.word	0x40000800

08005b58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bc80      	pop	{r7}
 8005b68:	4770      	bx	lr

08005b6a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b083      	sub	sp, #12
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b72:	bf00      	nop
 8005b74:	370c      	adds	r7, #12
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bc80      	pop	{r7}
 8005b7a:	4770      	bx	lr

08005b7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e042      	b.n	8005c14 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d106      	bne.n	8005ba8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f7fc ff64 	bl	8002a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2224      	movs	r2, #36	@ 0x24
 8005bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005bbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 fa09 	bl	8005fd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	691a      	ldr	r2, [r3, #16]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005bd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	695a      	ldr	r2, [r3, #20]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005be4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68da      	ldr	r2, [r3, #12]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005bf4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2220      	movs	r2, #32
 8005c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005c12:	2300      	movs	r3, #0
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3708      	adds	r7, #8
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b08a      	sub	sp, #40	@ 0x28
 8005c20:	af02      	add	r7, sp, #8
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	603b      	str	r3, [r7, #0]
 8005c28:	4613      	mov	r3, r2
 8005c2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	2b20      	cmp	r3, #32
 8005c3a:	d175      	bne.n	8005d28 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d002      	beq.n	8005c48 <HAL_UART_Transmit+0x2c>
 8005c42:	88fb      	ldrh	r3, [r7, #6]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d101      	bne.n	8005c4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e06e      	b.n	8005d2a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2221      	movs	r2, #33	@ 0x21
 8005c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c5a:	f7fd f915 	bl	8002e88 <HAL_GetTick>
 8005c5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	88fa      	ldrh	r2, [r7, #6]
 8005c64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	88fa      	ldrh	r2, [r7, #6]
 8005c6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c74:	d108      	bne.n	8005c88 <HAL_UART_Transmit+0x6c>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d104      	bne.n	8005c88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	61bb      	str	r3, [r7, #24]
 8005c86:	e003      	b.n	8005c90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c90:	e02e      	b.n	8005cf0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	9300      	str	r3, [sp, #0]
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	2180      	movs	r1, #128	@ 0x80
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f000 f8df 	bl	8005e60 <UART_WaitOnFlagUntilTimeout>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d005      	beq.n	8005cb4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2220      	movs	r2, #32
 8005cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	e03a      	b.n	8005d2a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10b      	bne.n	8005cd2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	881b      	ldrh	r3, [r3, #0]
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005cca:	69bb      	ldr	r3, [r7, #24]
 8005ccc:	3302      	adds	r3, #2
 8005cce:	61bb      	str	r3, [r7, #24]
 8005cd0:	e007      	b.n	8005ce2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	781a      	ldrb	r2, [r3, #0]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1cb      	bne.n	8005c92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	9300      	str	r3, [sp, #0]
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	2200      	movs	r2, #0
 8005d02:	2140      	movs	r1, #64	@ 0x40
 8005d04:	68f8      	ldr	r0, [r7, #12]
 8005d06:	f000 f8ab 	bl	8005e60 <UART_WaitOnFlagUntilTimeout>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d005      	beq.n	8005d1c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2220      	movs	r2, #32
 8005d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005d18:	2303      	movs	r3, #3
 8005d1a:	e006      	b.n	8005d2a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2220      	movs	r2, #32
 8005d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005d24:	2300      	movs	r3, #0
 8005d26:	e000      	b.n	8005d2a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005d28:	2302      	movs	r3, #2
  }
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3720      	adds	r7, #32
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d32:	b580      	push	{r7, lr}
 8005d34:	b08a      	sub	sp, #40	@ 0x28
 8005d36:	af02      	add	r7, sp, #8
 8005d38:	60f8      	str	r0, [r7, #12]
 8005d3a:	60b9      	str	r1, [r7, #8]
 8005d3c:	603b      	str	r3, [r7, #0]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d42:	2300      	movs	r3, #0
 8005d44:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b20      	cmp	r3, #32
 8005d50:	f040 8081 	bne.w	8005e56 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d002      	beq.n	8005d60 <HAL_UART_Receive+0x2e>
 8005d5a:	88fb      	ldrh	r3, [r7, #6]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d101      	bne.n	8005d64 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e079      	b.n	8005e58 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2222      	movs	r2, #34	@ 0x22
 8005d6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2200      	movs	r2, #0
 8005d76:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d78:	f7fd f886 	bl	8002e88 <HAL_GetTick>
 8005d7c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	88fa      	ldrh	r2, [r7, #6]
 8005d82:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	88fa      	ldrh	r2, [r7, #6]
 8005d88:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d92:	d108      	bne.n	8005da6 <HAL_UART_Receive+0x74>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	691b      	ldr	r3, [r3, #16]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d104      	bne.n	8005da6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	61bb      	str	r3, [r7, #24]
 8005da4:	e003      	b.n	8005dae <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005daa:	2300      	movs	r3, #0
 8005dac:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005dae:	e047      	b.n	8005e40 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	2200      	movs	r2, #0
 8005db8:	2120      	movs	r1, #32
 8005dba:	68f8      	ldr	r0, [r7, #12]
 8005dbc:	f000 f850 	bl	8005e60 <UART_WaitOnFlagUntilTimeout>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d005      	beq.n	8005dd2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2220      	movs	r2, #32
 8005dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e042      	b.n	8005e58 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10c      	bne.n	8005df2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	3302      	adds	r3, #2
 8005dee:	61bb      	str	r3, [r7, #24]
 8005df0:	e01f      	b.n	8005e32 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dfa:	d007      	beq.n	8005e0c <HAL_UART_Receive+0xda>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d10a      	bne.n	8005e1a <HAL_UART_Receive+0xe8>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d106      	bne.n	8005e1a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	b2da      	uxtb	r2, r3
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	701a      	strb	r2, [r3, #0]
 8005e18:	e008      	b.n	8005e2c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e26:	b2da      	uxtb	r2, r3
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	3301      	adds	r3, #1
 8005e30:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	3b01      	subs	r3, #1
 8005e3a:	b29a      	uxth	r2, r3
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1b2      	bne.n	8005db0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2220      	movs	r2, #32
 8005e4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005e52:	2300      	movs	r3, #0
 8005e54:	e000      	b.n	8005e58 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005e56:	2302      	movs	r3, #2
  }
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3720      	adds	r7, #32
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b086      	sub	sp, #24
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	603b      	str	r3, [r7, #0]
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e70:	e03b      	b.n	8005eea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e72:	6a3b      	ldr	r3, [r7, #32]
 8005e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e78:	d037      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e7a:	f7fd f805 	bl	8002e88 <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	6a3a      	ldr	r2, [r7, #32]
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d302      	bcc.n	8005e90 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e8a:	6a3b      	ldr	r3, [r7, #32]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d101      	bne.n	8005e94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e03a      	b.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	f003 0304 	and.w	r3, r3, #4
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d023      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	2b80      	cmp	r3, #128	@ 0x80
 8005ea6:	d020      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	2b40      	cmp	r3, #64	@ 0x40
 8005eac:	d01d      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0308 	and.w	r3, r3, #8
 8005eb8:	2b08      	cmp	r3, #8
 8005eba:	d116      	bne.n	8005eea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	617b      	str	r3, [r7, #20]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	617b      	str	r3, [r7, #20]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f000 f81d 	bl	8005f12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2208      	movs	r2, #8
 8005edc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e00f      	b.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	68ba      	ldr	r2, [r7, #8]
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	bf0c      	ite	eq
 8005efa:	2301      	moveq	r3, #1
 8005efc:	2300      	movne	r3, #0
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	461a      	mov	r2, r3
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d0b4      	beq.n	8005e72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3718      	adds	r7, #24
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f12:	b480      	push	{r7}
 8005f14:	b095      	sub	sp, #84	@ 0x54
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	330c      	adds	r3, #12
 8005f20:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f24:	e853 3f00 	ldrex	r3, [r3]
 8005f28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	330c      	adds	r3, #12
 8005f38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f3a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f42:	e841 2300 	strex	r3, r2, [r1]
 8005f46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d1e5      	bne.n	8005f1a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	3314      	adds	r3, #20
 8005f54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f56:	6a3b      	ldr	r3, [r7, #32]
 8005f58:	e853 3f00 	ldrex	r3, [r3]
 8005f5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	f023 0301 	bic.w	r3, r3, #1
 8005f64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	3314      	adds	r3, #20
 8005f6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f76:	e841 2300 	strex	r3, r2, [r1]
 8005f7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d1e5      	bne.n	8005f4e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d119      	bne.n	8005fbe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	330c      	adds	r3, #12
 8005f90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	e853 3f00 	ldrex	r3, [r3]
 8005f98:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	f023 0310 	bic.w	r3, r3, #16
 8005fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	330c      	adds	r3, #12
 8005fa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005faa:	61ba      	str	r2, [r7, #24]
 8005fac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fae:	6979      	ldr	r1, [r7, #20]
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	e841 2300 	strex	r3, r2, [r1]
 8005fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1e5      	bne.n	8005f8a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005fcc:	bf00      	nop
 8005fce:	3754      	adds	r7, #84	@ 0x54
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bc80      	pop	{r7}
 8005fd4:	4770      	bx	lr
	...

08005fd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	430a      	orrs	r2, r1
 8005ff4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	689a      	ldr	r2, [r3, #8]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	431a      	orrs	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	695b      	ldr	r3, [r3, #20]
 8006004:	4313      	orrs	r3, r2
 8006006:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006012:	f023 030c 	bic.w	r3, r3, #12
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	6812      	ldr	r2, [r2, #0]
 800601a:	68b9      	ldr	r1, [r7, #8]
 800601c:	430b      	orrs	r3, r1
 800601e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	699a      	ldr	r2, [r3, #24]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	430a      	orrs	r2, r1
 8006034:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a2c      	ldr	r2, [pc, #176]	@ (80060ec <UART_SetConfig+0x114>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d103      	bne.n	8006048 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006040:	f7ff fafc 	bl	800563c <HAL_RCC_GetPCLK2Freq>
 8006044:	60f8      	str	r0, [r7, #12]
 8006046:	e002      	b.n	800604e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006048:	f7ff fae4 	bl	8005614 <HAL_RCC_GetPCLK1Freq>
 800604c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	4613      	mov	r3, r2
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	4413      	add	r3, r2
 8006056:	009a      	lsls	r2, r3, #2
 8006058:	441a      	add	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	fbb2 f3f3 	udiv	r3, r2, r3
 8006064:	4a22      	ldr	r2, [pc, #136]	@ (80060f0 <UART_SetConfig+0x118>)
 8006066:	fba2 2303 	umull	r2, r3, r2, r3
 800606a:	095b      	lsrs	r3, r3, #5
 800606c:	0119      	lsls	r1, r3, #4
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	4613      	mov	r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4413      	add	r3, r2
 8006076:	009a      	lsls	r2, r3, #2
 8006078:	441a      	add	r2, r3
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	fbb2 f2f3 	udiv	r2, r2, r3
 8006084:	4b1a      	ldr	r3, [pc, #104]	@ (80060f0 <UART_SetConfig+0x118>)
 8006086:	fba3 0302 	umull	r0, r3, r3, r2
 800608a:	095b      	lsrs	r3, r3, #5
 800608c:	2064      	movs	r0, #100	@ 0x64
 800608e:	fb00 f303 	mul.w	r3, r0, r3
 8006092:	1ad3      	subs	r3, r2, r3
 8006094:	011b      	lsls	r3, r3, #4
 8006096:	3332      	adds	r3, #50	@ 0x32
 8006098:	4a15      	ldr	r2, [pc, #84]	@ (80060f0 <UART_SetConfig+0x118>)
 800609a:	fba2 2303 	umull	r2, r3, r2, r3
 800609e:	095b      	lsrs	r3, r3, #5
 80060a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060a4:	4419      	add	r1, r3
 80060a6:	68fa      	ldr	r2, [r7, #12]
 80060a8:	4613      	mov	r3, r2
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	4413      	add	r3, r2
 80060ae:	009a      	lsls	r2, r3, #2
 80060b0:	441a      	add	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80060bc:	4b0c      	ldr	r3, [pc, #48]	@ (80060f0 <UART_SetConfig+0x118>)
 80060be:	fba3 0302 	umull	r0, r3, r3, r2
 80060c2:	095b      	lsrs	r3, r3, #5
 80060c4:	2064      	movs	r0, #100	@ 0x64
 80060c6:	fb00 f303 	mul.w	r3, r0, r3
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	011b      	lsls	r3, r3, #4
 80060ce:	3332      	adds	r3, #50	@ 0x32
 80060d0:	4a07      	ldr	r2, [pc, #28]	@ (80060f0 <UART_SetConfig+0x118>)
 80060d2:	fba2 2303 	umull	r2, r3, r2, r3
 80060d6:	095b      	lsrs	r3, r3, #5
 80060d8:	f003 020f 	and.w	r2, r3, #15
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	440a      	add	r2, r1
 80060e2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80060e4:	bf00      	nop
 80060e6:	3710      	adds	r7, #16
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	40013800 	.word	0x40013800
 80060f0:	51eb851f 	.word	0x51eb851f

080060f4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	4603      	mov	r3, r0
 80060fc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80060fe:	2300      	movs	r3, #0
 8006100:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006106:	2b84      	cmp	r3, #132	@ 0x84
 8006108:	d005      	beq.n	8006116 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800610a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	4413      	add	r3, r2
 8006112:	3303      	adds	r3, #3
 8006114:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006116:	68fb      	ldr	r3, [r7, #12]
}
 8006118:	4618      	mov	r0, r3
 800611a:	3714      	adds	r7, #20
 800611c:	46bd      	mov	sp, r7
 800611e:	bc80      	pop	{r7}
 8006120:	4770      	bx	lr

08006122 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006122:	b480      	push	{r7}
 8006124:	b083      	sub	sp, #12
 8006126:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006128:	f3ef 8305 	mrs	r3, IPSR
 800612c:	607b      	str	r3, [r7, #4]
  return(result);
 800612e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006130:	2b00      	cmp	r3, #0
 8006132:	bf14      	ite	ne
 8006134:	2301      	movne	r3, #1
 8006136:	2300      	moveq	r3, #0
 8006138:	b2db      	uxtb	r3, r3
}
 800613a:	4618      	mov	r0, r3
 800613c:	370c      	adds	r7, #12
 800613e:	46bd      	mov	sp, r7
 8006140:	bc80      	pop	{r7}
 8006142:	4770      	bx	lr

08006144 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006148:	f001 fbdc 	bl	8007904 <vTaskStartScheduler>
  
  return osOK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	bd80      	pop	{r7, pc}

08006152 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006152:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006154:	b089      	sub	sp, #36	@ 0x24
 8006156:	af04      	add	r7, sp, #16
 8006158:	6078      	str	r0, [r7, #4]
 800615a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d020      	beq.n	80061a6 <osThreadCreate+0x54>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d01c      	beq.n	80061a6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685c      	ldr	r4, [r3, #4]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	691e      	ldr	r6, [r3, #16]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800617e:	4618      	mov	r0, r3
 8006180:	f7ff ffb8 	bl	80060f4 <makeFreeRtosPriority>
 8006184:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800618e:	9202      	str	r2, [sp, #8]
 8006190:	9301      	str	r3, [sp, #4]
 8006192:	9100      	str	r1, [sp, #0]
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	4632      	mov	r2, r6
 8006198:	4629      	mov	r1, r5
 800619a:	4620      	mov	r0, r4
 800619c:	f001 f9bf 	bl	800751e <xTaskCreateStatic>
 80061a0:	4603      	mov	r3, r0
 80061a2:	60fb      	str	r3, [r7, #12]
 80061a4:	e01c      	b.n	80061e0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685c      	ldr	r4, [r3, #4]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061b2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7ff ff9a 	bl	80060f4 <makeFreeRtosPriority>
 80061c0:	4602      	mov	r2, r0
 80061c2:	f107 030c 	add.w	r3, r7, #12
 80061c6:	9301      	str	r3, [sp, #4]
 80061c8:	9200      	str	r2, [sp, #0]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	4632      	mov	r2, r6
 80061ce:	4629      	mov	r1, r5
 80061d0:	4620      	mov	r0, r4
 80061d2:	f001 fa04 	bl	80075de <xTaskCreate>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d001      	beq.n	80061e0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80061dc:	2300      	movs	r3, #0
 80061de:	e000      	b.n	80061e2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80061e0:	68fb      	ldr	r3, [r7, #12]
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3714      	adds	r7, #20
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080061ea <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80061ea:	b580      	push	{r7, lr}
 80061ec:	b084      	sub	sp, #16
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d001      	beq.n	8006200 <osDelay+0x16>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	e000      	b.n	8006202 <osDelay+0x18>
 8006200:	2301      	movs	r3, #1
 8006202:	4618      	mov	r0, r3
 8006204:	f001 fb48 	bl	8007898 <vTaskDelay>
  
  return osOK;
 8006208:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}

08006212 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8006212:	b580      	push	{r7, lr}
 8006214:	b082      	sub	sp, #8
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d007      	beq.n	8006232 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	4619      	mov	r1, r3
 8006228:	2001      	movs	r0, #1
 800622a:	f000 fb92 	bl	8006952 <xQueueCreateMutexStatic>
 800622e:	4603      	mov	r3, r0
 8006230:	e003      	b.n	800623a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8006232:	2001      	movs	r0, #1
 8006234:	f000 fb75 	bl	8006922 <xQueueCreateMutex>
 8006238:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800623a:	4618      	mov	r0, r3
 800623c:	3708      	adds	r7, #8
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
	...

08006244 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b084      	sub	sp, #16
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800624e:	2300      	movs	r3, #0
 8006250:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d101      	bne.n	800625c <osMutexWait+0x18>
    return osErrorParameter;
 8006258:	2380      	movs	r3, #128	@ 0x80
 800625a:	e03a      	b.n	80062d2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800625c:	2300      	movs	r3, #0
 800625e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006266:	d103      	bne.n	8006270 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8006268:	f04f 33ff 	mov.w	r3, #4294967295
 800626c:	60fb      	str	r3, [r7, #12]
 800626e:	e009      	b.n	8006284 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d006      	beq.n	8006284 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d101      	bne.n	8006284 <osMutexWait+0x40>
      ticks = 1;
 8006280:	2301      	movs	r3, #1
 8006282:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006284:	f7ff ff4d 	bl	8006122 <inHandlerMode>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	d017      	beq.n	80062be <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800628e:	f107 0308 	add.w	r3, r7, #8
 8006292:	461a      	mov	r2, r3
 8006294:	2100      	movs	r1, #0
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 ff98 	bl	80071cc <xQueueReceiveFromISR>
 800629c:	4603      	mov	r3, r0
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d001      	beq.n	80062a6 <osMutexWait+0x62>
      return osErrorOS;
 80062a2:	23ff      	movs	r3, #255	@ 0xff
 80062a4:	e015      	b.n	80062d2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d011      	beq.n	80062d0 <osMutexWait+0x8c>
 80062ac:	4b0b      	ldr	r3, [pc, #44]	@ (80062dc <osMutexWait+0x98>)
 80062ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062b2:	601a      	str	r2, [r3, #0]
 80062b4:	f3bf 8f4f 	dsb	sy
 80062b8:	f3bf 8f6f 	isb	sy
 80062bc:	e008      	b.n	80062d0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80062be:	68f9      	ldr	r1, [r7, #12]
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fe73 	bl	8006fac <xQueueSemaphoreTake>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d001      	beq.n	80062d0 <osMutexWait+0x8c>
    return osErrorOS;
 80062cc:	23ff      	movs	r3, #255	@ 0xff
 80062ce:	e000      	b.n	80062d2 <osMutexWait+0x8e>
  }
  
  return osOK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	e000ed04 	.word	0xe000ed04

080062e0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80062e8:	2300      	movs	r3, #0
 80062ea:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80062ec:	2300      	movs	r3, #0
 80062ee:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80062f0:	f7ff ff17 	bl	8006122 <inHandlerMode>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d016      	beq.n	8006328 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80062fa:	f107 0308 	add.w	r3, r7, #8
 80062fe:	4619      	mov	r1, r3
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 fce1 	bl	8006cc8 <xQueueGiveFromISR>
 8006306:	4603      	mov	r3, r0
 8006308:	2b01      	cmp	r3, #1
 800630a:	d001      	beq.n	8006310 <osMutexRelease+0x30>
      return osErrorOS;
 800630c:	23ff      	movs	r3, #255	@ 0xff
 800630e:	e017      	b.n	8006340 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d013      	beq.n	800633e <osMutexRelease+0x5e>
 8006316:	4b0c      	ldr	r3, [pc, #48]	@ (8006348 <osMutexRelease+0x68>)
 8006318:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800631c:	601a      	str	r2, [r3, #0]
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	f3bf 8f6f 	isb	sy
 8006326:	e00a      	b.n	800633e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8006328:	2300      	movs	r3, #0
 800632a:	2200      	movs	r2, #0
 800632c:	2100      	movs	r1, #0
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 fb2a 	bl	8006988 <xQueueGenericSend>
 8006334:	4603      	mov	r3, r0
 8006336:	2b01      	cmp	r3, #1
 8006338:	d001      	beq.n	800633e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800633a:	23ff      	movs	r3, #255	@ 0xff
 800633c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800633e:	68fb      	ldr	r3, [r7, #12]
}
 8006340:	4618      	mov	r0, r3
 8006342:	3710      	adds	r7, #16
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	e000ed04 	.word	0xe000ed04

0800634c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800634c:	b590      	push	{r4, r7, lr}
 800634e:	b085      	sub	sp, #20
 8006350:	af02      	add	r7, sp, #8
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d011      	beq.n	8006382 <osMessageCreate+0x36>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00d      	beq.n	8006382 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6818      	ldr	r0, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6859      	ldr	r1, [r3, #4]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	689a      	ldr	r2, [r3, #8]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	2400      	movs	r4, #0
 8006378:	9400      	str	r4, [sp, #0]
 800637a:	f000 f9dd 	bl	8006738 <xQueueGenericCreateStatic>
 800637e:	4603      	mov	r3, r0
 8006380:	e008      	b.n	8006394 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6818      	ldr	r0, [r3, #0]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	4619      	mov	r1, r3
 800638e:	f000 fa50 	bl	8006832 <xQueueGenericCreate>
 8006392:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006394:	4618      	mov	r0, r3
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	bd90      	pop	{r4, r7, pc}

0800639c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b086      	sub	sp, #24
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80063a8:	2300      	movs	r3, #0
 80063aa:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d101      	bne.n	80063ba <osMessagePut+0x1e>
    ticks = 1;
 80063b6:	2301      	movs	r3, #1
 80063b8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80063ba:	f7ff feb2 	bl	8006122 <inHandlerMode>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d018      	beq.n	80063f6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80063c4:	f107 0210 	add.w	r2, r7, #16
 80063c8:	f107 0108 	add.w	r1, r7, #8
 80063cc:	2300      	movs	r3, #0
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	f000 fbdc 	bl	8006b8c <xQueueGenericSendFromISR>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d001      	beq.n	80063de <osMessagePut+0x42>
      return osErrorOS;
 80063da:	23ff      	movs	r3, #255	@ 0xff
 80063dc:	e018      	b.n	8006410 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d014      	beq.n	800640e <osMessagePut+0x72>
 80063e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006418 <osMessagePut+0x7c>)
 80063e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063ea:	601a      	str	r2, [r3, #0]
 80063ec:	f3bf 8f4f 	dsb	sy
 80063f0:	f3bf 8f6f 	isb	sy
 80063f4:	e00b      	b.n	800640e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80063f6:	f107 0108 	add.w	r1, r7, #8
 80063fa:	2300      	movs	r3, #0
 80063fc:	697a      	ldr	r2, [r7, #20]
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	f000 fac2 	bl	8006988 <xQueueGenericSend>
 8006404:	4603      	mov	r3, r0
 8006406:	2b01      	cmp	r3, #1
 8006408:	d001      	beq.n	800640e <osMessagePut+0x72>
      return osErrorOS;
 800640a:	23ff      	movs	r3, #255	@ 0xff
 800640c:	e000      	b.n	8006410 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	e000ed04 	.word	0xe000ed04

0800641c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800641c:	b590      	push	{r4, r7, lr}
 800641e:	b08b      	sub	sp, #44	@ 0x2c
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800642c:	2300      	movs	r3, #0
 800642e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10a      	bne.n	800644c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8006436:	2380      	movs	r3, #128	@ 0x80
 8006438:	617b      	str	r3, [r7, #20]
    return event;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	461c      	mov	r4, r3
 800643e:	f107 0314 	add.w	r3, r7, #20
 8006442:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006446:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800644a:	e054      	b.n	80064f6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800644c:	2300      	movs	r3, #0
 800644e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8006450:	2300      	movs	r3, #0
 8006452:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d103      	bne.n	8006464 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800645c:	f04f 33ff 	mov.w	r3, #4294967295
 8006460:	627b      	str	r3, [r7, #36]	@ 0x24
 8006462:	e009      	b.n	8006478 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d006      	beq.n	8006478 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800646e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006470:	2b00      	cmp	r3, #0
 8006472:	d101      	bne.n	8006478 <osMessageGet+0x5c>
      ticks = 1;
 8006474:	2301      	movs	r3, #1
 8006476:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8006478:	f7ff fe53 	bl	8006122 <inHandlerMode>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d01c      	beq.n	80064bc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8006482:	f107 0220 	add.w	r2, r7, #32
 8006486:	f107 0314 	add.w	r3, r7, #20
 800648a:	3304      	adds	r3, #4
 800648c:	4619      	mov	r1, r3
 800648e:	68b8      	ldr	r0, [r7, #8]
 8006490:	f000 fe9c 	bl	80071cc <xQueueReceiveFromISR>
 8006494:	4603      	mov	r3, r0
 8006496:	2b01      	cmp	r3, #1
 8006498:	d102      	bne.n	80064a0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800649a:	2310      	movs	r3, #16
 800649c:	617b      	str	r3, [r7, #20]
 800649e:	e001      	b.n	80064a4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80064a0:	2300      	movs	r3, #0
 80064a2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80064a4:	6a3b      	ldr	r3, [r7, #32]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d01d      	beq.n	80064e6 <osMessageGet+0xca>
 80064aa:	4b15      	ldr	r3, [pc, #84]	@ (8006500 <osMessageGet+0xe4>)
 80064ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064b0:	601a      	str	r2, [r3, #0]
 80064b2:	f3bf 8f4f 	dsb	sy
 80064b6:	f3bf 8f6f 	isb	sy
 80064ba:	e014      	b.n	80064e6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80064bc:	f107 0314 	add.w	r3, r7, #20
 80064c0:	3304      	adds	r3, #4
 80064c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064c4:	4619      	mov	r1, r3
 80064c6:	68b8      	ldr	r0, [r7, #8]
 80064c8:	f000 fc8e 	bl	8006de8 <xQueueReceive>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d102      	bne.n	80064d8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80064d2:	2310      	movs	r3, #16
 80064d4:	617b      	str	r3, [r7, #20]
 80064d6:	e006      	b.n	80064e6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80064d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <osMessageGet+0xc6>
 80064de:	2300      	movs	r3, #0
 80064e0:	e000      	b.n	80064e4 <osMessageGet+0xc8>
 80064e2:	2340      	movs	r3, #64	@ 0x40
 80064e4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	461c      	mov	r4, r3
 80064ea:	f107 0314 	add.w	r3, r7, #20
 80064ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80064f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80064f6:	68f8      	ldr	r0, [r7, #12]
 80064f8:	372c      	adds	r7, #44	@ 0x2c
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd90      	pop	{r4, r7, pc}
 80064fe:	bf00      	nop
 8006500:	e000ed04 	.word	0xe000ed04

08006504 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f103 0208 	add.w	r2, r3, #8
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f04f 32ff 	mov.w	r2, #4294967295
 800651c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f103 0208 	add.w	r2, r3, #8
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f103 0208 	add.w	r2, r3, #8
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	bc80      	pop	{r7}
 8006540:	4770      	bx	lr

08006542 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006542:	b480      	push	{r7}
 8006544:	b083      	sub	sp, #12
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	bc80      	pop	{r7}
 8006558:	4770      	bx	lr

0800655a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800655a:	b480      	push	{r7}
 800655c:	b085      	sub	sp, #20
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
 8006562:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	68fa      	ldr	r2, [r7, #12]
 800656e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	689a      	ldr	r2, [r3, #8]
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	683a      	ldr	r2, [r7, #0]
 800657e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	683a      	ldr	r2, [r7, #0]
 8006584:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	1c5a      	adds	r2, r3, #1
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	601a      	str	r2, [r3, #0]
}
 8006596:	bf00      	nop
 8006598:	3714      	adds	r7, #20
 800659a:	46bd      	mov	sp, r7
 800659c:	bc80      	pop	{r7}
 800659e:	4770      	bx	lr

080065a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b6:	d103      	bne.n	80065c0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	60fb      	str	r3, [r7, #12]
 80065be:	e00c      	b.n	80065da <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	3308      	adds	r3, #8
 80065c4:	60fb      	str	r3, [r7, #12]
 80065c6:	e002      	b.n	80065ce <vListInsert+0x2e>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	60fb      	str	r3, [r7, #12]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68ba      	ldr	r2, [r7, #8]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d2f6      	bcs.n	80065c8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	685a      	ldr	r2, [r3, #4]
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	683a      	ldr	r2, [r7, #0]
 80065f4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	1c5a      	adds	r2, r3, #1
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	601a      	str	r2, [r3, #0]
}
 8006606:	bf00      	nop
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	bc80      	pop	{r7}
 800660e:	4770      	bx	lr

08006610 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006610:	b480      	push	{r7}
 8006612:	b085      	sub	sp, #20
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	6892      	ldr	r2, [r2, #8]
 8006626:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	6852      	ldr	r2, [r2, #4]
 8006630:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	429a      	cmp	r2, r3
 800663a:	d103      	bne.n	8006644 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	689a      	ldr	r2, [r3, #8]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2200      	movs	r2, #0
 8006648:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	1e5a      	subs	r2, r3, #1
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
}
 8006658:	4618      	mov	r0, r3
 800665a:	3714      	adds	r7, #20
 800665c:	46bd      	mov	sp, r7
 800665e:	bc80      	pop	{r7}
 8006660:	4770      	bx	lr
	...

08006664 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d10b      	bne.n	8006690 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800667c:	f383 8811 	msr	BASEPRI, r3
 8006680:	f3bf 8f6f 	isb	sy
 8006684:	f3bf 8f4f 	dsb	sy
 8006688:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800668a:	bf00      	nop
 800668c:	bf00      	nop
 800668e:	e7fd      	b.n	800668c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006690:	f002 f89c 	bl	80087cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800669c:	68f9      	ldr	r1, [r7, #12]
 800669e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80066a0:	fb01 f303 	mul.w	r3, r1, r3
 80066a4:	441a      	add	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2200      	movs	r2, #0
 80066ae:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066c0:	3b01      	subs	r3, #1
 80066c2:	68f9      	ldr	r1, [r7, #12]
 80066c4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80066c6:	fb01 f303 	mul.w	r3, r1, r3
 80066ca:	441a      	add	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	22ff      	movs	r2, #255	@ 0xff
 80066d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	22ff      	movs	r2, #255	@ 0xff
 80066dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d114      	bne.n	8006710 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d01a      	beq.n	8006724 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	3310      	adds	r3, #16
 80066f2:	4618      	mov	r0, r3
 80066f4:	f001 fb8a 	bl	8007e0c <xTaskRemoveFromEventList>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d012      	beq.n	8006724 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80066fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006734 <xQueueGenericReset+0xd0>)
 8006700:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006704:	601a      	str	r2, [r3, #0]
 8006706:	f3bf 8f4f 	dsb	sy
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	e009      	b.n	8006724 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	3310      	adds	r3, #16
 8006714:	4618      	mov	r0, r3
 8006716:	f7ff fef5 	bl	8006504 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	3324      	adds	r3, #36	@ 0x24
 800671e:	4618      	mov	r0, r3
 8006720:	f7ff fef0 	bl	8006504 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006724:	f002 f882 	bl	800882c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006728:	2301      	movs	r3, #1
}
 800672a:	4618      	mov	r0, r3
 800672c:	3710      	adds	r7, #16
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop
 8006734:	e000ed04 	.word	0xe000ed04

08006738 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006738:	b580      	push	{r7, lr}
 800673a:	b08e      	sub	sp, #56	@ 0x38
 800673c:	af02      	add	r7, sp, #8
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
 8006744:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10b      	bne.n	8006764 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800674c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006750:	f383 8811 	msr	BASEPRI, r3
 8006754:	f3bf 8f6f 	isb	sy
 8006758:	f3bf 8f4f 	dsb	sy
 800675c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800675e:	bf00      	nop
 8006760:	bf00      	nop
 8006762:	e7fd      	b.n	8006760 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10b      	bne.n	8006782 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800676a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800676e:	f383 8811 	msr	BASEPRI, r3
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800677c:	bf00      	nop
 800677e:	bf00      	nop
 8006780:	e7fd      	b.n	800677e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d002      	beq.n	800678e <xQueueGenericCreateStatic+0x56>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d001      	beq.n	8006792 <xQueueGenericCreateStatic+0x5a>
 800678e:	2301      	movs	r3, #1
 8006790:	e000      	b.n	8006794 <xQueueGenericCreateStatic+0x5c>
 8006792:	2300      	movs	r3, #0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d10b      	bne.n	80067b0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800679c:	f383 8811 	msr	BASEPRI, r3
 80067a0:	f3bf 8f6f 	isb	sy
 80067a4:	f3bf 8f4f 	dsb	sy
 80067a8:	623b      	str	r3, [r7, #32]
}
 80067aa:	bf00      	nop
 80067ac:	bf00      	nop
 80067ae:	e7fd      	b.n	80067ac <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d102      	bne.n	80067bc <xQueueGenericCreateStatic+0x84>
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d101      	bne.n	80067c0 <xQueueGenericCreateStatic+0x88>
 80067bc:	2301      	movs	r3, #1
 80067be:	e000      	b.n	80067c2 <xQueueGenericCreateStatic+0x8a>
 80067c0:	2300      	movs	r3, #0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d10b      	bne.n	80067de <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80067c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ca:	f383 8811 	msr	BASEPRI, r3
 80067ce:	f3bf 8f6f 	isb	sy
 80067d2:	f3bf 8f4f 	dsb	sy
 80067d6:	61fb      	str	r3, [r7, #28]
}
 80067d8:	bf00      	nop
 80067da:	bf00      	nop
 80067dc:	e7fd      	b.n	80067da <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80067de:	2350      	movs	r3, #80	@ 0x50
 80067e0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	2b50      	cmp	r3, #80	@ 0x50
 80067e6:	d00b      	beq.n	8006800 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80067e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ec:	f383 8811 	msr	BASEPRI, r3
 80067f0:	f3bf 8f6f 	isb	sy
 80067f4:	f3bf 8f4f 	dsb	sy
 80067f8:	61bb      	str	r3, [r7, #24]
}
 80067fa:	bf00      	nop
 80067fc:	bf00      	nop
 80067fe:	e7fd      	b.n	80067fc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006800:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00d      	beq.n	8006828 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800680c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800680e:	2201      	movs	r2, #1
 8006810:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006814:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800681a:	9300      	str	r3, [sp, #0]
 800681c:	4613      	mov	r3, r2
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	68b9      	ldr	r1, [r7, #8]
 8006822:	68f8      	ldr	r0, [r7, #12]
 8006824:	f000 f840 	bl	80068a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800682a:	4618      	mov	r0, r3
 800682c:	3730      	adds	r7, #48	@ 0x30
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006832:	b580      	push	{r7, lr}
 8006834:	b08a      	sub	sp, #40	@ 0x28
 8006836:	af02      	add	r7, sp, #8
 8006838:	60f8      	str	r0, [r7, #12]
 800683a:	60b9      	str	r1, [r7, #8]
 800683c:	4613      	mov	r3, r2
 800683e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10b      	bne.n	800685e <xQueueGenericCreate+0x2c>
	__asm volatile
 8006846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684a:	f383 8811 	msr	BASEPRI, r3
 800684e:	f3bf 8f6f 	isb	sy
 8006852:	f3bf 8f4f 	dsb	sy
 8006856:	613b      	str	r3, [r7, #16]
}
 8006858:	bf00      	nop
 800685a:	bf00      	nop
 800685c:	e7fd      	b.n	800685a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	fb02 f303 	mul.w	r3, r2, r3
 8006866:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	3350      	adds	r3, #80	@ 0x50
 800686c:	4618      	mov	r0, r3
 800686e:	f002 f8af 	bl	80089d0 <pvPortMalloc>
 8006872:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d011      	beq.n	800689e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	3350      	adds	r3, #80	@ 0x50
 8006882:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800688c:	79fa      	ldrb	r2, [r7, #7]
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	4613      	mov	r3, r2
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	68b9      	ldr	r1, [r7, #8]
 8006898:	68f8      	ldr	r0, [r7, #12]
 800689a:	f000 f805 	bl	80068a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800689e:	69bb      	ldr	r3, [r7, #24]
	}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3720      	adds	r7, #32
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
 80068b4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d103      	bne.n	80068c4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	69ba      	ldr	r2, [r7, #24]
 80068c0:	601a      	str	r2, [r3, #0]
 80068c2:	e002      	b.n	80068ca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	68ba      	ldr	r2, [r7, #8]
 80068d4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80068d6:	2101      	movs	r1, #1
 80068d8:	69b8      	ldr	r0, [r7, #24]
 80068da:	f7ff fec3 	bl	8006664 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	78fa      	ldrb	r2, [r7, #3]
 80068e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80068e6:	bf00      	nop
 80068e8:	3710      	adds	r7, #16
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80068ee:	b580      	push	{r7, lr}
 80068f0:	b082      	sub	sp, #8
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d00e      	beq.n	800691a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800690e:	2300      	movs	r3, #0
 8006910:	2200      	movs	r2, #0
 8006912:	2100      	movs	r1, #0
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f837 	bl	8006988 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800691a:	bf00      	nop
 800691c:	3708      	adds	r7, #8
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}

08006922 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006922:	b580      	push	{r7, lr}
 8006924:	b086      	sub	sp, #24
 8006926:	af00      	add	r7, sp, #0
 8006928:	4603      	mov	r3, r0
 800692a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800692c:	2301      	movs	r3, #1
 800692e:	617b      	str	r3, [r7, #20]
 8006930:	2300      	movs	r3, #0
 8006932:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006934:	79fb      	ldrb	r3, [r7, #7]
 8006936:	461a      	mov	r2, r3
 8006938:	6939      	ldr	r1, [r7, #16]
 800693a:	6978      	ldr	r0, [r7, #20]
 800693c:	f7ff ff79 	bl	8006832 <xQueueGenericCreate>
 8006940:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f7ff ffd3 	bl	80068ee <prvInitialiseMutex>

		return xNewQueue;
 8006948:	68fb      	ldr	r3, [r7, #12]
	}
 800694a:	4618      	mov	r0, r3
 800694c:	3718      	adds	r7, #24
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}

08006952 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006952:	b580      	push	{r7, lr}
 8006954:	b088      	sub	sp, #32
 8006956:	af02      	add	r7, sp, #8
 8006958:	4603      	mov	r3, r0
 800695a:	6039      	str	r1, [r7, #0]
 800695c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800695e:	2301      	movs	r3, #1
 8006960:	617b      	str	r3, [r7, #20]
 8006962:	2300      	movs	r3, #0
 8006964:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006966:	79fb      	ldrb	r3, [r7, #7]
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	2200      	movs	r2, #0
 800696e:	6939      	ldr	r1, [r7, #16]
 8006970:	6978      	ldr	r0, [r7, #20]
 8006972:	f7ff fee1 	bl	8006738 <xQueueGenericCreateStatic>
 8006976:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f7ff ffb8 	bl	80068ee <prvInitialiseMutex>

		return xNewQueue;
 800697e:	68fb      	ldr	r3, [r7, #12]
	}
 8006980:	4618      	mov	r0, r3
 8006982:	3718      	adds	r7, #24
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b08e      	sub	sp, #56	@ 0x38
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	60b9      	str	r1, [r7, #8]
 8006992:	607a      	str	r2, [r7, #4]
 8006994:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006996:	2300      	movs	r3, #0
 8006998:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800699e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d10b      	bne.n	80069bc <xQueueGenericSend+0x34>
	__asm volatile
 80069a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a8:	f383 8811 	msr	BASEPRI, r3
 80069ac:	f3bf 8f6f 	isb	sy
 80069b0:	f3bf 8f4f 	dsb	sy
 80069b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80069b6:	bf00      	nop
 80069b8:	bf00      	nop
 80069ba:	e7fd      	b.n	80069b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d103      	bne.n	80069ca <xQueueGenericSend+0x42>
 80069c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d101      	bne.n	80069ce <xQueueGenericSend+0x46>
 80069ca:	2301      	movs	r3, #1
 80069cc:	e000      	b.n	80069d0 <xQueueGenericSend+0x48>
 80069ce:	2300      	movs	r3, #0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d10b      	bne.n	80069ec <xQueueGenericSend+0x64>
	__asm volatile
 80069d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d8:	f383 8811 	msr	BASEPRI, r3
 80069dc:	f3bf 8f6f 	isb	sy
 80069e0:	f3bf 8f4f 	dsb	sy
 80069e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80069e6:	bf00      	nop
 80069e8:	bf00      	nop
 80069ea:	e7fd      	b.n	80069e8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d103      	bne.n	80069fa <xQueueGenericSend+0x72>
 80069f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d101      	bne.n	80069fe <xQueueGenericSend+0x76>
 80069fa:	2301      	movs	r3, #1
 80069fc:	e000      	b.n	8006a00 <xQueueGenericSend+0x78>
 80069fe:	2300      	movs	r3, #0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d10b      	bne.n	8006a1c <xQueueGenericSend+0x94>
	__asm volatile
 8006a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a08:	f383 8811 	msr	BASEPRI, r3
 8006a0c:	f3bf 8f6f 	isb	sy
 8006a10:	f3bf 8f4f 	dsb	sy
 8006a14:	623b      	str	r3, [r7, #32]
}
 8006a16:	bf00      	nop
 8006a18:	bf00      	nop
 8006a1a:	e7fd      	b.n	8006a18 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a1c:	f001 fbbc 	bl	8008198 <xTaskGetSchedulerState>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d102      	bne.n	8006a2c <xQueueGenericSend+0xa4>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d101      	bne.n	8006a30 <xQueueGenericSend+0xa8>
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e000      	b.n	8006a32 <xQueueGenericSend+0xaa>
 8006a30:	2300      	movs	r3, #0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10b      	bne.n	8006a4e <xQueueGenericSend+0xc6>
	__asm volatile
 8006a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3a:	f383 8811 	msr	BASEPRI, r3
 8006a3e:	f3bf 8f6f 	isb	sy
 8006a42:	f3bf 8f4f 	dsb	sy
 8006a46:	61fb      	str	r3, [r7, #28]
}
 8006a48:	bf00      	nop
 8006a4a:	bf00      	nop
 8006a4c:	e7fd      	b.n	8006a4a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a4e:	f001 febd 	bl	80087cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d302      	bcc.n	8006a64 <xQueueGenericSend+0xdc>
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	2b02      	cmp	r3, #2
 8006a62:	d129      	bne.n	8006ab8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a64:	683a      	ldr	r2, [r7, #0]
 8006a66:	68b9      	ldr	r1, [r7, #8]
 8006a68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006a6a:	f000 fc48 	bl	80072fe <prvCopyDataToQueue>
 8006a6e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d010      	beq.n	8006a9a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7a:	3324      	adds	r3, #36	@ 0x24
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f001 f9c5 	bl	8007e0c <xTaskRemoveFromEventList>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d013      	beq.n	8006ab0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006a88:	4b3f      	ldr	r3, [pc, #252]	@ (8006b88 <xQueueGenericSend+0x200>)
 8006a8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a8e:	601a      	str	r2, [r3, #0]
 8006a90:	f3bf 8f4f 	dsb	sy
 8006a94:	f3bf 8f6f 	isb	sy
 8006a98:	e00a      	b.n	8006ab0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d007      	beq.n	8006ab0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006aa0:	4b39      	ldr	r3, [pc, #228]	@ (8006b88 <xQueueGenericSend+0x200>)
 8006aa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aa6:	601a      	str	r2, [r3, #0]
 8006aa8:	f3bf 8f4f 	dsb	sy
 8006aac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006ab0:	f001 febc 	bl	800882c <vPortExitCritical>
				return pdPASS;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e063      	b.n	8006b80 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d103      	bne.n	8006ac6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006abe:	f001 feb5 	bl	800882c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	e05c      	b.n	8006b80 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d106      	bne.n	8006ada <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006acc:	f107 0314 	add.w	r3, r7, #20
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f001 f9ff 	bl	8007ed4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ada:	f001 fea7 	bl	800882c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ade:	f000 ff7d 	bl	80079dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ae2:	f001 fe73 	bl	80087cc <vPortEnterCritical>
 8006ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006aec:	b25b      	sxtb	r3, r3
 8006aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af2:	d103      	bne.n	8006afc <xQueueGenericSend+0x174>
 8006af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af6:	2200      	movs	r2, #0
 8006af8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006afe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b02:	b25b      	sxtb	r3, r3
 8006b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b08:	d103      	bne.n	8006b12 <xQueueGenericSend+0x18a>
 8006b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b12:	f001 fe8b 	bl	800882c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b16:	1d3a      	adds	r2, r7, #4
 8006b18:	f107 0314 	add.w	r3, r7, #20
 8006b1c:	4611      	mov	r1, r2
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f001 f9ee 	bl	8007f00 <xTaskCheckForTimeOut>
 8006b24:	4603      	mov	r3, r0
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d124      	bne.n	8006b74 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006b2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b2c:	f000 fcdf 	bl	80074ee <prvIsQueueFull>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d018      	beq.n	8006b68 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b38:	3310      	adds	r3, #16
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	4611      	mov	r1, r2
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f001 f93e 	bl	8007dc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006b44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b46:	f000 fc6a 	bl	800741e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006b4a:	f000 ff55 	bl	80079f8 <xTaskResumeAll>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f47f af7c 	bne.w	8006a4e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006b56:	4b0c      	ldr	r3, [pc, #48]	@ (8006b88 <xQueueGenericSend+0x200>)
 8006b58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	f3bf 8f6f 	isb	sy
 8006b66:	e772      	b.n	8006a4e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006b68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b6a:	f000 fc58 	bl	800741e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b6e:	f000 ff43 	bl	80079f8 <xTaskResumeAll>
 8006b72:	e76c      	b.n	8006a4e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006b74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b76:	f000 fc52 	bl	800741e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b7a:	f000 ff3d 	bl	80079f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006b7e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3738      	adds	r7, #56	@ 0x38
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	e000ed04 	.word	0xe000ed04

08006b8c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b090      	sub	sp, #64	@ 0x40
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]
 8006b98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10b      	bne.n	8006bbc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba8:	f383 8811 	msr	BASEPRI, r3
 8006bac:	f3bf 8f6f 	isb	sy
 8006bb0:	f3bf 8f4f 	dsb	sy
 8006bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006bb6:	bf00      	nop
 8006bb8:	bf00      	nop
 8006bba:	e7fd      	b.n	8006bb8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d103      	bne.n	8006bca <xQueueGenericSendFromISR+0x3e>
 8006bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <xQueueGenericSendFromISR+0x42>
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e000      	b.n	8006bd0 <xQueueGenericSendFromISR+0x44>
 8006bce:	2300      	movs	r3, #0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d10b      	bne.n	8006bec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd8:	f383 8811 	msr	BASEPRI, r3
 8006bdc:	f3bf 8f6f 	isb	sy
 8006be0:	f3bf 8f4f 	dsb	sy
 8006be4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006be6:	bf00      	nop
 8006be8:	bf00      	nop
 8006bea:	e7fd      	b.n	8006be8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	d103      	bne.n	8006bfa <xQueueGenericSendFromISR+0x6e>
 8006bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d101      	bne.n	8006bfe <xQueueGenericSendFromISR+0x72>
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e000      	b.n	8006c00 <xQueueGenericSendFromISR+0x74>
 8006bfe:	2300      	movs	r3, #0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d10b      	bne.n	8006c1c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c08:	f383 8811 	msr	BASEPRI, r3
 8006c0c:	f3bf 8f6f 	isb	sy
 8006c10:	f3bf 8f4f 	dsb	sy
 8006c14:	623b      	str	r3, [r7, #32]
}
 8006c16:	bf00      	nop
 8006c18:	bf00      	nop
 8006c1a:	e7fd      	b.n	8006c18 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006c1c:	f001 fe98 	bl	8008950 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006c20:	f3ef 8211 	mrs	r2, BASEPRI
 8006c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c28:	f383 8811 	msr	BASEPRI, r3
 8006c2c:	f3bf 8f6f 	isb	sy
 8006c30:	f3bf 8f4f 	dsb	sy
 8006c34:	61fa      	str	r2, [r7, #28]
 8006c36:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006c38:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006c3a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d302      	bcc.n	8006c4e <xQueueGenericSendFromISR+0xc2>
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d12f      	bne.n	8006cae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c54:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c5e:	683a      	ldr	r2, [r7, #0]
 8006c60:	68b9      	ldr	r1, [r7, #8]
 8006c62:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006c64:	f000 fb4b 	bl	80072fe <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006c68:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c70:	d112      	bne.n	8006c98 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d016      	beq.n	8006ca8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c7c:	3324      	adds	r3, #36	@ 0x24
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f001 f8c4 	bl	8007e0c <xTaskRemoveFromEventList>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d00e      	beq.n	8006ca8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00b      	beq.n	8006ca8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	e007      	b.n	8006ca8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006c98:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	b25a      	sxtb	r2, r3
 8006ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006cac:	e001      	b.n	8006cb2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cb4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006cbc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006cbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3740      	adds	r7, #64	@ 0x40
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b08e      	sub	sp, #56	@ 0x38
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d10b      	bne.n	8006cf4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce0:	f383 8811 	msr	BASEPRI, r3
 8006ce4:	f3bf 8f6f 	isb	sy
 8006ce8:	f3bf 8f4f 	dsb	sy
 8006cec:	623b      	str	r3, [r7, #32]
}
 8006cee:	bf00      	nop
 8006cf0:	bf00      	nop
 8006cf2:	e7fd      	b.n	8006cf0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00b      	beq.n	8006d14 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d00:	f383 8811 	msr	BASEPRI, r3
 8006d04:	f3bf 8f6f 	isb	sy
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	61fb      	str	r3, [r7, #28]
}
 8006d0e:	bf00      	nop
 8006d10:	bf00      	nop
 8006d12:	e7fd      	b.n	8006d10 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d103      	bne.n	8006d24 <xQueueGiveFromISR+0x5c>
 8006d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d101      	bne.n	8006d28 <xQueueGiveFromISR+0x60>
 8006d24:	2301      	movs	r3, #1
 8006d26:	e000      	b.n	8006d2a <xQueueGiveFromISR+0x62>
 8006d28:	2300      	movs	r3, #0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10b      	bne.n	8006d46 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d32:	f383 8811 	msr	BASEPRI, r3
 8006d36:	f3bf 8f6f 	isb	sy
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	61bb      	str	r3, [r7, #24]
}
 8006d40:	bf00      	nop
 8006d42:	bf00      	nop
 8006d44:	e7fd      	b.n	8006d42 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d46:	f001 fe03 	bl	8008950 <vPortValidateInterruptPriority>
	__asm volatile
 8006d4a:	f3ef 8211 	mrs	r2, BASEPRI
 8006d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d52:	f383 8811 	msr	BASEPRI, r3
 8006d56:	f3bf 8f6f 	isb	sy
 8006d5a:	f3bf 8f4f 	dsb	sy
 8006d5e:	617a      	str	r2, [r7, #20]
 8006d60:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006d62:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d6a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d22b      	bcs.n	8006dce <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d82:	1c5a      	adds	r2, r3, #1
 8006d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d86:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006d88:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d90:	d112      	bne.n	8006db8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d016      	beq.n	8006dc8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9c:	3324      	adds	r3, #36	@ 0x24
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f001 f834 	bl	8007e0c <xTaskRemoveFromEventList>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00e      	beq.n	8006dc8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d00b      	beq.n	8006dc8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	2201      	movs	r2, #1
 8006db4:	601a      	str	r2, [r3, #0]
 8006db6:	e007      	b.n	8006dc8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006db8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	b25a      	sxtb	r2, r3
 8006dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dcc:	e001      	b.n	8006dd2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dd4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f383 8811 	msr	BASEPRI, r3
}
 8006ddc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3738      	adds	r7, #56	@ 0x38
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b08c      	sub	sp, #48	@ 0x30
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006df4:	2300      	movs	r3, #0
 8006df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10b      	bne.n	8006e1a <xQueueReceive+0x32>
	__asm volatile
 8006e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e06:	f383 8811 	msr	BASEPRI, r3
 8006e0a:	f3bf 8f6f 	isb	sy
 8006e0e:	f3bf 8f4f 	dsb	sy
 8006e12:	623b      	str	r3, [r7, #32]
}
 8006e14:	bf00      	nop
 8006e16:	bf00      	nop
 8006e18:	e7fd      	b.n	8006e16 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d103      	bne.n	8006e28 <xQueueReceive+0x40>
 8006e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d101      	bne.n	8006e2c <xQueueReceive+0x44>
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e000      	b.n	8006e2e <xQueueReceive+0x46>
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d10b      	bne.n	8006e4a <xQueueReceive+0x62>
	__asm volatile
 8006e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e36:	f383 8811 	msr	BASEPRI, r3
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	f3bf 8f4f 	dsb	sy
 8006e42:	61fb      	str	r3, [r7, #28]
}
 8006e44:	bf00      	nop
 8006e46:	bf00      	nop
 8006e48:	e7fd      	b.n	8006e46 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e4a:	f001 f9a5 	bl	8008198 <xTaskGetSchedulerState>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d102      	bne.n	8006e5a <xQueueReceive+0x72>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <xQueueReceive+0x76>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e000      	b.n	8006e60 <xQueueReceive+0x78>
 8006e5e:	2300      	movs	r3, #0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10b      	bne.n	8006e7c <xQueueReceive+0x94>
	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	61bb      	str	r3, [r7, #24]
}
 8006e76:	bf00      	nop
 8006e78:	bf00      	nop
 8006e7a:	e7fd      	b.n	8006e78 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e7c:	f001 fca6 	bl	80087cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e84:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d01f      	beq.n	8006ecc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006e8c:	68b9      	ldr	r1, [r7, #8]
 8006e8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e90:	f000 fa9f 	bl	80073d2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e96:	1e5a      	subs	r2, r3, #1
 8006e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e9a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00f      	beq.n	8006ec4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea6:	3310      	adds	r3, #16
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f000 ffaf 	bl	8007e0c <xTaskRemoveFromEventList>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d007      	beq.n	8006ec4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006eb4:	4b3c      	ldr	r3, [pc, #240]	@ (8006fa8 <xQueueReceive+0x1c0>)
 8006eb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eba:	601a      	str	r2, [r3, #0]
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ec4:	f001 fcb2 	bl	800882c <vPortExitCritical>
				return pdPASS;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e069      	b.n	8006fa0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d103      	bne.n	8006eda <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ed2:	f001 fcab 	bl	800882c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	e062      	b.n	8006fa0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d106      	bne.n	8006eee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ee0:	f107 0310 	add.w	r3, r7, #16
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f000 fff5 	bl	8007ed4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006eea:	2301      	movs	r3, #1
 8006eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006eee:	f001 fc9d 	bl	800882c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ef2:	f000 fd73 	bl	80079dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ef6:	f001 fc69 	bl	80087cc <vPortEnterCritical>
 8006efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006efc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f00:	b25b      	sxtb	r3, r3
 8006f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f06:	d103      	bne.n	8006f10 <xQueueReceive+0x128>
 8006f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f16:	b25b      	sxtb	r3, r3
 8006f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1c:	d103      	bne.n	8006f26 <xQueueReceive+0x13e>
 8006f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f26:	f001 fc81 	bl	800882c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f2a:	1d3a      	adds	r2, r7, #4
 8006f2c:	f107 0310 	add.w	r3, r7, #16
 8006f30:	4611      	mov	r1, r2
 8006f32:	4618      	mov	r0, r3
 8006f34:	f000 ffe4 	bl	8007f00 <xTaskCheckForTimeOut>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d123      	bne.n	8006f86 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f40:	f000 fabf 	bl	80074c2 <prvIsQueueEmpty>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d017      	beq.n	8006f7a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4c:	3324      	adds	r3, #36	@ 0x24
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	4611      	mov	r1, r2
 8006f52:	4618      	mov	r0, r3
 8006f54:	f000 ff34 	bl	8007dc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f5a:	f000 fa60 	bl	800741e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f5e:	f000 fd4b 	bl	80079f8 <xTaskResumeAll>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d189      	bne.n	8006e7c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006f68:	4b0f      	ldr	r3, [pc, #60]	@ (8006fa8 <xQueueReceive+0x1c0>)
 8006f6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	f3bf 8f4f 	dsb	sy
 8006f74:	f3bf 8f6f 	isb	sy
 8006f78:	e780      	b.n	8006e7c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006f7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f7c:	f000 fa4f 	bl	800741e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f80:	f000 fd3a 	bl	80079f8 <xTaskResumeAll>
 8006f84:	e77a      	b.n	8006e7c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006f86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f88:	f000 fa49 	bl	800741e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f8c:	f000 fd34 	bl	80079f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f92:	f000 fa96 	bl	80074c2 <prvIsQueueEmpty>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	f43f af6f 	beq.w	8006e7c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006f9e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3730      	adds	r7, #48	@ 0x30
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}
 8006fa8:	e000ed04 	.word	0xe000ed04

08006fac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b08e      	sub	sp, #56	@ 0x38
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10b      	bne.n	8006fe0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fcc:	f383 8811 	msr	BASEPRI, r3
 8006fd0:	f3bf 8f6f 	isb	sy
 8006fd4:	f3bf 8f4f 	dsb	sy
 8006fd8:	623b      	str	r3, [r7, #32]
}
 8006fda:	bf00      	nop
 8006fdc:	bf00      	nop
 8006fde:	e7fd      	b.n	8006fdc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d00b      	beq.n	8007000 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fec:	f383 8811 	msr	BASEPRI, r3
 8006ff0:	f3bf 8f6f 	isb	sy
 8006ff4:	f3bf 8f4f 	dsb	sy
 8006ff8:	61fb      	str	r3, [r7, #28]
}
 8006ffa:	bf00      	nop
 8006ffc:	bf00      	nop
 8006ffe:	e7fd      	b.n	8006ffc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007000:	f001 f8ca 	bl	8008198 <xTaskGetSchedulerState>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d102      	bne.n	8007010 <xQueueSemaphoreTake+0x64>
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d101      	bne.n	8007014 <xQueueSemaphoreTake+0x68>
 8007010:	2301      	movs	r3, #1
 8007012:	e000      	b.n	8007016 <xQueueSemaphoreTake+0x6a>
 8007014:	2300      	movs	r3, #0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d10b      	bne.n	8007032 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800701a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800701e:	f383 8811 	msr	BASEPRI, r3
 8007022:	f3bf 8f6f 	isb	sy
 8007026:	f3bf 8f4f 	dsb	sy
 800702a:	61bb      	str	r3, [r7, #24]
}
 800702c:	bf00      	nop
 800702e:	bf00      	nop
 8007030:	e7fd      	b.n	800702e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007032:	f001 fbcb 	bl	80087cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800703a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800703c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800703e:	2b00      	cmp	r3, #0
 8007040:	d024      	beq.n	800708c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007044:	1e5a      	subs	r2, r3, #1
 8007046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007048:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800704a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d104      	bne.n	800705c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007052:	f001 fa4d 	bl	80084f0 <pvTaskIncrementMutexHeldCount>
 8007056:	4602      	mov	r2, r0
 8007058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800705a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800705c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800705e:	691b      	ldr	r3, [r3, #16]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d00f      	beq.n	8007084 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007066:	3310      	adds	r3, #16
 8007068:	4618      	mov	r0, r3
 800706a:	f000 fecf 	bl	8007e0c <xTaskRemoveFromEventList>
 800706e:	4603      	mov	r3, r0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d007      	beq.n	8007084 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007074:	4b54      	ldr	r3, [pc, #336]	@ (80071c8 <xQueueSemaphoreTake+0x21c>)
 8007076:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800707a:	601a      	str	r2, [r3, #0]
 800707c:	f3bf 8f4f 	dsb	sy
 8007080:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007084:	f001 fbd2 	bl	800882c <vPortExitCritical>
				return pdPASS;
 8007088:	2301      	movs	r3, #1
 800708a:	e098      	b.n	80071be <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d112      	bne.n	80070b8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00b      	beq.n	80070b0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709c:	f383 8811 	msr	BASEPRI, r3
 80070a0:	f3bf 8f6f 	isb	sy
 80070a4:	f3bf 8f4f 	dsb	sy
 80070a8:	617b      	str	r3, [r7, #20]
}
 80070aa:	bf00      	nop
 80070ac:	bf00      	nop
 80070ae:	e7fd      	b.n	80070ac <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80070b0:	f001 fbbc 	bl	800882c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070b4:	2300      	movs	r3, #0
 80070b6:	e082      	b.n	80071be <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d106      	bne.n	80070cc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070be:	f107 030c 	add.w	r3, r7, #12
 80070c2:	4618      	mov	r0, r3
 80070c4:	f000 ff06 	bl	8007ed4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070c8:	2301      	movs	r3, #1
 80070ca:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070cc:	f001 fbae 	bl	800882c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070d0:	f000 fc84 	bl	80079dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070d4:	f001 fb7a 	bl	80087cc <vPortEnterCritical>
 80070d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070de:	b25b      	sxtb	r3, r3
 80070e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e4:	d103      	bne.n	80070ee <xQueueSemaphoreTake+0x142>
 80070e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070f4:	b25b      	sxtb	r3, r3
 80070f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070fa:	d103      	bne.n	8007104 <xQueueSemaphoreTake+0x158>
 80070fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fe:	2200      	movs	r2, #0
 8007100:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007104:	f001 fb92 	bl	800882c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007108:	463a      	mov	r2, r7
 800710a:	f107 030c 	add.w	r3, r7, #12
 800710e:	4611      	mov	r1, r2
 8007110:	4618      	mov	r0, r3
 8007112:	f000 fef5 	bl	8007f00 <xTaskCheckForTimeOut>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d132      	bne.n	8007182 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800711c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800711e:	f000 f9d0 	bl	80074c2 <prvIsQueueEmpty>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d026      	beq.n	8007176 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d109      	bne.n	8007144 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007130:	f001 fb4c 	bl	80087cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	4618      	mov	r0, r3
 800713a:	f001 f84b 	bl	80081d4 <xTaskPriorityInherit>
 800713e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007140:	f001 fb74 	bl	800882c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007146:	3324      	adds	r3, #36	@ 0x24
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	4611      	mov	r1, r2
 800714c:	4618      	mov	r0, r3
 800714e:	f000 fe37 	bl	8007dc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007152:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007154:	f000 f963 	bl	800741e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007158:	f000 fc4e 	bl	80079f8 <xTaskResumeAll>
 800715c:	4603      	mov	r3, r0
 800715e:	2b00      	cmp	r3, #0
 8007160:	f47f af67 	bne.w	8007032 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007164:	4b18      	ldr	r3, [pc, #96]	@ (80071c8 <xQueueSemaphoreTake+0x21c>)
 8007166:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800716a:	601a      	str	r2, [r3, #0]
 800716c:	f3bf 8f4f 	dsb	sy
 8007170:	f3bf 8f6f 	isb	sy
 8007174:	e75d      	b.n	8007032 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007176:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007178:	f000 f951 	bl	800741e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800717c:	f000 fc3c 	bl	80079f8 <xTaskResumeAll>
 8007180:	e757      	b.n	8007032 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007182:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007184:	f000 f94b 	bl	800741e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007188:	f000 fc36 	bl	80079f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800718c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800718e:	f000 f998 	bl	80074c2 <prvIsQueueEmpty>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	f43f af4c 	beq.w	8007032 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800719a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00d      	beq.n	80071bc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80071a0:	f001 fb14 	bl	80087cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80071a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80071a6:	f000 f893 	bl	80072d0 <prvGetDisinheritPriorityAfterTimeout>
 80071aa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80071ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80071b2:	4618      	mov	r0, r3
 80071b4:	f001 f90c 	bl	80083d0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80071b8:	f001 fb38 	bl	800882c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80071bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3738      	adds	r7, #56	@ 0x38
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	e000ed04 	.word	0xe000ed04

080071cc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b08e      	sub	sp, #56	@ 0x38
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80071dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d10b      	bne.n	80071fa <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80071e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e6:	f383 8811 	msr	BASEPRI, r3
 80071ea:	f3bf 8f6f 	isb	sy
 80071ee:	f3bf 8f4f 	dsb	sy
 80071f2:	623b      	str	r3, [r7, #32]
}
 80071f4:	bf00      	nop
 80071f6:	bf00      	nop
 80071f8:	e7fd      	b.n	80071f6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d103      	bne.n	8007208 <xQueueReceiveFromISR+0x3c>
 8007200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <xQueueReceiveFromISR+0x40>
 8007208:	2301      	movs	r3, #1
 800720a:	e000      	b.n	800720e <xQueueReceiveFromISR+0x42>
 800720c:	2300      	movs	r3, #0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d10b      	bne.n	800722a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	61fb      	str	r3, [r7, #28]
}
 8007224:	bf00      	nop
 8007226:	bf00      	nop
 8007228:	e7fd      	b.n	8007226 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800722a:	f001 fb91 	bl	8008950 <vPortValidateInterruptPriority>
	__asm volatile
 800722e:	f3ef 8211 	mrs	r2, BASEPRI
 8007232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007236:	f383 8811 	msr	BASEPRI, r3
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	f3bf 8f4f 	dsb	sy
 8007242:	61ba      	str	r2, [r7, #24]
 8007244:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007246:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007248:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800724a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007252:	2b00      	cmp	r3, #0
 8007254:	d02f      	beq.n	80072b6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007258:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800725c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007260:	68b9      	ldr	r1, [r7, #8]
 8007262:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007264:	f000 f8b5 	bl	80073d2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800726a:	1e5a      	subs	r2, r3, #1
 800726c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007270:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007278:	d112      	bne.n	80072a0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800727a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d016      	beq.n	80072b0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007284:	3310      	adds	r3, #16
 8007286:	4618      	mov	r0, r3
 8007288:	f000 fdc0 	bl	8007e0c <xTaskRemoveFromEventList>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00e      	beq.n	80072b0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00b      	beq.n	80072b0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	601a      	str	r2, [r3, #0]
 800729e:	e007      	b.n	80072b0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80072a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072a4:	3301      	adds	r3, #1
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	b25a      	sxtb	r2, r3
 80072aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80072b0:	2301      	movs	r3, #1
 80072b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80072b4:	e001      	b.n	80072ba <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80072b6:	2300      	movs	r3, #0
 80072b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80072ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072bc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	f383 8811 	msr	BASEPRI, r3
}
 80072c4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80072c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3738      	adds	r7, #56	@ 0x38
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80072d0:	b480      	push	{r7}
 80072d2:	b085      	sub	sp, #20
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d006      	beq.n	80072ee <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f1c3 0307 	rsb	r3, r3, #7
 80072ea:	60fb      	str	r3, [r7, #12]
 80072ec:	e001      	b.n	80072f2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80072ee:	2300      	movs	r3, #0
 80072f0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80072f2:	68fb      	ldr	r3, [r7, #12]
	}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3714      	adds	r7, #20
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bc80      	pop	{r7}
 80072fc:	4770      	bx	lr

080072fe <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b086      	sub	sp, #24
 8007302:	af00      	add	r7, sp, #0
 8007304:	60f8      	str	r0, [r7, #12]
 8007306:	60b9      	str	r1, [r7, #8]
 8007308:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800730a:	2300      	movs	r3, #0
 800730c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007312:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007318:	2b00      	cmp	r3, #0
 800731a:	d10d      	bne.n	8007338 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d14d      	bne.n	80073c0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	4618      	mov	r0, r3
 800732a:	f000 ffc9 	bl	80082c0 <xTaskPriorityDisinherit>
 800732e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2200      	movs	r2, #0
 8007334:	609a      	str	r2, [r3, #8]
 8007336:	e043      	b.n	80073c0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d119      	bne.n	8007372 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	6858      	ldr	r0, [r3, #4]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007346:	461a      	mov	r2, r3
 8007348:	68b9      	ldr	r1, [r7, #8]
 800734a:	f002 fc42 	bl	8009bd2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	685a      	ldr	r2, [r3, #4]
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007356:	441a      	add	r2, r3
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	429a      	cmp	r2, r3
 8007366:	d32b      	bcc.n	80073c0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	605a      	str	r2, [r3, #4]
 8007370:	e026      	b.n	80073c0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	68d8      	ldr	r0, [r3, #12]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800737a:	461a      	mov	r2, r3
 800737c:	68b9      	ldr	r1, [r7, #8]
 800737e:	f002 fc28 	bl	8009bd2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	68da      	ldr	r2, [r3, #12]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738a:	425b      	negs	r3, r3
 800738c:	441a      	add	r2, r3
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	68da      	ldr	r2, [r3, #12]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	429a      	cmp	r2, r3
 800739c:	d207      	bcs.n	80073ae <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	689a      	ldr	r2, [r3, #8]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a6:	425b      	negs	r3, r3
 80073a8:	441a      	add	r2, r3
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	d105      	bne.n	80073c0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d002      	beq.n	80073c0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	3b01      	subs	r3, #1
 80073be:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	1c5a      	adds	r2, r3, #1
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80073c8:	697b      	ldr	r3, [r7, #20]
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3718      	adds	r7, #24
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b082      	sub	sp, #8
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
 80073da:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d018      	beq.n	8007416 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	68da      	ldr	r2, [r3, #12]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ec:	441a      	add	r2, r3
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	68da      	ldr	r2, [r3, #12]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d303      	bcc.n	8007406 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	68d9      	ldr	r1, [r3, #12]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800740e:	461a      	mov	r2, r3
 8007410:	6838      	ldr	r0, [r7, #0]
 8007412:	f002 fbde 	bl	8009bd2 <memcpy>
	}
}
 8007416:	bf00      	nop
 8007418:	3708      	adds	r7, #8
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}

0800741e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800741e:	b580      	push	{r7, lr}
 8007420:	b084      	sub	sp, #16
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007426:	f001 f9d1 	bl	80087cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007430:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007432:	e011      	b.n	8007458 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007438:	2b00      	cmp	r3, #0
 800743a:	d012      	beq.n	8007462 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	3324      	adds	r3, #36	@ 0x24
 8007440:	4618      	mov	r0, r3
 8007442:	f000 fce3 	bl	8007e0c <xTaskRemoveFromEventList>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d001      	beq.n	8007450 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800744c:	f000 fdbc 	bl	8007fc8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007450:	7bfb      	ldrb	r3, [r7, #15]
 8007452:	3b01      	subs	r3, #1
 8007454:	b2db      	uxtb	r3, r3
 8007456:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007458:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800745c:	2b00      	cmp	r3, #0
 800745e:	dce9      	bgt.n	8007434 <prvUnlockQueue+0x16>
 8007460:	e000      	b.n	8007464 <prvUnlockQueue+0x46>
					break;
 8007462:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	22ff      	movs	r2, #255	@ 0xff
 8007468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800746c:	f001 f9de 	bl	800882c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007470:	f001 f9ac 	bl	80087cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800747a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800747c:	e011      	b.n	80074a2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d012      	beq.n	80074ac <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	3310      	adds	r3, #16
 800748a:	4618      	mov	r0, r3
 800748c:	f000 fcbe 	bl	8007e0c <xTaskRemoveFromEventList>
 8007490:	4603      	mov	r3, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d001      	beq.n	800749a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007496:	f000 fd97 	bl	8007fc8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800749a:	7bbb      	ldrb	r3, [r7, #14]
 800749c:	3b01      	subs	r3, #1
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	dce9      	bgt.n	800747e <prvUnlockQueue+0x60>
 80074aa:	e000      	b.n	80074ae <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80074ac:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	22ff      	movs	r2, #255	@ 0xff
 80074b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80074b6:	f001 f9b9 	bl	800882c <vPortExitCritical>
}
 80074ba:	bf00      	nop
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}

080074c2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80074c2:	b580      	push	{r7, lr}
 80074c4:	b084      	sub	sp, #16
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074ca:	f001 f97f 	bl	80087cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d102      	bne.n	80074dc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80074d6:	2301      	movs	r3, #1
 80074d8:	60fb      	str	r3, [r7, #12]
 80074da:	e001      	b.n	80074e0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80074dc:	2300      	movs	r3, #0
 80074de:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80074e0:	f001 f9a4 	bl	800882c <vPortExitCritical>

	return xReturn;
 80074e4:	68fb      	ldr	r3, [r7, #12]
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b084      	sub	sp, #16
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074f6:	f001 f969 	bl	80087cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007502:	429a      	cmp	r2, r3
 8007504:	d102      	bne.n	800750c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007506:	2301      	movs	r3, #1
 8007508:	60fb      	str	r3, [r7, #12]
 800750a:	e001      	b.n	8007510 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800750c:	2300      	movs	r3, #0
 800750e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007510:	f001 f98c 	bl	800882c <vPortExitCritical>

	return xReturn;
 8007514:	68fb      	ldr	r3, [r7, #12]
}
 8007516:	4618      	mov	r0, r3
 8007518:	3710      	adds	r7, #16
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800751e:	b580      	push	{r7, lr}
 8007520:	b08e      	sub	sp, #56	@ 0x38
 8007522:	af04      	add	r7, sp, #16
 8007524:	60f8      	str	r0, [r7, #12]
 8007526:	60b9      	str	r1, [r7, #8]
 8007528:	607a      	str	r2, [r7, #4]
 800752a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800752c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800752e:	2b00      	cmp	r3, #0
 8007530:	d10b      	bne.n	800754a <xTaskCreateStatic+0x2c>
	__asm volatile
 8007532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007536:	f383 8811 	msr	BASEPRI, r3
 800753a:	f3bf 8f6f 	isb	sy
 800753e:	f3bf 8f4f 	dsb	sy
 8007542:	623b      	str	r3, [r7, #32]
}
 8007544:	bf00      	nop
 8007546:	bf00      	nop
 8007548:	e7fd      	b.n	8007546 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800754a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10b      	bne.n	8007568 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	61fb      	str	r3, [r7, #28]
}
 8007562:	bf00      	nop
 8007564:	bf00      	nop
 8007566:	e7fd      	b.n	8007564 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007568:	23ac      	movs	r3, #172	@ 0xac
 800756a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	2bac      	cmp	r3, #172	@ 0xac
 8007570:	d00b      	beq.n	800758a <xTaskCreateStatic+0x6c>
	__asm volatile
 8007572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007576:	f383 8811 	msr	BASEPRI, r3
 800757a:	f3bf 8f6f 	isb	sy
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	61bb      	str	r3, [r7, #24]
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop
 8007588:	e7fd      	b.n	8007586 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800758a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800758c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800758e:	2b00      	cmp	r3, #0
 8007590:	d01e      	beq.n	80075d0 <xTaskCreateStatic+0xb2>
 8007592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007594:	2b00      	cmp	r3, #0
 8007596:	d01b      	beq.n	80075d0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800759a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800759c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075a0:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80075a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a4:	2202      	movs	r2, #2
 80075a6:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80075aa:	2300      	movs	r3, #0
 80075ac:	9303      	str	r3, [sp, #12]
 80075ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b0:	9302      	str	r3, [sp, #8]
 80075b2:	f107 0314 	add.w	r3, r7, #20
 80075b6:	9301      	str	r3, [sp, #4]
 80075b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ba:	9300      	str	r3, [sp, #0]
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	68b9      	ldr	r1, [r7, #8]
 80075c2:	68f8      	ldr	r0, [r7, #12]
 80075c4:	f000 f850 	bl	8007668 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80075ca:	f000 f8f7 	bl	80077bc <prvAddNewTaskToReadyList>
 80075ce:	e001      	b.n	80075d4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80075d0:	2300      	movs	r3, #0
 80075d2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80075d4:	697b      	ldr	r3, [r7, #20]
	}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3728      	adds	r7, #40	@ 0x28
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b08c      	sub	sp, #48	@ 0x30
 80075e2:	af04      	add	r7, sp, #16
 80075e4:	60f8      	str	r0, [r7, #12]
 80075e6:	60b9      	str	r1, [r7, #8]
 80075e8:	603b      	str	r3, [r7, #0]
 80075ea:	4613      	mov	r3, r2
 80075ec:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80075ee:	88fb      	ldrh	r3, [r7, #6]
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4618      	mov	r0, r3
 80075f4:	f001 f9ec 	bl	80089d0 <pvPortMalloc>
 80075f8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d00e      	beq.n	800761e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007600:	20ac      	movs	r0, #172	@ 0xac
 8007602:	f001 f9e5 	bl	80089d0 <pvPortMalloc>
 8007606:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d003      	beq.n	8007616 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	697a      	ldr	r2, [r7, #20]
 8007612:	631a      	str	r2, [r3, #48]	@ 0x30
 8007614:	e005      	b.n	8007622 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007616:	6978      	ldr	r0, [r7, #20]
 8007618:	f001 faa8 	bl	8008b6c <vPortFree>
 800761c:	e001      	b.n	8007622 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800761e:	2300      	movs	r3, #0
 8007620:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d017      	beq.n	8007658 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007630:	88fa      	ldrh	r2, [r7, #6]
 8007632:	2300      	movs	r3, #0
 8007634:	9303      	str	r3, [sp, #12]
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	9302      	str	r3, [sp, #8]
 800763a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800763c:	9301      	str	r3, [sp, #4]
 800763e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007640:	9300      	str	r3, [sp, #0]
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	68b9      	ldr	r1, [r7, #8]
 8007646:	68f8      	ldr	r0, [r7, #12]
 8007648:	f000 f80e 	bl	8007668 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800764c:	69f8      	ldr	r0, [r7, #28]
 800764e:	f000 f8b5 	bl	80077bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007652:	2301      	movs	r3, #1
 8007654:	61bb      	str	r3, [r7, #24]
 8007656:	e002      	b.n	800765e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007658:	f04f 33ff 	mov.w	r3, #4294967295
 800765c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800765e:	69bb      	ldr	r3, [r7, #24]
	}
 8007660:	4618      	mov	r0, r3
 8007662:	3720      	adds	r7, #32
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b088      	sub	sp, #32
 800766c:	af00      	add	r7, sp, #0
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	607a      	str	r2, [r7, #4]
 8007674:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007678:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	461a      	mov	r2, r3
 8007680:	21a5      	movs	r1, #165	@ 0xa5
 8007682:	f002 f9b0 	bl	80099e6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007688:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007690:	3b01      	subs	r3, #1
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	4413      	add	r3, r2
 8007696:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	f023 0307 	bic.w	r3, r3, #7
 800769e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	f003 0307 	and.w	r3, r3, #7
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d00b      	beq.n	80076c2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80076aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ae:	f383 8811 	msr	BASEPRI, r3
 80076b2:	f3bf 8f6f 	isb	sy
 80076b6:	f3bf 8f4f 	dsb	sy
 80076ba:	617b      	str	r3, [r7, #20]
}
 80076bc:	bf00      	nop
 80076be:	bf00      	nop
 80076c0:	e7fd      	b.n	80076be <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d01f      	beq.n	8007708 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80076c8:	2300      	movs	r3, #0
 80076ca:	61fb      	str	r3, [r7, #28]
 80076cc:	e012      	b.n	80076f4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80076ce:	68ba      	ldr	r2, [r7, #8]
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	4413      	add	r3, r2
 80076d4:	7819      	ldrb	r1, [r3, #0]
 80076d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	4413      	add	r3, r2
 80076dc:	3334      	adds	r3, #52	@ 0x34
 80076de:	460a      	mov	r2, r1
 80076e0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80076e2:	68ba      	ldr	r2, [r7, #8]
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	4413      	add	r3, r2
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d006      	beq.n	80076fc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80076ee:	69fb      	ldr	r3, [r7, #28]
 80076f0:	3301      	adds	r3, #1
 80076f2:	61fb      	str	r3, [r7, #28]
 80076f4:	69fb      	ldr	r3, [r7, #28]
 80076f6:	2b0f      	cmp	r3, #15
 80076f8:	d9e9      	bls.n	80076ce <prvInitialiseNewTask+0x66>
 80076fa:	e000      	b.n	80076fe <prvInitialiseNewTask+0x96>
			{
				break;
 80076fc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80076fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007700:	2200      	movs	r2, #0
 8007702:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007706:	e003      	b.n	8007710 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770a:	2200      	movs	r2, #0
 800770c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007712:	2b06      	cmp	r3, #6
 8007714:	d901      	bls.n	800771a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007716:	2306      	movs	r3, #6
 8007718:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800771a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800771e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007722:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007724:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007728:	2200      	movs	r2, #0
 800772a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800772c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772e:	3304      	adds	r3, #4
 8007730:	4618      	mov	r0, r3
 8007732:	f7fe ff06 	bl	8006542 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007738:	3318      	adds	r3, #24
 800773a:	4618      	mov	r0, r3
 800773c:	f7fe ff01 	bl	8006542 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007744:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007748:	f1c3 0207 	rsb	r2, r3, #7
 800774c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007754:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8007756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007758:	2200      	movs	r2, #0
 800775a:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800775c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800775e:	2200      	movs	r2, #0
 8007760:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007766:	2200      	movs	r2, #0
 8007768:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800776c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800776e:	3358      	adds	r3, #88	@ 0x58
 8007770:	224c      	movs	r2, #76	@ 0x4c
 8007772:	2100      	movs	r1, #0
 8007774:	4618      	mov	r0, r3
 8007776:	f002 f936 	bl	80099e6 <memset>
 800777a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777c:	4a0c      	ldr	r2, [pc, #48]	@ (80077b0 <prvInitialiseNewTask+0x148>)
 800777e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007782:	4a0c      	ldr	r2, [pc, #48]	@ (80077b4 <prvInitialiseNewTask+0x14c>)
 8007784:	661a      	str	r2, [r3, #96]	@ 0x60
 8007786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007788:	4a0b      	ldr	r2, [pc, #44]	@ (80077b8 <prvInitialiseNewTask+0x150>)
 800778a:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800778c:	683a      	ldr	r2, [r7, #0]
 800778e:	68f9      	ldr	r1, [r7, #12]
 8007790:	69b8      	ldr	r0, [r7, #24]
 8007792:	f000 ff27 	bl	80085e4 <pxPortInitialiseStack>
 8007796:	4602      	mov	r2, r0
 8007798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800779c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80077a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077a6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077a8:	bf00      	nop
 80077aa:	3720      	adds	r7, #32
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	200047b8 	.word	0x200047b8
 80077b4:	20004820 	.word	0x20004820
 80077b8:	20004888 	.word	0x20004888

080077bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80077c4:	f001 f802 	bl	80087cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80077c8:	4b2c      	ldr	r3, [pc, #176]	@ (800787c <prvAddNewTaskToReadyList+0xc0>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	3301      	adds	r3, #1
 80077ce:	4a2b      	ldr	r2, [pc, #172]	@ (800787c <prvAddNewTaskToReadyList+0xc0>)
 80077d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80077d2:	4b2b      	ldr	r3, [pc, #172]	@ (8007880 <prvAddNewTaskToReadyList+0xc4>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d109      	bne.n	80077ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80077da:	4a29      	ldr	r2, [pc, #164]	@ (8007880 <prvAddNewTaskToReadyList+0xc4>)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80077e0:	4b26      	ldr	r3, [pc, #152]	@ (800787c <prvAddNewTaskToReadyList+0xc0>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d110      	bne.n	800780a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80077e8:	f000 fc12 	bl	8008010 <prvInitialiseTaskLists>
 80077ec:	e00d      	b.n	800780a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80077ee:	4b25      	ldr	r3, [pc, #148]	@ (8007884 <prvAddNewTaskToReadyList+0xc8>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d109      	bne.n	800780a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80077f6:	4b22      	ldr	r3, [pc, #136]	@ (8007880 <prvAddNewTaskToReadyList+0xc4>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007800:	429a      	cmp	r2, r3
 8007802:	d802      	bhi.n	800780a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007804:	4a1e      	ldr	r2, [pc, #120]	@ (8007880 <prvAddNewTaskToReadyList+0xc4>)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800780a:	4b1f      	ldr	r3, [pc, #124]	@ (8007888 <prvAddNewTaskToReadyList+0xcc>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	3301      	adds	r3, #1
 8007810:	4a1d      	ldr	r2, [pc, #116]	@ (8007888 <prvAddNewTaskToReadyList+0xcc>)
 8007812:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007814:	4b1c      	ldr	r3, [pc, #112]	@ (8007888 <prvAddNewTaskToReadyList+0xcc>)
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007820:	2201      	movs	r2, #1
 8007822:	409a      	lsls	r2, r3
 8007824:	4b19      	ldr	r3, [pc, #100]	@ (800788c <prvAddNewTaskToReadyList+0xd0>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4313      	orrs	r3, r2
 800782a:	4a18      	ldr	r2, [pc, #96]	@ (800788c <prvAddNewTaskToReadyList+0xd0>)
 800782c:	6013      	str	r3, [r2, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007832:	4613      	mov	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	4413      	add	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4a15      	ldr	r2, [pc, #84]	@ (8007890 <prvAddNewTaskToReadyList+0xd4>)
 800783c:	441a      	add	r2, r3
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	3304      	adds	r3, #4
 8007842:	4619      	mov	r1, r3
 8007844:	4610      	mov	r0, r2
 8007846:	f7fe fe88 	bl	800655a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800784a:	f000 ffef 	bl	800882c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800784e:	4b0d      	ldr	r3, [pc, #52]	@ (8007884 <prvAddNewTaskToReadyList+0xc8>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d00e      	beq.n	8007874 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007856:	4b0a      	ldr	r3, [pc, #40]	@ (8007880 <prvAddNewTaskToReadyList+0xc4>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007860:	429a      	cmp	r2, r3
 8007862:	d207      	bcs.n	8007874 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007864:	4b0b      	ldr	r3, [pc, #44]	@ (8007894 <prvAddNewTaskToReadyList+0xd8>)
 8007866:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800786a:	601a      	str	r2, [r3, #0]
 800786c:	f3bf 8f4f 	dsb	sy
 8007870:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007874:	bf00      	nop
 8007876:	3708      	adds	r7, #8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	2000075c 	.word	0x2000075c
 8007880:	2000065c 	.word	0x2000065c
 8007884:	20000768 	.word	0x20000768
 8007888:	20000778 	.word	0x20000778
 800788c:	20000764 	.word	0x20000764
 8007890:	20000660 	.word	0x20000660
 8007894:	e000ed04 	.word	0xe000ed04

08007898 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80078a0:	2300      	movs	r3, #0
 80078a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d018      	beq.n	80078dc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80078aa:	4b14      	ldr	r3, [pc, #80]	@ (80078fc <vTaskDelay+0x64>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d00b      	beq.n	80078ca <vTaskDelay+0x32>
	__asm volatile
 80078b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078b6:	f383 8811 	msr	BASEPRI, r3
 80078ba:	f3bf 8f6f 	isb	sy
 80078be:	f3bf 8f4f 	dsb	sy
 80078c2:	60bb      	str	r3, [r7, #8]
}
 80078c4:	bf00      	nop
 80078c6:	bf00      	nop
 80078c8:	e7fd      	b.n	80078c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80078ca:	f000 f887 	bl	80079dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80078ce:	2100      	movs	r1, #0
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f000 fe21 	bl	8008518 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80078d6:	f000 f88f 	bl	80079f8 <xTaskResumeAll>
 80078da:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d107      	bne.n	80078f2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80078e2:	4b07      	ldr	r3, [pc, #28]	@ (8007900 <vTaskDelay+0x68>)
 80078e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078e8:	601a      	str	r2, [r3, #0]
 80078ea:	f3bf 8f4f 	dsb	sy
 80078ee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80078f2:	bf00      	nop
 80078f4:	3710      	adds	r7, #16
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
 80078fa:	bf00      	nop
 80078fc:	20000784 	.word	0x20000784
 8007900:	e000ed04 	.word	0xe000ed04

08007904 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b08a      	sub	sp, #40	@ 0x28
 8007908:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800790a:	2300      	movs	r3, #0
 800790c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800790e:	2300      	movs	r3, #0
 8007910:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007912:	463a      	mov	r2, r7
 8007914:	1d39      	adds	r1, r7, #4
 8007916:	f107 0308 	add.w	r3, r7, #8
 800791a:	4618      	mov	r0, r3
 800791c:	f7f9 fcbe 	bl	800129c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007920:	6839      	ldr	r1, [r7, #0]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	9202      	str	r2, [sp, #8]
 8007928:	9301      	str	r3, [sp, #4]
 800792a:	2300      	movs	r3, #0
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	2300      	movs	r3, #0
 8007930:	460a      	mov	r2, r1
 8007932:	4922      	ldr	r1, [pc, #136]	@ (80079bc <vTaskStartScheduler+0xb8>)
 8007934:	4822      	ldr	r0, [pc, #136]	@ (80079c0 <vTaskStartScheduler+0xbc>)
 8007936:	f7ff fdf2 	bl	800751e <xTaskCreateStatic>
 800793a:	4603      	mov	r3, r0
 800793c:	4a21      	ldr	r2, [pc, #132]	@ (80079c4 <vTaskStartScheduler+0xc0>)
 800793e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007940:	4b20      	ldr	r3, [pc, #128]	@ (80079c4 <vTaskStartScheduler+0xc0>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d002      	beq.n	800794e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007948:	2301      	movs	r3, #1
 800794a:	617b      	str	r3, [r7, #20]
 800794c:	e001      	b.n	8007952 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800794e:	2300      	movs	r3, #0
 8007950:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d11d      	bne.n	8007994 <vTaskStartScheduler+0x90>
	__asm volatile
 8007958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800795c:	f383 8811 	msr	BASEPRI, r3
 8007960:	f3bf 8f6f 	isb	sy
 8007964:	f3bf 8f4f 	dsb	sy
 8007968:	613b      	str	r3, [r7, #16]
}
 800796a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800796c:	4b16      	ldr	r3, [pc, #88]	@ (80079c8 <vTaskStartScheduler+0xc4>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	3358      	adds	r3, #88	@ 0x58
 8007972:	4a16      	ldr	r2, [pc, #88]	@ (80079cc <vTaskStartScheduler+0xc8>)
 8007974:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007976:	4b16      	ldr	r3, [pc, #88]	@ (80079d0 <vTaskStartScheduler+0xcc>)
 8007978:	f04f 32ff 	mov.w	r2, #4294967295
 800797c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800797e:	4b15      	ldr	r3, [pc, #84]	@ (80079d4 <vTaskStartScheduler+0xd0>)
 8007980:	2201      	movs	r2, #1
 8007982:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007984:	4b14      	ldr	r3, [pc, #80]	@ (80079d8 <vTaskStartScheduler+0xd4>)
 8007986:	2200      	movs	r2, #0
 8007988:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800798a:	f7f9 fc79 	bl	8001280 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800798e:	f000 feab 	bl	80086e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007992:	e00f      	b.n	80079b4 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800799a:	d10b      	bne.n	80079b4 <vTaskStartScheduler+0xb0>
	__asm volatile
 800799c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a0:	f383 8811 	msr	BASEPRI, r3
 80079a4:	f3bf 8f6f 	isb	sy
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	60fb      	str	r3, [r7, #12]
}
 80079ae:	bf00      	nop
 80079b0:	bf00      	nop
 80079b2:	e7fd      	b.n	80079b0 <vTaskStartScheduler+0xac>
}
 80079b4:	bf00      	nop
 80079b6:	3718      	adds	r7, #24
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	0800be00 	.word	0x0800be00
 80079c0:	08007fe1 	.word	0x08007fe1
 80079c4:	20000780 	.word	0x20000780
 80079c8:	2000065c 	.word	0x2000065c
 80079cc:	20000098 	.word	0x20000098
 80079d0:	2000077c 	.word	0x2000077c
 80079d4:	20000768 	.word	0x20000768
 80079d8:	20000760 	.word	0x20000760

080079dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80079dc:	b480      	push	{r7}
 80079de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80079e0:	4b04      	ldr	r3, [pc, #16]	@ (80079f4 <vTaskSuspendAll+0x18>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	3301      	adds	r3, #1
 80079e6:	4a03      	ldr	r2, [pc, #12]	@ (80079f4 <vTaskSuspendAll+0x18>)
 80079e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80079ea:	bf00      	nop
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bc80      	pop	{r7}
 80079f0:	4770      	bx	lr
 80079f2:	bf00      	nop
 80079f4:	20000784 	.word	0x20000784

080079f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80079fe:	2300      	movs	r3, #0
 8007a00:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007a02:	2300      	movs	r3, #0
 8007a04:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007a06:	4b42      	ldr	r3, [pc, #264]	@ (8007b10 <xTaskResumeAll+0x118>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d10b      	bne.n	8007a26 <xTaskResumeAll+0x2e>
	__asm volatile
 8007a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a12:	f383 8811 	msr	BASEPRI, r3
 8007a16:	f3bf 8f6f 	isb	sy
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	603b      	str	r3, [r7, #0]
}
 8007a20:	bf00      	nop
 8007a22:	bf00      	nop
 8007a24:	e7fd      	b.n	8007a22 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007a26:	f000 fed1 	bl	80087cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a2a:	4b39      	ldr	r3, [pc, #228]	@ (8007b10 <xTaskResumeAll+0x118>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	4a37      	ldr	r2, [pc, #220]	@ (8007b10 <xTaskResumeAll+0x118>)
 8007a32:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a34:	4b36      	ldr	r3, [pc, #216]	@ (8007b10 <xTaskResumeAll+0x118>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d161      	bne.n	8007b00 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007a3c:	4b35      	ldr	r3, [pc, #212]	@ (8007b14 <xTaskResumeAll+0x11c>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d05d      	beq.n	8007b00 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a44:	e02e      	b.n	8007aa4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a46:	4b34      	ldr	r3, [pc, #208]	@ (8007b18 <xTaskResumeAll+0x120>)
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	68db      	ldr	r3, [r3, #12]
 8007a4c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	3318      	adds	r3, #24
 8007a52:	4618      	mov	r0, r3
 8007a54:	f7fe fddc 	bl	8006610 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	3304      	adds	r3, #4
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f7fe fdd7 	bl	8006610 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a66:	2201      	movs	r2, #1
 8007a68:	409a      	lsls	r2, r3
 8007a6a:	4b2c      	ldr	r3, [pc, #176]	@ (8007b1c <xTaskResumeAll+0x124>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	4a2a      	ldr	r2, [pc, #168]	@ (8007b1c <xTaskResumeAll+0x124>)
 8007a72:	6013      	str	r3, [r2, #0]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a78:	4613      	mov	r3, r2
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	4a27      	ldr	r2, [pc, #156]	@ (8007b20 <xTaskResumeAll+0x128>)
 8007a82:	441a      	add	r2, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	3304      	adds	r3, #4
 8007a88:	4619      	mov	r1, r3
 8007a8a:	4610      	mov	r0, r2
 8007a8c:	f7fe fd65 	bl	800655a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a94:	4b23      	ldr	r3, [pc, #140]	@ (8007b24 <xTaskResumeAll+0x12c>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d302      	bcc.n	8007aa4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007a9e:	4b22      	ldr	r3, [pc, #136]	@ (8007b28 <xTaskResumeAll+0x130>)
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8007b18 <xTaskResumeAll+0x120>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1cc      	bne.n	8007a46 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d001      	beq.n	8007ab6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007ab2:	f000 fb51 	bl	8008158 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8007b2c <xTaskResumeAll+0x134>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d010      	beq.n	8007ae4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007ac2:	f000 f845 	bl	8007b50 <xTaskIncrementTick>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d002      	beq.n	8007ad2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007acc:	4b16      	ldr	r3, [pc, #88]	@ (8007b28 <xTaskResumeAll+0x130>)
 8007ace:	2201      	movs	r2, #1
 8007ad0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	3b01      	subs	r3, #1
 8007ad6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1f1      	bne.n	8007ac2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007ade:	4b13      	ldr	r3, [pc, #76]	@ (8007b2c <xTaskResumeAll+0x134>)
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007ae4:	4b10      	ldr	r3, [pc, #64]	@ (8007b28 <xTaskResumeAll+0x130>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d009      	beq.n	8007b00 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007aec:	2301      	movs	r3, #1
 8007aee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007af0:	4b0f      	ldr	r3, [pc, #60]	@ (8007b30 <xTaskResumeAll+0x138>)
 8007af2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007af6:	601a      	str	r2, [r3, #0]
 8007af8:	f3bf 8f4f 	dsb	sy
 8007afc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b00:	f000 fe94 	bl	800882c <vPortExitCritical>

	return xAlreadyYielded;
 8007b04:	68bb      	ldr	r3, [r7, #8]
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3710      	adds	r7, #16
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
 8007b0e:	bf00      	nop
 8007b10:	20000784 	.word	0x20000784
 8007b14:	2000075c 	.word	0x2000075c
 8007b18:	2000071c 	.word	0x2000071c
 8007b1c:	20000764 	.word	0x20000764
 8007b20:	20000660 	.word	0x20000660
 8007b24:	2000065c 	.word	0x2000065c
 8007b28:	20000770 	.word	0x20000770
 8007b2c:	2000076c 	.word	0x2000076c
 8007b30:	e000ed04 	.word	0xe000ed04

08007b34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007b34:	b480      	push	{r7}
 8007b36:	b083      	sub	sp, #12
 8007b38:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007b3a:	4b04      	ldr	r3, [pc, #16]	@ (8007b4c <xTaskGetTickCount+0x18>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007b40:	687b      	ldr	r3, [r7, #4]
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	370c      	adds	r7, #12
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bc80      	pop	{r7}
 8007b4a:	4770      	bx	lr
 8007b4c:	20000760 	.word	0x20000760

08007b50 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b56:	2300      	movs	r3, #0
 8007b58:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b5a:	4b4f      	ldr	r3, [pc, #316]	@ (8007c98 <xTaskIncrementTick+0x148>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	f040 808f 	bne.w	8007c82 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007b64:	4b4d      	ldr	r3, [pc, #308]	@ (8007c9c <xTaskIncrementTick+0x14c>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	3301      	adds	r3, #1
 8007b6a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007b6c:	4a4b      	ldr	r2, [pc, #300]	@ (8007c9c <xTaskIncrementTick+0x14c>)
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d121      	bne.n	8007bbc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007b78:	4b49      	ldr	r3, [pc, #292]	@ (8007ca0 <xTaskIncrementTick+0x150>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d00b      	beq.n	8007b9a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	603b      	str	r3, [r7, #0]
}
 8007b94:	bf00      	nop
 8007b96:	bf00      	nop
 8007b98:	e7fd      	b.n	8007b96 <xTaskIncrementTick+0x46>
 8007b9a:	4b41      	ldr	r3, [pc, #260]	@ (8007ca0 <xTaskIncrementTick+0x150>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	60fb      	str	r3, [r7, #12]
 8007ba0:	4b40      	ldr	r3, [pc, #256]	@ (8007ca4 <xTaskIncrementTick+0x154>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a3e      	ldr	r2, [pc, #248]	@ (8007ca0 <xTaskIncrementTick+0x150>)
 8007ba6:	6013      	str	r3, [r2, #0]
 8007ba8:	4a3e      	ldr	r2, [pc, #248]	@ (8007ca4 <xTaskIncrementTick+0x154>)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6013      	str	r3, [r2, #0]
 8007bae:	4b3e      	ldr	r3, [pc, #248]	@ (8007ca8 <xTaskIncrementTick+0x158>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	4a3c      	ldr	r2, [pc, #240]	@ (8007ca8 <xTaskIncrementTick+0x158>)
 8007bb6:	6013      	str	r3, [r2, #0]
 8007bb8:	f000 face 	bl	8008158 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007bbc:	4b3b      	ldr	r3, [pc, #236]	@ (8007cac <xTaskIncrementTick+0x15c>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d348      	bcc.n	8007c58 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bc6:	4b36      	ldr	r3, [pc, #216]	@ (8007ca0 <xTaskIncrementTick+0x150>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d104      	bne.n	8007bda <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bd0:	4b36      	ldr	r3, [pc, #216]	@ (8007cac <xTaskIncrementTick+0x15c>)
 8007bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd6:	601a      	str	r2, [r3, #0]
					break;
 8007bd8:	e03e      	b.n	8007c58 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bda:	4b31      	ldr	r3, [pc, #196]	@ (8007ca0 <xTaskIncrementTick+0x150>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	68db      	ldr	r3, [r3, #12]
 8007be2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007bea:	693a      	ldr	r2, [r7, #16]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d203      	bcs.n	8007bfa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007bf2:	4a2e      	ldr	r2, [pc, #184]	@ (8007cac <xTaskIncrementTick+0x15c>)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007bf8:	e02e      	b.n	8007c58 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	3304      	adds	r3, #4
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7fe fd06 	bl	8006610 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d004      	beq.n	8007c16 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	3318      	adds	r3, #24
 8007c10:	4618      	mov	r0, r3
 8007c12:	f7fe fcfd 	bl	8006610 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	409a      	lsls	r2, r3
 8007c1e:	4b24      	ldr	r3, [pc, #144]	@ (8007cb0 <xTaskIncrementTick+0x160>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	4a22      	ldr	r2, [pc, #136]	@ (8007cb0 <xTaskIncrementTick+0x160>)
 8007c26:	6013      	str	r3, [r2, #0]
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c2c:	4613      	mov	r3, r2
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	4413      	add	r3, r2
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	4a1f      	ldr	r2, [pc, #124]	@ (8007cb4 <xTaskIncrementTick+0x164>)
 8007c36:	441a      	add	r2, r3
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	4610      	mov	r0, r2
 8007c40:	f7fe fc8b 	bl	800655a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c48:	4b1b      	ldr	r3, [pc, #108]	@ (8007cb8 <xTaskIncrementTick+0x168>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d3b9      	bcc.n	8007bc6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007c52:	2301      	movs	r3, #1
 8007c54:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c56:	e7b6      	b.n	8007bc6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007c58:	4b17      	ldr	r3, [pc, #92]	@ (8007cb8 <xTaskIncrementTick+0x168>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c5e:	4915      	ldr	r1, [pc, #84]	@ (8007cb4 <xTaskIncrementTick+0x164>)
 8007c60:	4613      	mov	r3, r2
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4413      	add	r3, r2
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	440b      	add	r3, r1
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d901      	bls.n	8007c74 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007c70:	2301      	movs	r3, #1
 8007c72:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007c74:	4b11      	ldr	r3, [pc, #68]	@ (8007cbc <xTaskIncrementTick+0x16c>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d007      	beq.n	8007c8c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	617b      	str	r3, [r7, #20]
 8007c80:	e004      	b.n	8007c8c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007c82:	4b0f      	ldr	r3, [pc, #60]	@ (8007cc0 <xTaskIncrementTick+0x170>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	3301      	adds	r3, #1
 8007c88:	4a0d      	ldr	r2, [pc, #52]	@ (8007cc0 <xTaskIncrementTick+0x170>)
 8007c8a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007c8c:	697b      	ldr	r3, [r7, #20]
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3718      	adds	r7, #24
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop
 8007c98:	20000784 	.word	0x20000784
 8007c9c:	20000760 	.word	0x20000760
 8007ca0:	20000714 	.word	0x20000714
 8007ca4:	20000718 	.word	0x20000718
 8007ca8:	20000774 	.word	0x20000774
 8007cac:	2000077c 	.word	0x2000077c
 8007cb0:	20000764 	.word	0x20000764
 8007cb4:	20000660 	.word	0x20000660
 8007cb8:	2000065c 	.word	0x2000065c
 8007cbc:	20000770 	.word	0x20000770
 8007cc0:	2000076c 	.word	0x2000076c

08007cc4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b086      	sub	sp, #24
 8007cc8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007cca:	4b35      	ldr	r3, [pc, #212]	@ (8007da0 <vTaskSwitchContext+0xdc>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d003      	beq.n	8007cda <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007cd2:	4b34      	ldr	r3, [pc, #208]	@ (8007da4 <vTaskSwitchContext+0xe0>)
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007cd8:	e05e      	b.n	8007d98 <vTaskSwitchContext+0xd4>
		xYieldPending = pdFALSE;
 8007cda:	4b32      	ldr	r3, [pc, #200]	@ (8007da4 <vTaskSwitchContext+0xe0>)
 8007cdc:	2200      	movs	r2, #0
 8007cde:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8007ce0:	f7f9 fad4 	bl	800128c <getRunTimeCounterValue>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	4a30      	ldr	r2, [pc, #192]	@ (8007da8 <vTaskSwitchContext+0xe4>)
 8007ce8:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8007cea:	4b2f      	ldr	r3, [pc, #188]	@ (8007da8 <vTaskSwitchContext+0xe4>)
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	4b2f      	ldr	r3, [pc, #188]	@ (8007dac <vTaskSwitchContext+0xe8>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d909      	bls.n	8007d0a <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8007cf6:	4b2e      	ldr	r3, [pc, #184]	@ (8007db0 <vTaskSwitchContext+0xec>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007cfc:	4a2a      	ldr	r2, [pc, #168]	@ (8007da8 <vTaskSwitchContext+0xe4>)
 8007cfe:	6810      	ldr	r0, [r2, #0]
 8007d00:	4a2a      	ldr	r2, [pc, #168]	@ (8007dac <vTaskSwitchContext+0xe8>)
 8007d02:	6812      	ldr	r2, [r2, #0]
 8007d04:	1a82      	subs	r2, r0, r2
 8007d06:	440a      	add	r2, r1
 8007d08:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8007d0a:	4b27      	ldr	r3, [pc, #156]	@ (8007da8 <vTaskSwitchContext+0xe4>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a27      	ldr	r2, [pc, #156]	@ (8007dac <vTaskSwitchContext+0xe8>)
 8007d10:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d12:	4b28      	ldr	r3, [pc, #160]	@ (8007db4 <vTaskSwitchContext+0xf0>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	fab3 f383 	clz	r3, r3
 8007d1e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007d20:	7afb      	ldrb	r3, [r7, #11]
 8007d22:	f1c3 031f 	rsb	r3, r3, #31
 8007d26:	617b      	str	r3, [r7, #20]
 8007d28:	4923      	ldr	r1, [pc, #140]	@ (8007db8 <vTaskSwitchContext+0xf4>)
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	4413      	add	r3, r2
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	440b      	add	r3, r1
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d10b      	bne.n	8007d54 <vTaskSwitchContext+0x90>
	__asm volatile
 8007d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d40:	f383 8811 	msr	BASEPRI, r3
 8007d44:	f3bf 8f6f 	isb	sy
 8007d48:	f3bf 8f4f 	dsb	sy
 8007d4c:	607b      	str	r3, [r7, #4]
}
 8007d4e:	bf00      	nop
 8007d50:	bf00      	nop
 8007d52:	e7fd      	b.n	8007d50 <vTaskSwitchContext+0x8c>
 8007d54:	697a      	ldr	r2, [r7, #20]
 8007d56:	4613      	mov	r3, r2
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	4413      	add	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	4a16      	ldr	r2, [pc, #88]	@ (8007db8 <vTaskSwitchContext+0xf4>)
 8007d60:	4413      	add	r3, r2
 8007d62:	613b      	str	r3, [r7, #16]
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	605a      	str	r2, [r3, #4]
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	685a      	ldr	r2, [r3, #4]
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	3308      	adds	r3, #8
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d104      	bne.n	8007d84 <vTaskSwitchContext+0xc0>
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	685a      	ldr	r2, [r3, #4]
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	605a      	str	r2, [r3, #4]
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	68db      	ldr	r3, [r3, #12]
 8007d8a:	4a09      	ldr	r2, [pc, #36]	@ (8007db0 <vTaskSwitchContext+0xec>)
 8007d8c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007d8e:	4b08      	ldr	r3, [pc, #32]	@ (8007db0 <vTaskSwitchContext+0xec>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	3358      	adds	r3, #88	@ 0x58
 8007d94:	4a09      	ldr	r2, [pc, #36]	@ (8007dbc <vTaskSwitchContext+0xf8>)
 8007d96:	6013      	str	r3, [r2, #0]
}
 8007d98:	bf00      	nop
 8007d9a:	3718      	adds	r7, #24
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	20000784 	.word	0x20000784
 8007da4:	20000770 	.word	0x20000770
 8007da8:	2000078c 	.word	0x2000078c
 8007dac:	20000788 	.word	0x20000788
 8007db0:	2000065c 	.word	0x2000065c
 8007db4:	20000764 	.word	0x20000764
 8007db8:	20000660 	.word	0x20000660
 8007dbc:	20000098 	.word	0x20000098

08007dc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10b      	bne.n	8007de8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd4:	f383 8811 	msr	BASEPRI, r3
 8007dd8:	f3bf 8f6f 	isb	sy
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	60fb      	str	r3, [r7, #12]
}
 8007de2:	bf00      	nop
 8007de4:	bf00      	nop
 8007de6:	e7fd      	b.n	8007de4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007de8:	4b07      	ldr	r3, [pc, #28]	@ (8007e08 <vTaskPlaceOnEventList+0x48>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	3318      	adds	r3, #24
 8007dee:	4619      	mov	r1, r3
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f7fe fbd5 	bl	80065a0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007df6:	2101      	movs	r1, #1
 8007df8:	6838      	ldr	r0, [r7, #0]
 8007dfa:	f000 fb8d 	bl	8008518 <prvAddCurrentTaskToDelayedList>
}
 8007dfe:	bf00      	nop
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	2000065c 	.word	0x2000065c

08007e0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	68db      	ldr	r3, [r3, #12]
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10b      	bne.n	8007e3a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e26:	f383 8811 	msr	BASEPRI, r3
 8007e2a:	f3bf 8f6f 	isb	sy
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	60fb      	str	r3, [r7, #12]
}
 8007e34:	bf00      	nop
 8007e36:	bf00      	nop
 8007e38:	e7fd      	b.n	8007e36 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	3318      	adds	r3, #24
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7fe fbe6 	bl	8006610 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e44:	4b1d      	ldr	r3, [pc, #116]	@ (8007ebc <xTaskRemoveFromEventList+0xb0>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d11c      	bne.n	8007e86 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	3304      	adds	r3, #4
 8007e50:	4618      	mov	r0, r3
 8007e52:	f7fe fbdd 	bl	8006610 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	409a      	lsls	r2, r3
 8007e5e:	4b18      	ldr	r3, [pc, #96]	@ (8007ec0 <xTaskRemoveFromEventList+0xb4>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	4a16      	ldr	r2, [pc, #88]	@ (8007ec0 <xTaskRemoveFromEventList+0xb4>)
 8007e66:	6013      	str	r3, [r2, #0]
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	009b      	lsls	r3, r3, #2
 8007e70:	4413      	add	r3, r2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	4a13      	ldr	r2, [pc, #76]	@ (8007ec4 <xTaskRemoveFromEventList+0xb8>)
 8007e76:	441a      	add	r2, r3
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	3304      	adds	r3, #4
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	4610      	mov	r0, r2
 8007e80:	f7fe fb6b 	bl	800655a <vListInsertEnd>
 8007e84:	e005      	b.n	8007e92 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	3318      	adds	r3, #24
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	480e      	ldr	r0, [pc, #56]	@ (8007ec8 <xTaskRemoveFromEventList+0xbc>)
 8007e8e:	f7fe fb64 	bl	800655a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e96:	4b0d      	ldr	r3, [pc, #52]	@ (8007ecc <xTaskRemoveFromEventList+0xc0>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d905      	bls.n	8007eac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8007ed0 <xTaskRemoveFromEventList+0xc4>)
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	601a      	str	r2, [r3, #0]
 8007eaa:	e001      	b.n	8007eb0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007eac:	2300      	movs	r3, #0
 8007eae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007eb0:	697b      	ldr	r3, [r7, #20]
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3718      	adds	r7, #24
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	20000784 	.word	0x20000784
 8007ec0:	20000764 	.word	0x20000764
 8007ec4:	20000660 	.word	0x20000660
 8007ec8:	2000071c 	.word	0x2000071c
 8007ecc:	2000065c 	.word	0x2000065c
 8007ed0:	20000770 	.word	0x20000770

08007ed4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007edc:	4b06      	ldr	r3, [pc, #24]	@ (8007ef8 <vTaskInternalSetTimeOutState+0x24>)
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ee4:	4b05      	ldr	r3, [pc, #20]	@ (8007efc <vTaskInternalSetTimeOutState+0x28>)
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	605a      	str	r2, [r3, #4]
}
 8007eec:	bf00      	nop
 8007eee:	370c      	adds	r7, #12
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bc80      	pop	{r7}
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop
 8007ef8:	20000774 	.word	0x20000774
 8007efc:	20000760 	.word	0x20000760

08007f00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b088      	sub	sp, #32
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d10b      	bne.n	8007f28 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	613b      	str	r3, [r7, #16]
}
 8007f22:	bf00      	nop
 8007f24:	bf00      	nop
 8007f26:	e7fd      	b.n	8007f24 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d10b      	bne.n	8007f46 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	60fb      	str	r3, [r7, #12]
}
 8007f40:	bf00      	nop
 8007f42:	bf00      	nop
 8007f44:	e7fd      	b.n	8007f42 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007f46:	f000 fc41 	bl	80087cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8007fc0 <xTaskCheckForTimeOut+0xc0>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	69ba      	ldr	r2, [r7, #24]
 8007f56:	1ad3      	subs	r3, r2, r3
 8007f58:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f62:	d102      	bne.n	8007f6a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007f64:	2300      	movs	r3, #0
 8007f66:	61fb      	str	r3, [r7, #28]
 8007f68:	e023      	b.n	8007fb2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	4b15      	ldr	r3, [pc, #84]	@ (8007fc4 <xTaskCheckForTimeOut+0xc4>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d007      	beq.n	8007f86 <xTaskCheckForTimeOut+0x86>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	69ba      	ldr	r2, [r7, #24]
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d302      	bcc.n	8007f86 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007f80:	2301      	movs	r3, #1
 8007f82:	61fb      	str	r3, [r7, #28]
 8007f84:	e015      	b.n	8007fb2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	697a      	ldr	r2, [r7, #20]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d20b      	bcs.n	8007fa8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	1ad2      	subs	r2, r2, r3
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f7ff ff99 	bl	8007ed4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	61fb      	str	r3, [r7, #28]
 8007fa6:	e004      	b.n	8007fb2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	2200      	movs	r2, #0
 8007fac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007fb2:	f000 fc3b 	bl	800882c <vPortExitCritical>

	return xReturn;
 8007fb6:	69fb      	ldr	r3, [r7, #28]
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3720      	adds	r7, #32
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}
 8007fc0:	20000760 	.word	0x20000760
 8007fc4:	20000774 	.word	0x20000774

08007fc8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007fc8:	b480      	push	{r7}
 8007fca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007fcc:	4b03      	ldr	r3, [pc, #12]	@ (8007fdc <vTaskMissedYield+0x14>)
 8007fce:	2201      	movs	r2, #1
 8007fd0:	601a      	str	r2, [r3, #0]
}
 8007fd2:	bf00      	nop
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bc80      	pop	{r7}
 8007fd8:	4770      	bx	lr
 8007fda:	bf00      	nop
 8007fdc:	20000770 	.word	0x20000770

08007fe0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b082      	sub	sp, #8
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007fe8:	f000 f852 	bl	8008090 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007fec:	4b06      	ldr	r3, [pc, #24]	@ (8008008 <prvIdleTask+0x28>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d9f9      	bls.n	8007fe8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007ff4:	4b05      	ldr	r3, [pc, #20]	@ (800800c <prvIdleTask+0x2c>)
 8007ff6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ffa:	601a      	str	r2, [r3, #0]
 8007ffc:	f3bf 8f4f 	dsb	sy
 8008000:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008004:	e7f0      	b.n	8007fe8 <prvIdleTask+0x8>
 8008006:	bf00      	nop
 8008008:	20000660 	.word	0x20000660
 800800c:	e000ed04 	.word	0xe000ed04

08008010 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b082      	sub	sp, #8
 8008014:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008016:	2300      	movs	r3, #0
 8008018:	607b      	str	r3, [r7, #4]
 800801a:	e00c      	b.n	8008036 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	4613      	mov	r3, r2
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	4413      	add	r3, r2
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	4a12      	ldr	r2, [pc, #72]	@ (8008070 <prvInitialiseTaskLists+0x60>)
 8008028:	4413      	add	r3, r2
 800802a:	4618      	mov	r0, r3
 800802c:	f7fe fa6a 	bl	8006504 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	3301      	adds	r3, #1
 8008034:	607b      	str	r3, [r7, #4]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2b06      	cmp	r3, #6
 800803a:	d9ef      	bls.n	800801c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800803c:	480d      	ldr	r0, [pc, #52]	@ (8008074 <prvInitialiseTaskLists+0x64>)
 800803e:	f7fe fa61 	bl	8006504 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008042:	480d      	ldr	r0, [pc, #52]	@ (8008078 <prvInitialiseTaskLists+0x68>)
 8008044:	f7fe fa5e 	bl	8006504 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008048:	480c      	ldr	r0, [pc, #48]	@ (800807c <prvInitialiseTaskLists+0x6c>)
 800804a:	f7fe fa5b 	bl	8006504 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800804e:	480c      	ldr	r0, [pc, #48]	@ (8008080 <prvInitialiseTaskLists+0x70>)
 8008050:	f7fe fa58 	bl	8006504 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008054:	480b      	ldr	r0, [pc, #44]	@ (8008084 <prvInitialiseTaskLists+0x74>)
 8008056:	f7fe fa55 	bl	8006504 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800805a:	4b0b      	ldr	r3, [pc, #44]	@ (8008088 <prvInitialiseTaskLists+0x78>)
 800805c:	4a05      	ldr	r2, [pc, #20]	@ (8008074 <prvInitialiseTaskLists+0x64>)
 800805e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008060:	4b0a      	ldr	r3, [pc, #40]	@ (800808c <prvInitialiseTaskLists+0x7c>)
 8008062:	4a05      	ldr	r2, [pc, #20]	@ (8008078 <prvInitialiseTaskLists+0x68>)
 8008064:	601a      	str	r2, [r3, #0]
}
 8008066:	bf00      	nop
 8008068:	3708      	adds	r7, #8
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}
 800806e:	bf00      	nop
 8008070:	20000660 	.word	0x20000660
 8008074:	200006ec 	.word	0x200006ec
 8008078:	20000700 	.word	0x20000700
 800807c:	2000071c 	.word	0x2000071c
 8008080:	20000730 	.word	0x20000730
 8008084:	20000748 	.word	0x20000748
 8008088:	20000714 	.word	0x20000714
 800808c:	20000718 	.word	0x20000718

08008090 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b082      	sub	sp, #8
 8008094:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008096:	e019      	b.n	80080cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008098:	f000 fb98 	bl	80087cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800809c:	4b10      	ldr	r3, [pc, #64]	@ (80080e0 <prvCheckTasksWaitingTermination+0x50>)
 800809e:	68db      	ldr	r3, [r3, #12]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	3304      	adds	r3, #4
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7fe fab1 	bl	8006610 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80080ae:	4b0d      	ldr	r3, [pc, #52]	@ (80080e4 <prvCheckTasksWaitingTermination+0x54>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	3b01      	subs	r3, #1
 80080b4:	4a0b      	ldr	r2, [pc, #44]	@ (80080e4 <prvCheckTasksWaitingTermination+0x54>)
 80080b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80080b8:	4b0b      	ldr	r3, [pc, #44]	@ (80080e8 <prvCheckTasksWaitingTermination+0x58>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	3b01      	subs	r3, #1
 80080be:	4a0a      	ldr	r2, [pc, #40]	@ (80080e8 <prvCheckTasksWaitingTermination+0x58>)
 80080c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80080c2:	f000 fbb3 	bl	800882c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 f810 	bl	80080ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080cc:	4b06      	ldr	r3, [pc, #24]	@ (80080e8 <prvCheckTasksWaitingTermination+0x58>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d1e1      	bne.n	8008098 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80080d4:	bf00      	nop
 80080d6:	bf00      	nop
 80080d8:	3708      	adds	r7, #8
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop
 80080e0:	20000730 	.word	0x20000730
 80080e4:	2000075c 	.word	0x2000075c
 80080e8:	20000744 	.word	0x20000744

080080ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	3358      	adds	r3, #88	@ 0x58
 80080f8:	4618      	mov	r0, r3
 80080fa:	f001 fca3 	bl	8009a44 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8008104:	2b00      	cmp	r3, #0
 8008106:	d108      	bne.n	800811a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800810c:	4618      	mov	r0, r3
 800810e:	f000 fd2d 	bl	8008b6c <vPortFree>
				vPortFree( pxTCB );
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 fd2a 	bl	8008b6c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008118:	e019      	b.n	800814e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8008120:	2b01      	cmp	r3, #1
 8008122:	d103      	bne.n	800812c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 fd21 	bl	8008b6c <vPortFree>
	}
 800812a:	e010      	b.n	800814e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8008132:	2b02      	cmp	r3, #2
 8008134:	d00b      	beq.n	800814e <prvDeleteTCB+0x62>
	__asm volatile
 8008136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813a:	f383 8811 	msr	BASEPRI, r3
 800813e:	f3bf 8f6f 	isb	sy
 8008142:	f3bf 8f4f 	dsb	sy
 8008146:	60fb      	str	r3, [r7, #12]
}
 8008148:	bf00      	nop
 800814a:	bf00      	nop
 800814c:	e7fd      	b.n	800814a <prvDeleteTCB+0x5e>
	}
 800814e:	bf00      	nop
 8008150:	3710      	adds	r7, #16
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
	...

08008158 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800815e:	4b0c      	ldr	r3, [pc, #48]	@ (8008190 <prvResetNextTaskUnblockTime+0x38>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d104      	bne.n	8008172 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008168:	4b0a      	ldr	r3, [pc, #40]	@ (8008194 <prvResetNextTaskUnblockTime+0x3c>)
 800816a:	f04f 32ff 	mov.w	r2, #4294967295
 800816e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008170:	e008      	b.n	8008184 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008172:	4b07      	ldr	r3, [pc, #28]	@ (8008190 <prvResetNextTaskUnblockTime+0x38>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	68db      	ldr	r3, [r3, #12]
 800817a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	4a04      	ldr	r2, [pc, #16]	@ (8008194 <prvResetNextTaskUnblockTime+0x3c>)
 8008182:	6013      	str	r3, [r2, #0]
}
 8008184:	bf00      	nop
 8008186:	370c      	adds	r7, #12
 8008188:	46bd      	mov	sp, r7
 800818a:	bc80      	pop	{r7}
 800818c:	4770      	bx	lr
 800818e:	bf00      	nop
 8008190:	20000714 	.word	0x20000714
 8008194:	2000077c 	.word	0x2000077c

08008198 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800819e:	4b0b      	ldr	r3, [pc, #44]	@ (80081cc <xTaskGetSchedulerState+0x34>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d102      	bne.n	80081ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80081a6:	2301      	movs	r3, #1
 80081a8:	607b      	str	r3, [r7, #4]
 80081aa:	e008      	b.n	80081be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081ac:	4b08      	ldr	r3, [pc, #32]	@ (80081d0 <xTaskGetSchedulerState+0x38>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d102      	bne.n	80081ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80081b4:	2302      	movs	r3, #2
 80081b6:	607b      	str	r3, [r7, #4]
 80081b8:	e001      	b.n	80081be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80081ba:	2300      	movs	r3, #0
 80081bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80081be:	687b      	ldr	r3, [r7, #4]
	}
 80081c0:	4618      	mov	r0, r3
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bc80      	pop	{r7}
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop
 80081cc:	20000768 	.word	0x20000768
 80081d0:	20000784 	.word	0x20000784

080081d4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80081e0:	2300      	movs	r3, #0
 80081e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d05e      	beq.n	80082a8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ee:	4b31      	ldr	r3, [pc, #196]	@ (80082b4 <xTaskPriorityInherit+0xe0>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d24e      	bcs.n	8008296 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	699b      	ldr	r3, [r3, #24]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	db06      	blt.n	800820e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008200:	4b2c      	ldr	r3, [pc, #176]	@ (80082b4 <xTaskPriorityInherit+0xe0>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008206:	f1c3 0207 	rsb	r2, r3, #7
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	6959      	ldr	r1, [r3, #20]
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008216:	4613      	mov	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4a26      	ldr	r2, [pc, #152]	@ (80082b8 <xTaskPriorityInherit+0xe4>)
 8008220:	4413      	add	r3, r2
 8008222:	4299      	cmp	r1, r3
 8008224:	d12f      	bne.n	8008286 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	3304      	adds	r3, #4
 800822a:	4618      	mov	r0, r3
 800822c:	f7fe f9f0 	bl	8006610 <uxListRemove>
 8008230:	4603      	mov	r3, r0
 8008232:	2b00      	cmp	r3, #0
 8008234:	d10a      	bne.n	800824c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800823a:	2201      	movs	r2, #1
 800823c:	fa02 f303 	lsl.w	r3, r2, r3
 8008240:	43da      	mvns	r2, r3
 8008242:	4b1e      	ldr	r3, [pc, #120]	@ (80082bc <xTaskPriorityInherit+0xe8>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4013      	ands	r3, r2
 8008248:	4a1c      	ldr	r2, [pc, #112]	@ (80082bc <xTaskPriorityInherit+0xe8>)
 800824a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800824c:	4b19      	ldr	r3, [pc, #100]	@ (80082b4 <xTaskPriorityInherit+0xe0>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800825a:	2201      	movs	r2, #1
 800825c:	409a      	lsls	r2, r3
 800825e:	4b17      	ldr	r3, [pc, #92]	@ (80082bc <xTaskPriorityInherit+0xe8>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4313      	orrs	r3, r2
 8008264:	4a15      	ldr	r2, [pc, #84]	@ (80082bc <xTaskPriorityInherit+0xe8>)
 8008266:	6013      	str	r3, [r2, #0]
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800826c:	4613      	mov	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	4a10      	ldr	r2, [pc, #64]	@ (80082b8 <xTaskPriorityInherit+0xe4>)
 8008276:	441a      	add	r2, r3
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	3304      	adds	r3, #4
 800827c:	4619      	mov	r1, r3
 800827e:	4610      	mov	r0, r2
 8008280:	f7fe f96b 	bl	800655a <vListInsertEnd>
 8008284:	e004      	b.n	8008290 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008286:	4b0b      	ldr	r3, [pc, #44]	@ (80082b4 <xTaskPriorityInherit+0xe0>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008290:	2301      	movs	r3, #1
 8008292:	60fb      	str	r3, [r7, #12]
 8008294:	e008      	b.n	80082a8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800829a:	4b06      	ldr	r3, [pc, #24]	@ (80082b4 <xTaskPriorityInherit+0xe0>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d201      	bcs.n	80082a8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80082a4:	2301      	movs	r3, #1
 80082a6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80082a8:	68fb      	ldr	r3, [r7, #12]
	}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3710      	adds	r7, #16
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
 80082b2:	bf00      	nop
 80082b4:	2000065c 	.word	0x2000065c
 80082b8:	20000660 	.word	0x20000660
 80082bc:	20000764 	.word	0x20000764

080082c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b086      	sub	sp, #24
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80082cc:	2300      	movs	r3, #0
 80082ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d070      	beq.n	80083b8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80082d6:	4b3b      	ldr	r3, [pc, #236]	@ (80083c4 <xTaskPriorityDisinherit+0x104>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	693a      	ldr	r2, [r7, #16]
 80082dc:	429a      	cmp	r2, r3
 80082de:	d00b      	beq.n	80082f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80082e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e4:	f383 8811 	msr	BASEPRI, r3
 80082e8:	f3bf 8f6f 	isb	sy
 80082ec:	f3bf 8f4f 	dsb	sy
 80082f0:	60fb      	str	r3, [r7, #12]
}
 80082f2:	bf00      	nop
 80082f4:	bf00      	nop
 80082f6:	e7fd      	b.n	80082f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d10b      	bne.n	8008318 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008304:	f383 8811 	msr	BASEPRI, r3
 8008308:	f3bf 8f6f 	isb	sy
 800830c:	f3bf 8f4f 	dsb	sy
 8008310:	60bb      	str	r3, [r7, #8]
}
 8008312:	bf00      	nop
 8008314:	bf00      	nop
 8008316:	e7fd      	b.n	8008314 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800831c:	1e5a      	subs	r2, r3, #1
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800832a:	429a      	cmp	r2, r3
 800832c:	d044      	beq.n	80083b8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008332:	2b00      	cmp	r3, #0
 8008334:	d140      	bne.n	80083b8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	3304      	adds	r3, #4
 800833a:	4618      	mov	r0, r3
 800833c:	f7fe f968 	bl	8006610 <uxListRemove>
 8008340:	4603      	mov	r3, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d115      	bne.n	8008372 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800834a:	491f      	ldr	r1, [pc, #124]	@ (80083c8 <xTaskPriorityDisinherit+0x108>)
 800834c:	4613      	mov	r3, r2
 800834e:	009b      	lsls	r3, r3, #2
 8008350:	4413      	add	r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	440b      	add	r3, r1
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d10a      	bne.n	8008372 <xTaskPriorityDisinherit+0xb2>
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008360:	2201      	movs	r2, #1
 8008362:	fa02 f303 	lsl.w	r3, r2, r3
 8008366:	43da      	mvns	r2, r3
 8008368:	4b18      	ldr	r3, [pc, #96]	@ (80083cc <xTaskPriorityDisinherit+0x10c>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4013      	ands	r3, r2
 800836e:	4a17      	ldr	r2, [pc, #92]	@ (80083cc <xTaskPriorityDisinherit+0x10c>)
 8008370:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800837e:	f1c3 0207 	rsb	r2, r3, #7
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800838a:	2201      	movs	r2, #1
 800838c:	409a      	lsls	r2, r3
 800838e:	4b0f      	ldr	r3, [pc, #60]	@ (80083cc <xTaskPriorityDisinherit+0x10c>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4313      	orrs	r3, r2
 8008394:	4a0d      	ldr	r2, [pc, #52]	@ (80083cc <xTaskPriorityDisinherit+0x10c>)
 8008396:	6013      	str	r3, [r2, #0]
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800839c:	4613      	mov	r3, r2
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	4413      	add	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4a08      	ldr	r2, [pc, #32]	@ (80083c8 <xTaskPriorityDisinherit+0x108>)
 80083a6:	441a      	add	r2, r3
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	3304      	adds	r3, #4
 80083ac:	4619      	mov	r1, r3
 80083ae:	4610      	mov	r0, r2
 80083b0:	f7fe f8d3 	bl	800655a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80083b4:	2301      	movs	r3, #1
 80083b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80083b8:	697b      	ldr	r3, [r7, #20]
	}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3718      	adds	r7, #24
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	2000065c 	.word	0x2000065c
 80083c8:	20000660 	.word	0x20000660
 80083cc:	20000764 	.word	0x20000764

080083d0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b088      	sub	sp, #32
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80083de:	2301      	movs	r3, #1
 80083e0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d079      	beq.n	80084dc <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d10b      	bne.n	8008408 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80083f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f4:	f383 8811 	msr	BASEPRI, r3
 80083f8:	f3bf 8f6f 	isb	sy
 80083fc:	f3bf 8f4f 	dsb	sy
 8008400:	60fb      	str	r3, [r7, #12]
}
 8008402:	bf00      	nop
 8008404:	bf00      	nop
 8008406:	e7fd      	b.n	8008404 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008408:	69bb      	ldr	r3, [r7, #24]
 800840a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800840c:	683a      	ldr	r2, [r7, #0]
 800840e:	429a      	cmp	r2, r3
 8008410:	d902      	bls.n	8008418 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	61fb      	str	r3, [r7, #28]
 8008416:	e002      	b.n	800841e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008418:	69bb      	ldr	r3, [r7, #24]
 800841a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800841c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800841e:	69bb      	ldr	r3, [r7, #24]
 8008420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008422:	69fa      	ldr	r2, [r7, #28]
 8008424:	429a      	cmp	r2, r3
 8008426:	d059      	beq.n	80084dc <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008428:	69bb      	ldr	r3, [r7, #24]
 800842a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800842c:	697a      	ldr	r2, [r7, #20]
 800842e:	429a      	cmp	r2, r3
 8008430:	d154      	bne.n	80084dc <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008432:	4b2c      	ldr	r3, [pc, #176]	@ (80084e4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	69ba      	ldr	r2, [r7, #24]
 8008438:	429a      	cmp	r2, r3
 800843a:	d10b      	bne.n	8008454 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800843c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008440:	f383 8811 	msr	BASEPRI, r3
 8008444:	f3bf 8f6f 	isb	sy
 8008448:	f3bf 8f4f 	dsb	sy
 800844c:	60bb      	str	r3, [r7, #8]
}
 800844e:	bf00      	nop
 8008450:	bf00      	nop
 8008452:	e7fd      	b.n	8008450 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008458:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800845a:	69bb      	ldr	r3, [r7, #24]
 800845c:	69fa      	ldr	r2, [r7, #28]
 800845e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	699b      	ldr	r3, [r3, #24]
 8008464:	2b00      	cmp	r3, #0
 8008466:	db04      	blt.n	8008472 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008468:	69fb      	ldr	r3, [r7, #28]
 800846a:	f1c3 0207 	rsb	r2, r3, #7
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	6959      	ldr	r1, [r3, #20]
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	4613      	mov	r3, r2
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	4413      	add	r3, r2
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	4a19      	ldr	r2, [pc, #100]	@ (80084e8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008482:	4413      	add	r3, r2
 8008484:	4299      	cmp	r1, r3
 8008486:	d129      	bne.n	80084dc <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	3304      	adds	r3, #4
 800848c:	4618      	mov	r0, r3
 800848e:	f7fe f8bf 	bl	8006610 <uxListRemove>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d10a      	bne.n	80084ae <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800849c:	2201      	movs	r2, #1
 800849e:	fa02 f303 	lsl.w	r3, r2, r3
 80084a2:	43da      	mvns	r2, r3
 80084a4:	4b11      	ldr	r3, [pc, #68]	@ (80084ec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4013      	ands	r3, r2
 80084aa:	4a10      	ldr	r2, [pc, #64]	@ (80084ec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80084ac:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084b2:	2201      	movs	r2, #1
 80084b4:	409a      	lsls	r2, r3
 80084b6:	4b0d      	ldr	r3, [pc, #52]	@ (80084ec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4313      	orrs	r3, r2
 80084bc:	4a0b      	ldr	r2, [pc, #44]	@ (80084ec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80084be:	6013      	str	r3, [r2, #0]
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084c4:	4613      	mov	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	4a06      	ldr	r2, [pc, #24]	@ (80084e8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80084ce:	441a      	add	r2, r3
 80084d0:	69bb      	ldr	r3, [r7, #24]
 80084d2:	3304      	adds	r3, #4
 80084d4:	4619      	mov	r1, r3
 80084d6:	4610      	mov	r0, r2
 80084d8:	f7fe f83f 	bl	800655a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80084dc:	bf00      	nop
 80084de:	3720      	adds	r7, #32
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	2000065c 	.word	0x2000065c
 80084e8:	20000660 	.word	0x20000660
 80084ec:	20000764 	.word	0x20000764

080084f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80084f0:	b480      	push	{r7}
 80084f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80084f4:	4b07      	ldr	r3, [pc, #28]	@ (8008514 <pvTaskIncrementMutexHeldCount+0x24>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d004      	beq.n	8008506 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80084fc:	4b05      	ldr	r3, [pc, #20]	@ (8008514 <pvTaskIncrementMutexHeldCount+0x24>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008502:	3201      	adds	r2, #1
 8008504:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008506:	4b03      	ldr	r3, [pc, #12]	@ (8008514 <pvTaskIncrementMutexHeldCount+0x24>)
 8008508:	681b      	ldr	r3, [r3, #0]
	}
 800850a:	4618      	mov	r0, r3
 800850c:	46bd      	mov	sp, r7
 800850e:	bc80      	pop	{r7}
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	2000065c 	.word	0x2000065c

08008518 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008522:	4b29      	ldr	r3, [pc, #164]	@ (80085c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008528:	4b28      	ldr	r3, [pc, #160]	@ (80085cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3304      	adds	r3, #4
 800852e:	4618      	mov	r0, r3
 8008530:	f7fe f86e 	bl	8006610 <uxListRemove>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d10b      	bne.n	8008552 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800853a:	4b24      	ldr	r3, [pc, #144]	@ (80085cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008540:	2201      	movs	r2, #1
 8008542:	fa02 f303 	lsl.w	r3, r2, r3
 8008546:	43da      	mvns	r2, r3
 8008548:	4b21      	ldr	r3, [pc, #132]	@ (80085d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4013      	ands	r3, r2
 800854e:	4a20      	ldr	r2, [pc, #128]	@ (80085d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008550:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008558:	d10a      	bne.n	8008570 <prvAddCurrentTaskToDelayedList+0x58>
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d007      	beq.n	8008570 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008560:	4b1a      	ldr	r3, [pc, #104]	@ (80085cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	3304      	adds	r3, #4
 8008566:	4619      	mov	r1, r3
 8008568:	481a      	ldr	r0, [pc, #104]	@ (80085d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800856a:	f7fd fff6 	bl	800655a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800856e:	e026      	b.n	80085be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008570:	68fa      	ldr	r2, [r7, #12]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4413      	add	r3, r2
 8008576:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008578:	4b14      	ldr	r3, [pc, #80]	@ (80085cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	68ba      	ldr	r2, [r7, #8]
 800857e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008580:	68ba      	ldr	r2, [r7, #8]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	429a      	cmp	r2, r3
 8008586:	d209      	bcs.n	800859c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008588:	4b13      	ldr	r3, [pc, #76]	@ (80085d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	4b0f      	ldr	r3, [pc, #60]	@ (80085cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	3304      	adds	r3, #4
 8008592:	4619      	mov	r1, r3
 8008594:	4610      	mov	r0, r2
 8008596:	f7fe f803 	bl	80065a0 <vListInsert>
}
 800859a:	e010      	b.n	80085be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800859c:	4b0f      	ldr	r3, [pc, #60]	@ (80085dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	4b0a      	ldr	r3, [pc, #40]	@ (80085cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	3304      	adds	r3, #4
 80085a6:	4619      	mov	r1, r3
 80085a8:	4610      	mov	r0, r2
 80085aa:	f7fd fff9 	bl	80065a0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80085ae:	4b0c      	ldr	r3, [pc, #48]	@ (80085e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	68ba      	ldr	r2, [r7, #8]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d202      	bcs.n	80085be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80085b8:	4a09      	ldr	r2, [pc, #36]	@ (80085e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	6013      	str	r3, [r2, #0]
}
 80085be:	bf00      	nop
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	bf00      	nop
 80085c8:	20000760 	.word	0x20000760
 80085cc:	2000065c 	.word	0x2000065c
 80085d0:	20000764 	.word	0x20000764
 80085d4:	20000748 	.word	0x20000748
 80085d8:	20000718 	.word	0x20000718
 80085dc:	20000714 	.word	0x20000714
 80085e0:	2000077c 	.word	0x2000077c

080085e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80085e4:	b480      	push	{r7}
 80085e6:	b085      	sub	sp, #20
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	60f8      	str	r0, [r7, #12]
 80085ec:	60b9      	str	r1, [r7, #8]
 80085ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	3b04      	subs	r3, #4
 80085f4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80085fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	3b04      	subs	r3, #4
 8008602:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	f023 0201 	bic.w	r2, r3, #1
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	3b04      	subs	r3, #4
 8008612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008614:	4a08      	ldr	r2, [pc, #32]	@ (8008638 <pxPortInitialiseStack+0x54>)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	3b14      	subs	r3, #20
 800861e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	3b20      	subs	r3, #32
 800862a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800862c:	68fb      	ldr	r3, [r7, #12]
}
 800862e:	4618      	mov	r0, r3
 8008630:	3714      	adds	r7, #20
 8008632:	46bd      	mov	sp, r7
 8008634:	bc80      	pop	{r7}
 8008636:	4770      	bx	lr
 8008638:	0800863d 	.word	0x0800863d

0800863c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800863c:	b480      	push	{r7}
 800863e:	b085      	sub	sp, #20
 8008640:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008642:	2300      	movs	r3, #0
 8008644:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008646:	4b12      	ldr	r3, [pc, #72]	@ (8008690 <prvTaskExitError+0x54>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800864e:	d00b      	beq.n	8008668 <prvTaskExitError+0x2c>
	__asm volatile
 8008650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008654:	f383 8811 	msr	BASEPRI, r3
 8008658:	f3bf 8f6f 	isb	sy
 800865c:	f3bf 8f4f 	dsb	sy
 8008660:	60fb      	str	r3, [r7, #12]
}
 8008662:	bf00      	nop
 8008664:	bf00      	nop
 8008666:	e7fd      	b.n	8008664 <prvTaskExitError+0x28>
	__asm volatile
 8008668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800866c:	f383 8811 	msr	BASEPRI, r3
 8008670:	f3bf 8f6f 	isb	sy
 8008674:	f3bf 8f4f 	dsb	sy
 8008678:	60bb      	str	r3, [r7, #8]
}
 800867a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800867c:	bf00      	nop
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d0fc      	beq.n	800867e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008684:	bf00      	nop
 8008686:	bf00      	nop
 8008688:	3714      	adds	r7, #20
 800868a:	46bd      	mov	sp, r7
 800868c:	bc80      	pop	{r7}
 800868e:	4770      	bx	lr
 8008690:	20000088 	.word	0x20000088
	...

080086a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80086a0:	4b07      	ldr	r3, [pc, #28]	@ (80086c0 <pxCurrentTCBConst2>)
 80086a2:	6819      	ldr	r1, [r3, #0]
 80086a4:	6808      	ldr	r0, [r1, #0]
 80086a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80086aa:	f380 8809 	msr	PSP, r0
 80086ae:	f3bf 8f6f 	isb	sy
 80086b2:	f04f 0000 	mov.w	r0, #0
 80086b6:	f380 8811 	msr	BASEPRI, r0
 80086ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80086be:	4770      	bx	lr

080086c0 <pxCurrentTCBConst2>:
 80086c0:	2000065c 	.word	0x2000065c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80086c4:	bf00      	nop
 80086c6:	bf00      	nop

080086c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80086c8:	4806      	ldr	r0, [pc, #24]	@ (80086e4 <prvPortStartFirstTask+0x1c>)
 80086ca:	6800      	ldr	r0, [r0, #0]
 80086cc:	6800      	ldr	r0, [r0, #0]
 80086ce:	f380 8808 	msr	MSP, r0
 80086d2:	b662      	cpsie	i
 80086d4:	b661      	cpsie	f
 80086d6:	f3bf 8f4f 	dsb	sy
 80086da:	f3bf 8f6f 	isb	sy
 80086de:	df00      	svc	0
 80086e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80086e2:	bf00      	nop
 80086e4:	e000ed08 	.word	0xe000ed08

080086e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b084      	sub	sp, #16
 80086ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80086ee:	4b32      	ldr	r3, [pc, #200]	@ (80087b8 <xPortStartScheduler+0xd0>)
 80086f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	22ff      	movs	r2, #255	@ 0xff
 80086fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	b2db      	uxtb	r3, r3
 8008706:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008708:	78fb      	ldrb	r3, [r7, #3]
 800870a:	b2db      	uxtb	r3, r3
 800870c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008710:	b2da      	uxtb	r2, r3
 8008712:	4b2a      	ldr	r3, [pc, #168]	@ (80087bc <xPortStartScheduler+0xd4>)
 8008714:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008716:	4b2a      	ldr	r3, [pc, #168]	@ (80087c0 <xPortStartScheduler+0xd8>)
 8008718:	2207      	movs	r2, #7
 800871a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800871c:	e009      	b.n	8008732 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800871e:	4b28      	ldr	r3, [pc, #160]	@ (80087c0 <xPortStartScheduler+0xd8>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	3b01      	subs	r3, #1
 8008724:	4a26      	ldr	r2, [pc, #152]	@ (80087c0 <xPortStartScheduler+0xd8>)
 8008726:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008728:	78fb      	ldrb	r3, [r7, #3]
 800872a:	b2db      	uxtb	r3, r3
 800872c:	005b      	lsls	r3, r3, #1
 800872e:	b2db      	uxtb	r3, r3
 8008730:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008732:	78fb      	ldrb	r3, [r7, #3]
 8008734:	b2db      	uxtb	r3, r3
 8008736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800873a:	2b80      	cmp	r3, #128	@ 0x80
 800873c:	d0ef      	beq.n	800871e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800873e:	4b20      	ldr	r3, [pc, #128]	@ (80087c0 <xPortStartScheduler+0xd8>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f1c3 0307 	rsb	r3, r3, #7
 8008746:	2b04      	cmp	r3, #4
 8008748:	d00b      	beq.n	8008762 <xPortStartScheduler+0x7a>
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	60bb      	str	r3, [r7, #8]
}
 800875c:	bf00      	nop
 800875e:	bf00      	nop
 8008760:	e7fd      	b.n	800875e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008762:	4b17      	ldr	r3, [pc, #92]	@ (80087c0 <xPortStartScheduler+0xd8>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	021b      	lsls	r3, r3, #8
 8008768:	4a15      	ldr	r2, [pc, #84]	@ (80087c0 <xPortStartScheduler+0xd8>)
 800876a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800876c:	4b14      	ldr	r3, [pc, #80]	@ (80087c0 <xPortStartScheduler+0xd8>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008774:	4a12      	ldr	r2, [pc, #72]	@ (80087c0 <xPortStartScheduler+0xd8>)
 8008776:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	b2da      	uxtb	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008780:	4b10      	ldr	r3, [pc, #64]	@ (80087c4 <xPortStartScheduler+0xdc>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a0f      	ldr	r2, [pc, #60]	@ (80087c4 <xPortStartScheduler+0xdc>)
 8008786:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800878a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800878c:	4b0d      	ldr	r3, [pc, #52]	@ (80087c4 <xPortStartScheduler+0xdc>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a0c      	ldr	r2, [pc, #48]	@ (80087c4 <xPortStartScheduler+0xdc>)
 8008792:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008796:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008798:	f000 f8b8 	bl	800890c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800879c:	4b0a      	ldr	r3, [pc, #40]	@ (80087c8 <xPortStartScheduler+0xe0>)
 800879e:	2200      	movs	r2, #0
 80087a0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80087a2:	f7ff ff91 	bl	80086c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80087a6:	f7ff fa8d 	bl	8007cc4 <vTaskSwitchContext>
	prvTaskExitError();
 80087aa:	f7ff ff47 	bl	800863c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80087ae:	2300      	movs	r3, #0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3710      	adds	r7, #16
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	e000e400 	.word	0xe000e400
 80087bc:	20000790 	.word	0x20000790
 80087c0:	20000794 	.word	0x20000794
 80087c4:	e000ed20 	.word	0xe000ed20
 80087c8:	20000088 	.word	0x20000088

080087cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80087cc:	b480      	push	{r7}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
	__asm volatile
 80087d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087d6:	f383 8811 	msr	BASEPRI, r3
 80087da:	f3bf 8f6f 	isb	sy
 80087de:	f3bf 8f4f 	dsb	sy
 80087e2:	607b      	str	r3, [r7, #4]
}
 80087e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80087e6:	4b0f      	ldr	r3, [pc, #60]	@ (8008824 <vPortEnterCritical+0x58>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3301      	adds	r3, #1
 80087ec:	4a0d      	ldr	r2, [pc, #52]	@ (8008824 <vPortEnterCritical+0x58>)
 80087ee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80087f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008824 <vPortEnterCritical+0x58>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d110      	bne.n	800881a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80087f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008828 <vPortEnterCritical+0x5c>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00b      	beq.n	800881a <vPortEnterCritical+0x4e>
	__asm volatile
 8008802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008806:	f383 8811 	msr	BASEPRI, r3
 800880a:	f3bf 8f6f 	isb	sy
 800880e:	f3bf 8f4f 	dsb	sy
 8008812:	603b      	str	r3, [r7, #0]
}
 8008814:	bf00      	nop
 8008816:	bf00      	nop
 8008818:	e7fd      	b.n	8008816 <vPortEnterCritical+0x4a>
	}
}
 800881a:	bf00      	nop
 800881c:	370c      	adds	r7, #12
 800881e:	46bd      	mov	sp, r7
 8008820:	bc80      	pop	{r7}
 8008822:	4770      	bx	lr
 8008824:	20000088 	.word	0x20000088
 8008828:	e000ed04 	.word	0xe000ed04

0800882c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008832:	4b12      	ldr	r3, [pc, #72]	@ (800887c <vPortExitCritical+0x50>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d10b      	bne.n	8008852 <vPortExitCritical+0x26>
	__asm volatile
 800883a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800883e:	f383 8811 	msr	BASEPRI, r3
 8008842:	f3bf 8f6f 	isb	sy
 8008846:	f3bf 8f4f 	dsb	sy
 800884a:	607b      	str	r3, [r7, #4]
}
 800884c:	bf00      	nop
 800884e:	bf00      	nop
 8008850:	e7fd      	b.n	800884e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008852:	4b0a      	ldr	r3, [pc, #40]	@ (800887c <vPortExitCritical+0x50>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	3b01      	subs	r3, #1
 8008858:	4a08      	ldr	r2, [pc, #32]	@ (800887c <vPortExitCritical+0x50>)
 800885a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800885c:	4b07      	ldr	r3, [pc, #28]	@ (800887c <vPortExitCritical+0x50>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d105      	bne.n	8008870 <vPortExitCritical+0x44>
 8008864:	2300      	movs	r3, #0
 8008866:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	f383 8811 	msr	BASEPRI, r3
}
 800886e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008870:	bf00      	nop
 8008872:	370c      	adds	r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	bc80      	pop	{r7}
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop
 800887c:	20000088 	.word	0x20000088

08008880 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008880:	f3ef 8009 	mrs	r0, PSP
 8008884:	f3bf 8f6f 	isb	sy
 8008888:	4b0d      	ldr	r3, [pc, #52]	@ (80088c0 <pxCurrentTCBConst>)
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008890:	6010      	str	r0, [r2, #0]
 8008892:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008896:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800889a:	f380 8811 	msr	BASEPRI, r0
 800889e:	f7ff fa11 	bl	8007cc4 <vTaskSwitchContext>
 80088a2:	f04f 0000 	mov.w	r0, #0
 80088a6:	f380 8811 	msr	BASEPRI, r0
 80088aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80088ae:	6819      	ldr	r1, [r3, #0]
 80088b0:	6808      	ldr	r0, [r1, #0]
 80088b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80088b6:	f380 8809 	msr	PSP, r0
 80088ba:	f3bf 8f6f 	isb	sy
 80088be:	4770      	bx	lr

080088c0 <pxCurrentTCBConst>:
 80088c0:	2000065c 	.word	0x2000065c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80088c4:	bf00      	nop
 80088c6:	bf00      	nop

080088c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b082      	sub	sp, #8
 80088cc:	af00      	add	r7, sp, #0
	__asm volatile
 80088ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d2:	f383 8811 	msr	BASEPRI, r3
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	f3bf 8f4f 	dsb	sy
 80088de:	607b      	str	r3, [r7, #4]
}
 80088e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80088e2:	f7ff f935 	bl	8007b50 <xTaskIncrementTick>
 80088e6:	4603      	mov	r3, r0
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d003      	beq.n	80088f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80088ec:	4b06      	ldr	r3, [pc, #24]	@ (8008908 <SysTick_Handler+0x40>)
 80088ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088f2:	601a      	str	r2, [r3, #0]
 80088f4:	2300      	movs	r3, #0
 80088f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	f383 8811 	msr	BASEPRI, r3
}
 80088fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008900:	bf00      	nop
 8008902:	3708      	adds	r7, #8
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}
 8008908:	e000ed04 	.word	0xe000ed04

0800890c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800890c:	b480      	push	{r7}
 800890e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008910:	4b0a      	ldr	r3, [pc, #40]	@ (800893c <vPortSetupTimerInterrupt+0x30>)
 8008912:	2200      	movs	r2, #0
 8008914:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008916:	4b0a      	ldr	r3, [pc, #40]	@ (8008940 <vPortSetupTimerInterrupt+0x34>)
 8008918:	2200      	movs	r2, #0
 800891a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800891c:	4b09      	ldr	r3, [pc, #36]	@ (8008944 <vPortSetupTimerInterrupt+0x38>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a09      	ldr	r2, [pc, #36]	@ (8008948 <vPortSetupTimerInterrupt+0x3c>)
 8008922:	fba2 2303 	umull	r2, r3, r2, r3
 8008926:	099b      	lsrs	r3, r3, #6
 8008928:	4a08      	ldr	r2, [pc, #32]	@ (800894c <vPortSetupTimerInterrupt+0x40>)
 800892a:	3b01      	subs	r3, #1
 800892c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800892e:	4b03      	ldr	r3, [pc, #12]	@ (800893c <vPortSetupTimerInterrupt+0x30>)
 8008930:	2207      	movs	r2, #7
 8008932:	601a      	str	r2, [r3, #0]
}
 8008934:	bf00      	nop
 8008936:	46bd      	mov	sp, r7
 8008938:	bc80      	pop	{r7}
 800893a:	4770      	bx	lr
 800893c:	e000e010 	.word	0xe000e010
 8008940:	e000e018 	.word	0xe000e018
 8008944:	2000007c 	.word	0x2000007c
 8008948:	10624dd3 	.word	0x10624dd3
 800894c:	e000e014 	.word	0xe000e014

08008950 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008956:	f3ef 8305 	mrs	r3, IPSR
 800895a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2b0f      	cmp	r3, #15
 8008960:	d915      	bls.n	800898e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008962:	4a17      	ldr	r2, [pc, #92]	@ (80089c0 <vPortValidateInterruptPriority+0x70>)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	4413      	add	r3, r2
 8008968:	781b      	ldrb	r3, [r3, #0]
 800896a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800896c:	4b15      	ldr	r3, [pc, #84]	@ (80089c4 <vPortValidateInterruptPriority+0x74>)
 800896e:	781b      	ldrb	r3, [r3, #0]
 8008970:	7afa      	ldrb	r2, [r7, #11]
 8008972:	429a      	cmp	r2, r3
 8008974:	d20b      	bcs.n	800898e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800897a:	f383 8811 	msr	BASEPRI, r3
 800897e:	f3bf 8f6f 	isb	sy
 8008982:	f3bf 8f4f 	dsb	sy
 8008986:	607b      	str	r3, [r7, #4]
}
 8008988:	bf00      	nop
 800898a:	bf00      	nop
 800898c:	e7fd      	b.n	800898a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800898e:	4b0e      	ldr	r3, [pc, #56]	@ (80089c8 <vPortValidateInterruptPriority+0x78>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008996:	4b0d      	ldr	r3, [pc, #52]	@ (80089cc <vPortValidateInterruptPriority+0x7c>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	429a      	cmp	r2, r3
 800899c:	d90b      	bls.n	80089b6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800899e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a2:	f383 8811 	msr	BASEPRI, r3
 80089a6:	f3bf 8f6f 	isb	sy
 80089aa:	f3bf 8f4f 	dsb	sy
 80089ae:	603b      	str	r3, [r7, #0]
}
 80089b0:	bf00      	nop
 80089b2:	bf00      	nop
 80089b4:	e7fd      	b.n	80089b2 <vPortValidateInterruptPriority+0x62>
	}
 80089b6:	bf00      	nop
 80089b8:	3714      	adds	r7, #20
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bc80      	pop	{r7}
 80089be:	4770      	bx	lr
 80089c0:	e000e3f0 	.word	0xe000e3f0
 80089c4:	20000790 	.word	0x20000790
 80089c8:	e000ed0c 	.word	0xe000ed0c
 80089cc:	20000794 	.word	0x20000794

080089d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b08a      	sub	sp, #40	@ 0x28
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80089d8:	2300      	movs	r3, #0
 80089da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80089dc:	f7fe fffe 	bl	80079dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80089e0:	4b5c      	ldr	r3, [pc, #368]	@ (8008b54 <pvPortMalloc+0x184>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d101      	bne.n	80089ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80089e8:	f000 f924 	bl	8008c34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80089ec:	4b5a      	ldr	r3, [pc, #360]	@ (8008b58 <pvPortMalloc+0x188>)
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	4013      	ands	r3, r2
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	f040 8095 	bne.w	8008b24 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d01e      	beq.n	8008a3e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008a00:	2208      	movs	r2, #8
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4413      	add	r3, r2
 8008a06:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f003 0307 	and.w	r3, r3, #7
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d015      	beq.n	8008a3e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f023 0307 	bic.w	r3, r3, #7
 8008a18:	3308      	adds	r3, #8
 8008a1a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f003 0307 	and.w	r3, r3, #7
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d00b      	beq.n	8008a3e <pvPortMalloc+0x6e>
	__asm volatile
 8008a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a2a:	f383 8811 	msr	BASEPRI, r3
 8008a2e:	f3bf 8f6f 	isb	sy
 8008a32:	f3bf 8f4f 	dsb	sy
 8008a36:	617b      	str	r3, [r7, #20]
}
 8008a38:	bf00      	nop
 8008a3a:	bf00      	nop
 8008a3c:	e7fd      	b.n	8008a3a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d06f      	beq.n	8008b24 <pvPortMalloc+0x154>
 8008a44:	4b45      	ldr	r3, [pc, #276]	@ (8008b5c <pvPortMalloc+0x18c>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d86a      	bhi.n	8008b24 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008a4e:	4b44      	ldr	r3, [pc, #272]	@ (8008b60 <pvPortMalloc+0x190>)
 8008a50:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008a52:	4b43      	ldr	r3, [pc, #268]	@ (8008b60 <pvPortMalloc+0x190>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a58:	e004      	b.n	8008a64 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d903      	bls.n	8008a76 <pvPortMalloc+0xa6>
 8008a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d1f1      	bne.n	8008a5a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008a76:	4b37      	ldr	r3, [pc, #220]	@ (8008b54 <pvPortMalloc+0x184>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d051      	beq.n	8008b24 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008a80:	6a3b      	ldr	r3, [r7, #32]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2208      	movs	r2, #8
 8008a86:	4413      	add	r3, r2
 8008a88:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a8c:	681a      	ldr	r2, [r3, #0]
 8008a8e:	6a3b      	ldr	r3, [r7, #32]
 8008a90:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a94:	685a      	ldr	r2, [r3, #4]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	1ad2      	subs	r2, r2, r3
 8008a9a:	2308      	movs	r3, #8
 8008a9c:	005b      	lsls	r3, r3, #1
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d920      	bls.n	8008ae4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4413      	add	r3, r2
 8008aa8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008aaa:	69bb      	ldr	r3, [r7, #24]
 8008aac:	f003 0307 	and.w	r3, r3, #7
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d00b      	beq.n	8008acc <pvPortMalloc+0xfc>
	__asm volatile
 8008ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab8:	f383 8811 	msr	BASEPRI, r3
 8008abc:	f3bf 8f6f 	isb	sy
 8008ac0:	f3bf 8f4f 	dsb	sy
 8008ac4:	613b      	str	r3, [r7, #16]
}
 8008ac6:	bf00      	nop
 8008ac8:	bf00      	nop
 8008aca:	e7fd      	b.n	8008ac8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ace:	685a      	ldr	r2, [r3, #4]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	1ad2      	subs	r2, r2, r3
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ade:	69b8      	ldr	r0, [r7, #24]
 8008ae0:	f000 f90a 	bl	8008cf8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8008b5c <pvPortMalloc+0x18c>)
 8008ae6:	681a      	ldr	r2, [r3, #0]
 8008ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	1ad3      	subs	r3, r2, r3
 8008aee:	4a1b      	ldr	r2, [pc, #108]	@ (8008b5c <pvPortMalloc+0x18c>)
 8008af0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008af2:	4b1a      	ldr	r3, [pc, #104]	@ (8008b5c <pvPortMalloc+0x18c>)
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	4b1b      	ldr	r3, [pc, #108]	@ (8008b64 <pvPortMalloc+0x194>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d203      	bcs.n	8008b06 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008afe:	4b17      	ldr	r3, [pc, #92]	@ (8008b5c <pvPortMalloc+0x18c>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a18      	ldr	r2, [pc, #96]	@ (8008b64 <pvPortMalloc+0x194>)
 8008b04:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	4b13      	ldr	r3, [pc, #76]	@ (8008b58 <pvPortMalloc+0x188>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	431a      	orrs	r2, r3
 8008b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b12:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b16:	2200      	movs	r2, #0
 8008b18:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008b1a:	4b13      	ldr	r3, [pc, #76]	@ (8008b68 <pvPortMalloc+0x198>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	3301      	adds	r3, #1
 8008b20:	4a11      	ldr	r2, [pc, #68]	@ (8008b68 <pvPortMalloc+0x198>)
 8008b22:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008b24:	f7fe ff68 	bl	80079f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	f003 0307 	and.w	r3, r3, #7
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d00b      	beq.n	8008b4a <pvPortMalloc+0x17a>
	__asm volatile
 8008b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b36:	f383 8811 	msr	BASEPRI, r3
 8008b3a:	f3bf 8f6f 	isb	sy
 8008b3e:	f3bf 8f4f 	dsb	sy
 8008b42:	60fb      	str	r3, [r7, #12]
}
 8008b44:	bf00      	nop
 8008b46:	bf00      	nop
 8008b48:	e7fd      	b.n	8008b46 <pvPortMalloc+0x176>
	return pvReturn;
 8008b4a:	69fb      	ldr	r3, [r7, #28]
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3728      	adds	r7, #40	@ 0x28
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}
 8008b54:	200047a0 	.word	0x200047a0
 8008b58:	200047b4 	.word	0x200047b4
 8008b5c:	200047a4 	.word	0x200047a4
 8008b60:	20004798 	.word	0x20004798
 8008b64:	200047a8 	.word	0x200047a8
 8008b68:	200047ac 	.word	0x200047ac

08008b6c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b086      	sub	sp, #24
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d04f      	beq.n	8008c1e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008b7e:	2308      	movs	r3, #8
 8008b80:	425b      	negs	r3, r3
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	4413      	add	r3, r2
 8008b86:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	685a      	ldr	r2, [r3, #4]
 8008b90:	4b25      	ldr	r3, [pc, #148]	@ (8008c28 <vPortFree+0xbc>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4013      	ands	r3, r2
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d10b      	bne.n	8008bb2 <vPortFree+0x46>
	__asm volatile
 8008b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b9e:	f383 8811 	msr	BASEPRI, r3
 8008ba2:	f3bf 8f6f 	isb	sy
 8008ba6:	f3bf 8f4f 	dsb	sy
 8008baa:	60fb      	str	r3, [r7, #12]
}
 8008bac:	bf00      	nop
 8008bae:	bf00      	nop
 8008bb0:	e7fd      	b.n	8008bae <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00b      	beq.n	8008bd2 <vPortFree+0x66>
	__asm volatile
 8008bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bbe:	f383 8811 	msr	BASEPRI, r3
 8008bc2:	f3bf 8f6f 	isb	sy
 8008bc6:	f3bf 8f4f 	dsb	sy
 8008bca:	60bb      	str	r3, [r7, #8]
}
 8008bcc:	bf00      	nop
 8008bce:	bf00      	nop
 8008bd0:	e7fd      	b.n	8008bce <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	685a      	ldr	r2, [r3, #4]
 8008bd6:	4b14      	ldr	r3, [pc, #80]	@ (8008c28 <vPortFree+0xbc>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4013      	ands	r3, r2
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d01e      	beq.n	8008c1e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d11a      	bne.n	8008c1e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	685a      	ldr	r2, [r3, #4]
 8008bec:	4b0e      	ldr	r3, [pc, #56]	@ (8008c28 <vPortFree+0xbc>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	43db      	mvns	r3, r3
 8008bf2:	401a      	ands	r2, r3
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008bf8:	f7fe fef0 	bl	80079dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	685a      	ldr	r2, [r3, #4]
 8008c00:	4b0a      	ldr	r3, [pc, #40]	@ (8008c2c <vPortFree+0xc0>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4413      	add	r3, r2
 8008c06:	4a09      	ldr	r2, [pc, #36]	@ (8008c2c <vPortFree+0xc0>)
 8008c08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008c0a:	6938      	ldr	r0, [r7, #16]
 8008c0c:	f000 f874 	bl	8008cf8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008c10:	4b07      	ldr	r3, [pc, #28]	@ (8008c30 <vPortFree+0xc4>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	3301      	adds	r3, #1
 8008c16:	4a06      	ldr	r2, [pc, #24]	@ (8008c30 <vPortFree+0xc4>)
 8008c18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008c1a:	f7fe feed 	bl	80079f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008c1e:	bf00      	nop
 8008c20:	3718      	adds	r7, #24
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}
 8008c26:	bf00      	nop
 8008c28:	200047b4 	.word	0x200047b4
 8008c2c:	200047a4 	.word	0x200047a4
 8008c30:	200047b0 	.word	0x200047b0

08008c34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008c34:	b480      	push	{r7}
 8008c36:	b085      	sub	sp, #20
 8008c38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008c3a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008c3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008c40:	4b27      	ldr	r3, [pc, #156]	@ (8008ce0 <prvHeapInit+0xac>)
 8008c42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f003 0307 	and.w	r3, r3, #7
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00c      	beq.n	8008c68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	3307      	adds	r3, #7
 8008c52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f023 0307 	bic.w	r3, r3, #7
 8008c5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008c5c:	68ba      	ldr	r2, [r7, #8]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	1ad3      	subs	r3, r2, r3
 8008c62:	4a1f      	ldr	r2, [pc, #124]	@ (8008ce0 <prvHeapInit+0xac>)
 8008c64:	4413      	add	r3, r2
 8008c66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8008ce4 <prvHeapInit+0xb0>)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008c72:	4b1c      	ldr	r3, [pc, #112]	@ (8008ce4 <prvHeapInit+0xb0>)
 8008c74:	2200      	movs	r2, #0
 8008c76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	68ba      	ldr	r2, [r7, #8]
 8008c7c:	4413      	add	r3, r2
 8008c7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008c80:	2208      	movs	r2, #8
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	1a9b      	subs	r3, r3, r2
 8008c86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f023 0307 	bic.w	r3, r3, #7
 8008c8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	4a15      	ldr	r2, [pc, #84]	@ (8008ce8 <prvHeapInit+0xb4>)
 8008c94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008c96:	4b14      	ldr	r3, [pc, #80]	@ (8008ce8 <prvHeapInit+0xb4>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008c9e:	4b12      	ldr	r3, [pc, #72]	@ (8008ce8 <prvHeapInit+0xb4>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	68fa      	ldr	r2, [r7, #12]
 8008cae:	1ad2      	subs	r2, r2, r3
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8008ce8 <prvHeapInit+0xb4>)
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8008cec <prvHeapInit+0xb8>)
 8008cc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	4a09      	ldr	r2, [pc, #36]	@ (8008cf0 <prvHeapInit+0xbc>)
 8008cca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008ccc:	4b09      	ldr	r3, [pc, #36]	@ (8008cf4 <prvHeapInit+0xc0>)
 8008cce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008cd2:	601a      	str	r2, [r3, #0]
}
 8008cd4:	bf00      	nop
 8008cd6:	3714      	adds	r7, #20
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bc80      	pop	{r7}
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	20000798 	.word	0x20000798
 8008ce4:	20004798 	.word	0x20004798
 8008ce8:	200047a0 	.word	0x200047a0
 8008cec:	200047a8 	.word	0x200047a8
 8008cf0:	200047a4 	.word	0x200047a4
 8008cf4:	200047b4 	.word	0x200047b4

08008cf8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b085      	sub	sp, #20
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008d00:	4b27      	ldr	r3, [pc, #156]	@ (8008da0 <prvInsertBlockIntoFreeList+0xa8>)
 8008d02:	60fb      	str	r3, [r7, #12]
 8008d04:	e002      	b.n	8008d0c <prvInsertBlockIntoFreeList+0x14>
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	60fb      	str	r3, [r7, #12]
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	687a      	ldr	r2, [r7, #4]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d8f7      	bhi.n	8008d06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	68ba      	ldr	r2, [r7, #8]
 8008d20:	4413      	add	r3, r2
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d108      	bne.n	8008d3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	441a      	add	r2, r3
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	68ba      	ldr	r2, [r7, #8]
 8008d44:	441a      	add	r2, r3
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d118      	bne.n	8008d80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	4b14      	ldr	r3, [pc, #80]	@ (8008da4 <prvInsertBlockIntoFreeList+0xac>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d00d      	beq.n	8008d76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	685a      	ldr	r2, [r3, #4]
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	441a      	add	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	601a      	str	r2, [r3, #0]
 8008d74:	e008      	b.n	8008d88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008d76:	4b0b      	ldr	r3, [pc, #44]	@ (8008da4 <prvInsertBlockIntoFreeList+0xac>)
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	601a      	str	r2, [r3, #0]
 8008d7e:	e003      	b.n	8008d88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681a      	ldr	r2, [r3, #0]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008d88:	68fa      	ldr	r2, [r7, #12]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d002      	beq.n	8008d96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	687a      	ldr	r2, [r7, #4]
 8008d94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d96:	bf00      	nop
 8008d98:	3714      	adds	r7, #20
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bc80      	pop	{r7}
 8008d9e:	4770      	bx	lr
 8008da0:	20004798 	.word	0x20004798
 8008da4:	200047a0 	.word	0x200047a0

08008da8 <_strtol_l.constprop.0>:
 8008da8:	2b24      	cmp	r3, #36	@ 0x24
 8008daa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dae:	4686      	mov	lr, r0
 8008db0:	4690      	mov	r8, r2
 8008db2:	d801      	bhi.n	8008db8 <_strtol_l.constprop.0+0x10>
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d106      	bne.n	8008dc6 <_strtol_l.constprop.0+0x1e>
 8008db8:	f000 fed0 	bl	8009b5c <__errno>
 8008dbc:	2316      	movs	r3, #22
 8008dbe:	6003      	str	r3, [r0, #0]
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dc6:	460d      	mov	r5, r1
 8008dc8:	4833      	ldr	r0, [pc, #204]	@ (8008e98 <_strtol_l.constprop.0+0xf0>)
 8008dca:	462a      	mov	r2, r5
 8008dcc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dd0:	5d06      	ldrb	r6, [r0, r4]
 8008dd2:	f016 0608 	ands.w	r6, r6, #8
 8008dd6:	d1f8      	bne.n	8008dca <_strtol_l.constprop.0+0x22>
 8008dd8:	2c2d      	cmp	r4, #45	@ 0x2d
 8008dda:	d12d      	bne.n	8008e38 <_strtol_l.constprop.0+0x90>
 8008ddc:	2601      	movs	r6, #1
 8008dde:	782c      	ldrb	r4, [r5, #0]
 8008de0:	1c95      	adds	r5, r2, #2
 8008de2:	f033 0210 	bics.w	r2, r3, #16
 8008de6:	d109      	bne.n	8008dfc <_strtol_l.constprop.0+0x54>
 8008de8:	2c30      	cmp	r4, #48	@ 0x30
 8008dea:	d12a      	bne.n	8008e42 <_strtol_l.constprop.0+0x9a>
 8008dec:	782a      	ldrb	r2, [r5, #0]
 8008dee:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008df2:	2a58      	cmp	r2, #88	@ 0x58
 8008df4:	d125      	bne.n	8008e42 <_strtol_l.constprop.0+0x9a>
 8008df6:	2310      	movs	r3, #16
 8008df8:	786c      	ldrb	r4, [r5, #1]
 8008dfa:	3502      	adds	r5, #2
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008e02:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008e06:	fbbc f9f3 	udiv	r9, ip, r3
 8008e0a:	4610      	mov	r0, r2
 8008e0c:	fb03 ca19 	mls	sl, r3, r9, ip
 8008e10:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008e14:	2f09      	cmp	r7, #9
 8008e16:	d81b      	bhi.n	8008e50 <_strtol_l.constprop.0+0xa8>
 8008e18:	463c      	mov	r4, r7
 8008e1a:	42a3      	cmp	r3, r4
 8008e1c:	dd27      	ble.n	8008e6e <_strtol_l.constprop.0+0xc6>
 8008e1e:	1c57      	adds	r7, r2, #1
 8008e20:	d007      	beq.n	8008e32 <_strtol_l.constprop.0+0x8a>
 8008e22:	4581      	cmp	r9, r0
 8008e24:	d320      	bcc.n	8008e68 <_strtol_l.constprop.0+0xc0>
 8008e26:	d101      	bne.n	8008e2c <_strtol_l.constprop.0+0x84>
 8008e28:	45a2      	cmp	sl, r4
 8008e2a:	db1d      	blt.n	8008e68 <_strtol_l.constprop.0+0xc0>
 8008e2c:	2201      	movs	r2, #1
 8008e2e:	fb00 4003 	mla	r0, r0, r3, r4
 8008e32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e36:	e7eb      	b.n	8008e10 <_strtol_l.constprop.0+0x68>
 8008e38:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e3a:	bf04      	itt	eq
 8008e3c:	782c      	ldrbeq	r4, [r5, #0]
 8008e3e:	1c95      	addeq	r5, r2, #2
 8008e40:	e7cf      	b.n	8008de2 <_strtol_l.constprop.0+0x3a>
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d1da      	bne.n	8008dfc <_strtol_l.constprop.0+0x54>
 8008e46:	2c30      	cmp	r4, #48	@ 0x30
 8008e48:	bf0c      	ite	eq
 8008e4a:	2308      	moveq	r3, #8
 8008e4c:	230a      	movne	r3, #10
 8008e4e:	e7d5      	b.n	8008dfc <_strtol_l.constprop.0+0x54>
 8008e50:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008e54:	2f19      	cmp	r7, #25
 8008e56:	d801      	bhi.n	8008e5c <_strtol_l.constprop.0+0xb4>
 8008e58:	3c37      	subs	r4, #55	@ 0x37
 8008e5a:	e7de      	b.n	8008e1a <_strtol_l.constprop.0+0x72>
 8008e5c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008e60:	2f19      	cmp	r7, #25
 8008e62:	d804      	bhi.n	8008e6e <_strtol_l.constprop.0+0xc6>
 8008e64:	3c57      	subs	r4, #87	@ 0x57
 8008e66:	e7d8      	b.n	8008e1a <_strtol_l.constprop.0+0x72>
 8008e68:	f04f 32ff 	mov.w	r2, #4294967295
 8008e6c:	e7e1      	b.n	8008e32 <_strtol_l.constprop.0+0x8a>
 8008e6e:	1c53      	adds	r3, r2, #1
 8008e70:	d108      	bne.n	8008e84 <_strtol_l.constprop.0+0xdc>
 8008e72:	2322      	movs	r3, #34	@ 0x22
 8008e74:	4660      	mov	r0, ip
 8008e76:	f8ce 3000 	str.w	r3, [lr]
 8008e7a:	f1b8 0f00 	cmp.w	r8, #0
 8008e7e:	d0a0      	beq.n	8008dc2 <_strtol_l.constprop.0+0x1a>
 8008e80:	1e69      	subs	r1, r5, #1
 8008e82:	e006      	b.n	8008e92 <_strtol_l.constprop.0+0xea>
 8008e84:	b106      	cbz	r6, 8008e88 <_strtol_l.constprop.0+0xe0>
 8008e86:	4240      	negs	r0, r0
 8008e88:	f1b8 0f00 	cmp.w	r8, #0
 8008e8c:	d099      	beq.n	8008dc2 <_strtol_l.constprop.0+0x1a>
 8008e8e:	2a00      	cmp	r2, #0
 8008e90:	d1f6      	bne.n	8008e80 <_strtol_l.constprop.0+0xd8>
 8008e92:	f8c8 1000 	str.w	r1, [r8]
 8008e96:	e794      	b.n	8008dc2 <_strtol_l.constprop.0+0x1a>
 8008e98:	0800be63 	.word	0x0800be63

08008e9c <strtol>:
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	460a      	mov	r2, r1
 8008ea0:	4601      	mov	r1, r0
 8008ea2:	4802      	ldr	r0, [pc, #8]	@ (8008eac <strtol+0x10>)
 8008ea4:	6800      	ldr	r0, [r0, #0]
 8008ea6:	f7ff bf7f 	b.w	8008da8 <_strtol_l.constprop.0>
 8008eaa:	bf00      	nop
 8008eac:	20000098 	.word	0x20000098

08008eb0 <__cvt>:
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eb6:	461d      	mov	r5, r3
 8008eb8:	bfbb      	ittet	lt
 8008eba:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8008ebe:	461d      	movlt	r5, r3
 8008ec0:	2300      	movge	r3, #0
 8008ec2:	232d      	movlt	r3, #45	@ 0x2d
 8008ec4:	b088      	sub	sp, #32
 8008ec6:	4614      	mov	r4, r2
 8008ec8:	bfb8      	it	lt
 8008eca:	4614      	movlt	r4, r2
 8008ecc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008ece:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8008ed0:	7013      	strb	r3, [r2, #0]
 8008ed2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ed4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8008ed8:	f023 0820 	bic.w	r8, r3, #32
 8008edc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008ee0:	d005      	beq.n	8008eee <__cvt+0x3e>
 8008ee2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008ee6:	d100      	bne.n	8008eea <__cvt+0x3a>
 8008ee8:	3601      	adds	r6, #1
 8008eea:	2302      	movs	r3, #2
 8008eec:	e000      	b.n	8008ef0 <__cvt+0x40>
 8008eee:	2303      	movs	r3, #3
 8008ef0:	aa07      	add	r2, sp, #28
 8008ef2:	9204      	str	r2, [sp, #16]
 8008ef4:	aa06      	add	r2, sp, #24
 8008ef6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008efa:	e9cd 3600 	strd	r3, r6, [sp]
 8008efe:	4622      	mov	r2, r4
 8008f00:	462b      	mov	r3, r5
 8008f02:	f000 fefd 	bl	8009d00 <_dtoa_r>
 8008f06:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008f0a:	4607      	mov	r7, r0
 8008f0c:	d119      	bne.n	8008f42 <__cvt+0x92>
 8008f0e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008f10:	07db      	lsls	r3, r3, #31
 8008f12:	d50e      	bpl.n	8008f32 <__cvt+0x82>
 8008f14:	eb00 0906 	add.w	r9, r0, r6
 8008f18:	2200      	movs	r2, #0
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	4629      	mov	r1, r5
 8008f20:	f7f7 fd42 	bl	80009a8 <__aeabi_dcmpeq>
 8008f24:	b108      	cbz	r0, 8008f2a <__cvt+0x7a>
 8008f26:	f8cd 901c 	str.w	r9, [sp, #28]
 8008f2a:	2230      	movs	r2, #48	@ 0x30
 8008f2c:	9b07      	ldr	r3, [sp, #28]
 8008f2e:	454b      	cmp	r3, r9
 8008f30:	d31e      	bcc.n	8008f70 <__cvt+0xc0>
 8008f32:	4638      	mov	r0, r7
 8008f34:	9b07      	ldr	r3, [sp, #28]
 8008f36:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008f38:	1bdb      	subs	r3, r3, r7
 8008f3a:	6013      	str	r3, [r2, #0]
 8008f3c:	b008      	add	sp, #32
 8008f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f42:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008f46:	eb00 0906 	add.w	r9, r0, r6
 8008f4a:	d1e5      	bne.n	8008f18 <__cvt+0x68>
 8008f4c:	7803      	ldrb	r3, [r0, #0]
 8008f4e:	2b30      	cmp	r3, #48	@ 0x30
 8008f50:	d10a      	bne.n	8008f68 <__cvt+0xb8>
 8008f52:	2200      	movs	r2, #0
 8008f54:	2300      	movs	r3, #0
 8008f56:	4620      	mov	r0, r4
 8008f58:	4629      	mov	r1, r5
 8008f5a:	f7f7 fd25 	bl	80009a8 <__aeabi_dcmpeq>
 8008f5e:	b918      	cbnz	r0, 8008f68 <__cvt+0xb8>
 8008f60:	f1c6 0601 	rsb	r6, r6, #1
 8008f64:	f8ca 6000 	str.w	r6, [sl]
 8008f68:	f8da 3000 	ldr.w	r3, [sl]
 8008f6c:	4499      	add	r9, r3
 8008f6e:	e7d3      	b.n	8008f18 <__cvt+0x68>
 8008f70:	1c59      	adds	r1, r3, #1
 8008f72:	9107      	str	r1, [sp, #28]
 8008f74:	701a      	strb	r2, [r3, #0]
 8008f76:	e7d9      	b.n	8008f2c <__cvt+0x7c>

08008f78 <__exponent>:
 8008f78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f7a:	2900      	cmp	r1, #0
 8008f7c:	bfb6      	itet	lt
 8008f7e:	232d      	movlt	r3, #45	@ 0x2d
 8008f80:	232b      	movge	r3, #43	@ 0x2b
 8008f82:	4249      	neglt	r1, r1
 8008f84:	2909      	cmp	r1, #9
 8008f86:	7002      	strb	r2, [r0, #0]
 8008f88:	7043      	strb	r3, [r0, #1]
 8008f8a:	dd29      	ble.n	8008fe0 <__exponent+0x68>
 8008f8c:	f10d 0307 	add.w	r3, sp, #7
 8008f90:	461d      	mov	r5, r3
 8008f92:	270a      	movs	r7, #10
 8008f94:	fbb1 f6f7 	udiv	r6, r1, r7
 8008f98:	461a      	mov	r2, r3
 8008f9a:	fb07 1416 	mls	r4, r7, r6, r1
 8008f9e:	3430      	adds	r4, #48	@ 0x30
 8008fa0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008fa4:	460c      	mov	r4, r1
 8008fa6:	2c63      	cmp	r4, #99	@ 0x63
 8008fa8:	4631      	mov	r1, r6
 8008faa:	f103 33ff 	add.w	r3, r3, #4294967295
 8008fae:	dcf1      	bgt.n	8008f94 <__exponent+0x1c>
 8008fb0:	3130      	adds	r1, #48	@ 0x30
 8008fb2:	1e94      	subs	r4, r2, #2
 8008fb4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008fb8:	4623      	mov	r3, r4
 8008fba:	1c41      	adds	r1, r0, #1
 8008fbc:	42ab      	cmp	r3, r5
 8008fbe:	d30a      	bcc.n	8008fd6 <__exponent+0x5e>
 8008fc0:	f10d 0309 	add.w	r3, sp, #9
 8008fc4:	1a9b      	subs	r3, r3, r2
 8008fc6:	42ac      	cmp	r4, r5
 8008fc8:	bf88      	it	hi
 8008fca:	2300      	movhi	r3, #0
 8008fcc:	3302      	adds	r3, #2
 8008fce:	4403      	add	r3, r0
 8008fd0:	1a18      	subs	r0, r3, r0
 8008fd2:	b003      	add	sp, #12
 8008fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fd6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008fda:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008fde:	e7ed      	b.n	8008fbc <__exponent+0x44>
 8008fe0:	2330      	movs	r3, #48	@ 0x30
 8008fe2:	3130      	adds	r1, #48	@ 0x30
 8008fe4:	7083      	strb	r3, [r0, #2]
 8008fe6:	70c1      	strb	r1, [r0, #3]
 8008fe8:	1d03      	adds	r3, r0, #4
 8008fea:	e7f1      	b.n	8008fd0 <__exponent+0x58>

08008fec <_printf_float>:
 8008fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ff0:	b091      	sub	sp, #68	@ 0x44
 8008ff2:	460c      	mov	r4, r1
 8008ff4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8008ff8:	4616      	mov	r6, r2
 8008ffa:	461f      	mov	r7, r3
 8008ffc:	4605      	mov	r5, r0
 8008ffe:	f000 fd0d 	bl	8009a1c <_localeconv_r>
 8009002:	6803      	ldr	r3, [r0, #0]
 8009004:	4618      	mov	r0, r3
 8009006:	9308      	str	r3, [sp, #32]
 8009008:	f7f7 f8a2 	bl	8000150 <strlen>
 800900c:	2300      	movs	r3, #0
 800900e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009010:	f8d8 3000 	ldr.w	r3, [r8]
 8009014:	9009      	str	r0, [sp, #36]	@ 0x24
 8009016:	3307      	adds	r3, #7
 8009018:	f023 0307 	bic.w	r3, r3, #7
 800901c:	f103 0208 	add.w	r2, r3, #8
 8009020:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009024:	f8d4 b000 	ldr.w	fp, [r4]
 8009028:	f8c8 2000 	str.w	r2, [r8]
 800902c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009030:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009034:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009036:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800903a:	f04f 32ff 	mov.w	r2, #4294967295
 800903e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009042:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009046:	4b9c      	ldr	r3, [pc, #624]	@ (80092b8 <_printf_float+0x2cc>)
 8009048:	f7f7 fce0 	bl	8000a0c <__aeabi_dcmpun>
 800904c:	bb70      	cbnz	r0, 80090ac <_printf_float+0xc0>
 800904e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009052:	f04f 32ff 	mov.w	r2, #4294967295
 8009056:	4b98      	ldr	r3, [pc, #608]	@ (80092b8 <_printf_float+0x2cc>)
 8009058:	f7f7 fcba 	bl	80009d0 <__aeabi_dcmple>
 800905c:	bb30      	cbnz	r0, 80090ac <_printf_float+0xc0>
 800905e:	2200      	movs	r2, #0
 8009060:	2300      	movs	r3, #0
 8009062:	4640      	mov	r0, r8
 8009064:	4649      	mov	r1, r9
 8009066:	f7f7 fca9 	bl	80009bc <__aeabi_dcmplt>
 800906a:	b110      	cbz	r0, 8009072 <_printf_float+0x86>
 800906c:	232d      	movs	r3, #45	@ 0x2d
 800906e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009072:	4a92      	ldr	r2, [pc, #584]	@ (80092bc <_printf_float+0x2d0>)
 8009074:	4b92      	ldr	r3, [pc, #584]	@ (80092c0 <_printf_float+0x2d4>)
 8009076:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800907a:	bf94      	ite	ls
 800907c:	4690      	movls	r8, r2
 800907e:	4698      	movhi	r8, r3
 8009080:	2303      	movs	r3, #3
 8009082:	f04f 0900 	mov.w	r9, #0
 8009086:	6123      	str	r3, [r4, #16]
 8009088:	f02b 0304 	bic.w	r3, fp, #4
 800908c:	6023      	str	r3, [r4, #0]
 800908e:	4633      	mov	r3, r6
 8009090:	4621      	mov	r1, r4
 8009092:	4628      	mov	r0, r5
 8009094:	9700      	str	r7, [sp, #0]
 8009096:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009098:	f000 f9d4 	bl	8009444 <_printf_common>
 800909c:	3001      	adds	r0, #1
 800909e:	f040 8090 	bne.w	80091c2 <_printf_float+0x1d6>
 80090a2:	f04f 30ff 	mov.w	r0, #4294967295
 80090a6:	b011      	add	sp, #68	@ 0x44
 80090a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ac:	4642      	mov	r2, r8
 80090ae:	464b      	mov	r3, r9
 80090b0:	4640      	mov	r0, r8
 80090b2:	4649      	mov	r1, r9
 80090b4:	f7f7 fcaa 	bl	8000a0c <__aeabi_dcmpun>
 80090b8:	b148      	cbz	r0, 80090ce <_printf_float+0xe2>
 80090ba:	464b      	mov	r3, r9
 80090bc:	2b00      	cmp	r3, #0
 80090be:	bfb8      	it	lt
 80090c0:	232d      	movlt	r3, #45	@ 0x2d
 80090c2:	4a80      	ldr	r2, [pc, #512]	@ (80092c4 <_printf_float+0x2d8>)
 80090c4:	bfb8      	it	lt
 80090c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80090ca:	4b7f      	ldr	r3, [pc, #508]	@ (80092c8 <_printf_float+0x2dc>)
 80090cc:	e7d3      	b.n	8009076 <_printf_float+0x8a>
 80090ce:	6863      	ldr	r3, [r4, #4]
 80090d0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80090d4:	1c5a      	adds	r2, r3, #1
 80090d6:	d13f      	bne.n	8009158 <_printf_float+0x16c>
 80090d8:	2306      	movs	r3, #6
 80090da:	6063      	str	r3, [r4, #4]
 80090dc:	2200      	movs	r2, #0
 80090de:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80090e2:	6023      	str	r3, [r4, #0]
 80090e4:	9206      	str	r2, [sp, #24]
 80090e6:	aa0e      	add	r2, sp, #56	@ 0x38
 80090e8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80090ec:	aa0d      	add	r2, sp, #52	@ 0x34
 80090ee:	9203      	str	r2, [sp, #12]
 80090f0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80090f4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80090f8:	6863      	ldr	r3, [r4, #4]
 80090fa:	4642      	mov	r2, r8
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	4628      	mov	r0, r5
 8009100:	464b      	mov	r3, r9
 8009102:	910a      	str	r1, [sp, #40]	@ 0x28
 8009104:	f7ff fed4 	bl	8008eb0 <__cvt>
 8009108:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800910a:	4680      	mov	r8, r0
 800910c:	2947      	cmp	r1, #71	@ 0x47
 800910e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009110:	d128      	bne.n	8009164 <_printf_float+0x178>
 8009112:	1cc8      	adds	r0, r1, #3
 8009114:	db02      	blt.n	800911c <_printf_float+0x130>
 8009116:	6863      	ldr	r3, [r4, #4]
 8009118:	4299      	cmp	r1, r3
 800911a:	dd40      	ble.n	800919e <_printf_float+0x1b2>
 800911c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009120:	fa5f fa8a 	uxtb.w	sl, sl
 8009124:	4652      	mov	r2, sl
 8009126:	3901      	subs	r1, #1
 8009128:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800912c:	910d      	str	r1, [sp, #52]	@ 0x34
 800912e:	f7ff ff23 	bl	8008f78 <__exponent>
 8009132:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009134:	4681      	mov	r9, r0
 8009136:	1813      	adds	r3, r2, r0
 8009138:	2a01      	cmp	r2, #1
 800913a:	6123      	str	r3, [r4, #16]
 800913c:	dc02      	bgt.n	8009144 <_printf_float+0x158>
 800913e:	6822      	ldr	r2, [r4, #0]
 8009140:	07d2      	lsls	r2, r2, #31
 8009142:	d501      	bpl.n	8009148 <_printf_float+0x15c>
 8009144:	3301      	adds	r3, #1
 8009146:	6123      	str	r3, [r4, #16]
 8009148:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800914c:	2b00      	cmp	r3, #0
 800914e:	d09e      	beq.n	800908e <_printf_float+0xa2>
 8009150:	232d      	movs	r3, #45	@ 0x2d
 8009152:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009156:	e79a      	b.n	800908e <_printf_float+0xa2>
 8009158:	2947      	cmp	r1, #71	@ 0x47
 800915a:	d1bf      	bne.n	80090dc <_printf_float+0xf0>
 800915c:	2b00      	cmp	r3, #0
 800915e:	d1bd      	bne.n	80090dc <_printf_float+0xf0>
 8009160:	2301      	movs	r3, #1
 8009162:	e7ba      	b.n	80090da <_printf_float+0xee>
 8009164:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009168:	d9dc      	bls.n	8009124 <_printf_float+0x138>
 800916a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800916e:	d118      	bne.n	80091a2 <_printf_float+0x1b6>
 8009170:	2900      	cmp	r1, #0
 8009172:	6863      	ldr	r3, [r4, #4]
 8009174:	dd0b      	ble.n	800918e <_printf_float+0x1a2>
 8009176:	6121      	str	r1, [r4, #16]
 8009178:	b913      	cbnz	r3, 8009180 <_printf_float+0x194>
 800917a:	6822      	ldr	r2, [r4, #0]
 800917c:	07d0      	lsls	r0, r2, #31
 800917e:	d502      	bpl.n	8009186 <_printf_float+0x19a>
 8009180:	3301      	adds	r3, #1
 8009182:	440b      	add	r3, r1
 8009184:	6123      	str	r3, [r4, #16]
 8009186:	f04f 0900 	mov.w	r9, #0
 800918a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800918c:	e7dc      	b.n	8009148 <_printf_float+0x15c>
 800918e:	b913      	cbnz	r3, 8009196 <_printf_float+0x1aa>
 8009190:	6822      	ldr	r2, [r4, #0]
 8009192:	07d2      	lsls	r2, r2, #31
 8009194:	d501      	bpl.n	800919a <_printf_float+0x1ae>
 8009196:	3302      	adds	r3, #2
 8009198:	e7f4      	b.n	8009184 <_printf_float+0x198>
 800919a:	2301      	movs	r3, #1
 800919c:	e7f2      	b.n	8009184 <_printf_float+0x198>
 800919e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80091a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091a4:	4299      	cmp	r1, r3
 80091a6:	db05      	blt.n	80091b4 <_printf_float+0x1c8>
 80091a8:	6823      	ldr	r3, [r4, #0]
 80091aa:	6121      	str	r1, [r4, #16]
 80091ac:	07d8      	lsls	r0, r3, #31
 80091ae:	d5ea      	bpl.n	8009186 <_printf_float+0x19a>
 80091b0:	1c4b      	adds	r3, r1, #1
 80091b2:	e7e7      	b.n	8009184 <_printf_float+0x198>
 80091b4:	2900      	cmp	r1, #0
 80091b6:	bfcc      	ite	gt
 80091b8:	2201      	movgt	r2, #1
 80091ba:	f1c1 0202 	rsble	r2, r1, #2
 80091be:	4413      	add	r3, r2
 80091c0:	e7e0      	b.n	8009184 <_printf_float+0x198>
 80091c2:	6823      	ldr	r3, [r4, #0]
 80091c4:	055a      	lsls	r2, r3, #21
 80091c6:	d407      	bmi.n	80091d8 <_printf_float+0x1ec>
 80091c8:	6923      	ldr	r3, [r4, #16]
 80091ca:	4642      	mov	r2, r8
 80091cc:	4631      	mov	r1, r6
 80091ce:	4628      	mov	r0, r5
 80091d0:	47b8      	blx	r7
 80091d2:	3001      	adds	r0, #1
 80091d4:	d12b      	bne.n	800922e <_printf_float+0x242>
 80091d6:	e764      	b.n	80090a2 <_printf_float+0xb6>
 80091d8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80091dc:	f240 80dc 	bls.w	8009398 <_printf_float+0x3ac>
 80091e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80091e4:	2200      	movs	r2, #0
 80091e6:	2300      	movs	r3, #0
 80091e8:	f7f7 fbde 	bl	80009a8 <__aeabi_dcmpeq>
 80091ec:	2800      	cmp	r0, #0
 80091ee:	d033      	beq.n	8009258 <_printf_float+0x26c>
 80091f0:	2301      	movs	r3, #1
 80091f2:	4631      	mov	r1, r6
 80091f4:	4628      	mov	r0, r5
 80091f6:	4a35      	ldr	r2, [pc, #212]	@ (80092cc <_printf_float+0x2e0>)
 80091f8:	47b8      	blx	r7
 80091fa:	3001      	adds	r0, #1
 80091fc:	f43f af51 	beq.w	80090a2 <_printf_float+0xb6>
 8009200:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009204:	4543      	cmp	r3, r8
 8009206:	db02      	blt.n	800920e <_printf_float+0x222>
 8009208:	6823      	ldr	r3, [r4, #0]
 800920a:	07d8      	lsls	r0, r3, #31
 800920c:	d50f      	bpl.n	800922e <_printf_float+0x242>
 800920e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009212:	4631      	mov	r1, r6
 8009214:	4628      	mov	r0, r5
 8009216:	47b8      	blx	r7
 8009218:	3001      	adds	r0, #1
 800921a:	f43f af42 	beq.w	80090a2 <_printf_float+0xb6>
 800921e:	f04f 0900 	mov.w	r9, #0
 8009222:	f108 38ff 	add.w	r8, r8, #4294967295
 8009226:	f104 0a1a 	add.w	sl, r4, #26
 800922a:	45c8      	cmp	r8, r9
 800922c:	dc09      	bgt.n	8009242 <_printf_float+0x256>
 800922e:	6823      	ldr	r3, [r4, #0]
 8009230:	079b      	lsls	r3, r3, #30
 8009232:	f100 8102 	bmi.w	800943a <_printf_float+0x44e>
 8009236:	68e0      	ldr	r0, [r4, #12]
 8009238:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800923a:	4298      	cmp	r0, r3
 800923c:	bfb8      	it	lt
 800923e:	4618      	movlt	r0, r3
 8009240:	e731      	b.n	80090a6 <_printf_float+0xba>
 8009242:	2301      	movs	r3, #1
 8009244:	4652      	mov	r2, sl
 8009246:	4631      	mov	r1, r6
 8009248:	4628      	mov	r0, r5
 800924a:	47b8      	blx	r7
 800924c:	3001      	adds	r0, #1
 800924e:	f43f af28 	beq.w	80090a2 <_printf_float+0xb6>
 8009252:	f109 0901 	add.w	r9, r9, #1
 8009256:	e7e8      	b.n	800922a <_printf_float+0x23e>
 8009258:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800925a:	2b00      	cmp	r3, #0
 800925c:	dc38      	bgt.n	80092d0 <_printf_float+0x2e4>
 800925e:	2301      	movs	r3, #1
 8009260:	4631      	mov	r1, r6
 8009262:	4628      	mov	r0, r5
 8009264:	4a19      	ldr	r2, [pc, #100]	@ (80092cc <_printf_float+0x2e0>)
 8009266:	47b8      	blx	r7
 8009268:	3001      	adds	r0, #1
 800926a:	f43f af1a 	beq.w	80090a2 <_printf_float+0xb6>
 800926e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009272:	ea59 0303 	orrs.w	r3, r9, r3
 8009276:	d102      	bne.n	800927e <_printf_float+0x292>
 8009278:	6823      	ldr	r3, [r4, #0]
 800927a:	07d9      	lsls	r1, r3, #31
 800927c:	d5d7      	bpl.n	800922e <_printf_float+0x242>
 800927e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009282:	4631      	mov	r1, r6
 8009284:	4628      	mov	r0, r5
 8009286:	47b8      	blx	r7
 8009288:	3001      	adds	r0, #1
 800928a:	f43f af0a 	beq.w	80090a2 <_printf_float+0xb6>
 800928e:	f04f 0a00 	mov.w	sl, #0
 8009292:	f104 0b1a 	add.w	fp, r4, #26
 8009296:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009298:	425b      	negs	r3, r3
 800929a:	4553      	cmp	r3, sl
 800929c:	dc01      	bgt.n	80092a2 <_printf_float+0x2b6>
 800929e:	464b      	mov	r3, r9
 80092a0:	e793      	b.n	80091ca <_printf_float+0x1de>
 80092a2:	2301      	movs	r3, #1
 80092a4:	465a      	mov	r2, fp
 80092a6:	4631      	mov	r1, r6
 80092a8:	4628      	mov	r0, r5
 80092aa:	47b8      	blx	r7
 80092ac:	3001      	adds	r0, #1
 80092ae:	f43f aef8 	beq.w	80090a2 <_printf_float+0xb6>
 80092b2:	f10a 0a01 	add.w	sl, sl, #1
 80092b6:	e7ee      	b.n	8009296 <_printf_float+0x2aa>
 80092b8:	7fefffff 	.word	0x7fefffff
 80092bc:	0800bf63 	.word	0x0800bf63
 80092c0:	0800bf67 	.word	0x0800bf67
 80092c4:	0800bf6b 	.word	0x0800bf6b
 80092c8:	0800bf6f 	.word	0x0800bf6f
 80092cc:	0800bf73 	.word	0x0800bf73
 80092d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80092d2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80092d6:	4553      	cmp	r3, sl
 80092d8:	bfa8      	it	ge
 80092da:	4653      	movge	r3, sl
 80092dc:	2b00      	cmp	r3, #0
 80092de:	4699      	mov	r9, r3
 80092e0:	dc36      	bgt.n	8009350 <_printf_float+0x364>
 80092e2:	f04f 0b00 	mov.w	fp, #0
 80092e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092ea:	f104 021a 	add.w	r2, r4, #26
 80092ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80092f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80092f2:	eba3 0309 	sub.w	r3, r3, r9
 80092f6:	455b      	cmp	r3, fp
 80092f8:	dc31      	bgt.n	800935e <_printf_float+0x372>
 80092fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80092fc:	459a      	cmp	sl, r3
 80092fe:	dc3a      	bgt.n	8009376 <_printf_float+0x38a>
 8009300:	6823      	ldr	r3, [r4, #0]
 8009302:	07da      	lsls	r2, r3, #31
 8009304:	d437      	bmi.n	8009376 <_printf_float+0x38a>
 8009306:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009308:	ebaa 0903 	sub.w	r9, sl, r3
 800930c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800930e:	ebaa 0303 	sub.w	r3, sl, r3
 8009312:	4599      	cmp	r9, r3
 8009314:	bfa8      	it	ge
 8009316:	4699      	movge	r9, r3
 8009318:	f1b9 0f00 	cmp.w	r9, #0
 800931c:	dc33      	bgt.n	8009386 <_printf_float+0x39a>
 800931e:	f04f 0800 	mov.w	r8, #0
 8009322:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009326:	f104 0b1a 	add.w	fp, r4, #26
 800932a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800932c:	ebaa 0303 	sub.w	r3, sl, r3
 8009330:	eba3 0309 	sub.w	r3, r3, r9
 8009334:	4543      	cmp	r3, r8
 8009336:	f77f af7a 	ble.w	800922e <_printf_float+0x242>
 800933a:	2301      	movs	r3, #1
 800933c:	465a      	mov	r2, fp
 800933e:	4631      	mov	r1, r6
 8009340:	4628      	mov	r0, r5
 8009342:	47b8      	blx	r7
 8009344:	3001      	adds	r0, #1
 8009346:	f43f aeac 	beq.w	80090a2 <_printf_float+0xb6>
 800934a:	f108 0801 	add.w	r8, r8, #1
 800934e:	e7ec      	b.n	800932a <_printf_float+0x33e>
 8009350:	4642      	mov	r2, r8
 8009352:	4631      	mov	r1, r6
 8009354:	4628      	mov	r0, r5
 8009356:	47b8      	blx	r7
 8009358:	3001      	adds	r0, #1
 800935a:	d1c2      	bne.n	80092e2 <_printf_float+0x2f6>
 800935c:	e6a1      	b.n	80090a2 <_printf_float+0xb6>
 800935e:	2301      	movs	r3, #1
 8009360:	4631      	mov	r1, r6
 8009362:	4628      	mov	r0, r5
 8009364:	920a      	str	r2, [sp, #40]	@ 0x28
 8009366:	47b8      	blx	r7
 8009368:	3001      	adds	r0, #1
 800936a:	f43f ae9a 	beq.w	80090a2 <_printf_float+0xb6>
 800936e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009370:	f10b 0b01 	add.w	fp, fp, #1
 8009374:	e7bb      	b.n	80092ee <_printf_float+0x302>
 8009376:	4631      	mov	r1, r6
 8009378:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800937c:	4628      	mov	r0, r5
 800937e:	47b8      	blx	r7
 8009380:	3001      	adds	r0, #1
 8009382:	d1c0      	bne.n	8009306 <_printf_float+0x31a>
 8009384:	e68d      	b.n	80090a2 <_printf_float+0xb6>
 8009386:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009388:	464b      	mov	r3, r9
 800938a:	4631      	mov	r1, r6
 800938c:	4628      	mov	r0, r5
 800938e:	4442      	add	r2, r8
 8009390:	47b8      	blx	r7
 8009392:	3001      	adds	r0, #1
 8009394:	d1c3      	bne.n	800931e <_printf_float+0x332>
 8009396:	e684      	b.n	80090a2 <_printf_float+0xb6>
 8009398:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800939c:	f1ba 0f01 	cmp.w	sl, #1
 80093a0:	dc01      	bgt.n	80093a6 <_printf_float+0x3ba>
 80093a2:	07db      	lsls	r3, r3, #31
 80093a4:	d536      	bpl.n	8009414 <_printf_float+0x428>
 80093a6:	2301      	movs	r3, #1
 80093a8:	4642      	mov	r2, r8
 80093aa:	4631      	mov	r1, r6
 80093ac:	4628      	mov	r0, r5
 80093ae:	47b8      	blx	r7
 80093b0:	3001      	adds	r0, #1
 80093b2:	f43f ae76 	beq.w	80090a2 <_printf_float+0xb6>
 80093b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80093ba:	4631      	mov	r1, r6
 80093bc:	4628      	mov	r0, r5
 80093be:	47b8      	blx	r7
 80093c0:	3001      	adds	r0, #1
 80093c2:	f43f ae6e 	beq.w	80090a2 <_printf_float+0xb6>
 80093c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80093ca:	2200      	movs	r2, #0
 80093cc:	2300      	movs	r3, #0
 80093ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80093d2:	f7f7 fae9 	bl	80009a8 <__aeabi_dcmpeq>
 80093d6:	b9c0      	cbnz	r0, 800940a <_printf_float+0x41e>
 80093d8:	4653      	mov	r3, sl
 80093da:	f108 0201 	add.w	r2, r8, #1
 80093de:	4631      	mov	r1, r6
 80093e0:	4628      	mov	r0, r5
 80093e2:	47b8      	blx	r7
 80093e4:	3001      	adds	r0, #1
 80093e6:	d10c      	bne.n	8009402 <_printf_float+0x416>
 80093e8:	e65b      	b.n	80090a2 <_printf_float+0xb6>
 80093ea:	2301      	movs	r3, #1
 80093ec:	465a      	mov	r2, fp
 80093ee:	4631      	mov	r1, r6
 80093f0:	4628      	mov	r0, r5
 80093f2:	47b8      	blx	r7
 80093f4:	3001      	adds	r0, #1
 80093f6:	f43f ae54 	beq.w	80090a2 <_printf_float+0xb6>
 80093fa:	f108 0801 	add.w	r8, r8, #1
 80093fe:	45d0      	cmp	r8, sl
 8009400:	dbf3      	blt.n	80093ea <_printf_float+0x3fe>
 8009402:	464b      	mov	r3, r9
 8009404:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009408:	e6e0      	b.n	80091cc <_printf_float+0x1e0>
 800940a:	f04f 0800 	mov.w	r8, #0
 800940e:	f104 0b1a 	add.w	fp, r4, #26
 8009412:	e7f4      	b.n	80093fe <_printf_float+0x412>
 8009414:	2301      	movs	r3, #1
 8009416:	4642      	mov	r2, r8
 8009418:	e7e1      	b.n	80093de <_printf_float+0x3f2>
 800941a:	2301      	movs	r3, #1
 800941c:	464a      	mov	r2, r9
 800941e:	4631      	mov	r1, r6
 8009420:	4628      	mov	r0, r5
 8009422:	47b8      	blx	r7
 8009424:	3001      	adds	r0, #1
 8009426:	f43f ae3c 	beq.w	80090a2 <_printf_float+0xb6>
 800942a:	f108 0801 	add.w	r8, r8, #1
 800942e:	68e3      	ldr	r3, [r4, #12]
 8009430:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009432:	1a5b      	subs	r3, r3, r1
 8009434:	4543      	cmp	r3, r8
 8009436:	dcf0      	bgt.n	800941a <_printf_float+0x42e>
 8009438:	e6fd      	b.n	8009236 <_printf_float+0x24a>
 800943a:	f04f 0800 	mov.w	r8, #0
 800943e:	f104 0919 	add.w	r9, r4, #25
 8009442:	e7f4      	b.n	800942e <_printf_float+0x442>

08009444 <_printf_common>:
 8009444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009448:	4616      	mov	r6, r2
 800944a:	4698      	mov	r8, r3
 800944c:	688a      	ldr	r2, [r1, #8]
 800944e:	690b      	ldr	r3, [r1, #16]
 8009450:	4607      	mov	r7, r0
 8009452:	4293      	cmp	r3, r2
 8009454:	bfb8      	it	lt
 8009456:	4613      	movlt	r3, r2
 8009458:	6033      	str	r3, [r6, #0]
 800945a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800945e:	460c      	mov	r4, r1
 8009460:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009464:	b10a      	cbz	r2, 800946a <_printf_common+0x26>
 8009466:	3301      	adds	r3, #1
 8009468:	6033      	str	r3, [r6, #0]
 800946a:	6823      	ldr	r3, [r4, #0]
 800946c:	0699      	lsls	r1, r3, #26
 800946e:	bf42      	ittt	mi
 8009470:	6833      	ldrmi	r3, [r6, #0]
 8009472:	3302      	addmi	r3, #2
 8009474:	6033      	strmi	r3, [r6, #0]
 8009476:	6825      	ldr	r5, [r4, #0]
 8009478:	f015 0506 	ands.w	r5, r5, #6
 800947c:	d106      	bne.n	800948c <_printf_common+0x48>
 800947e:	f104 0a19 	add.w	sl, r4, #25
 8009482:	68e3      	ldr	r3, [r4, #12]
 8009484:	6832      	ldr	r2, [r6, #0]
 8009486:	1a9b      	subs	r3, r3, r2
 8009488:	42ab      	cmp	r3, r5
 800948a:	dc2b      	bgt.n	80094e4 <_printf_common+0xa0>
 800948c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009490:	6822      	ldr	r2, [r4, #0]
 8009492:	3b00      	subs	r3, #0
 8009494:	bf18      	it	ne
 8009496:	2301      	movne	r3, #1
 8009498:	0692      	lsls	r2, r2, #26
 800949a:	d430      	bmi.n	80094fe <_printf_common+0xba>
 800949c:	4641      	mov	r1, r8
 800949e:	4638      	mov	r0, r7
 80094a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80094a4:	47c8      	blx	r9
 80094a6:	3001      	adds	r0, #1
 80094a8:	d023      	beq.n	80094f2 <_printf_common+0xae>
 80094aa:	6823      	ldr	r3, [r4, #0]
 80094ac:	6922      	ldr	r2, [r4, #16]
 80094ae:	f003 0306 	and.w	r3, r3, #6
 80094b2:	2b04      	cmp	r3, #4
 80094b4:	bf14      	ite	ne
 80094b6:	2500      	movne	r5, #0
 80094b8:	6833      	ldreq	r3, [r6, #0]
 80094ba:	f04f 0600 	mov.w	r6, #0
 80094be:	bf08      	it	eq
 80094c0:	68e5      	ldreq	r5, [r4, #12]
 80094c2:	f104 041a 	add.w	r4, r4, #26
 80094c6:	bf08      	it	eq
 80094c8:	1aed      	subeq	r5, r5, r3
 80094ca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80094ce:	bf08      	it	eq
 80094d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094d4:	4293      	cmp	r3, r2
 80094d6:	bfc4      	itt	gt
 80094d8:	1a9b      	subgt	r3, r3, r2
 80094da:	18ed      	addgt	r5, r5, r3
 80094dc:	42b5      	cmp	r5, r6
 80094de:	d11a      	bne.n	8009516 <_printf_common+0xd2>
 80094e0:	2000      	movs	r0, #0
 80094e2:	e008      	b.n	80094f6 <_printf_common+0xb2>
 80094e4:	2301      	movs	r3, #1
 80094e6:	4652      	mov	r2, sl
 80094e8:	4641      	mov	r1, r8
 80094ea:	4638      	mov	r0, r7
 80094ec:	47c8      	blx	r9
 80094ee:	3001      	adds	r0, #1
 80094f0:	d103      	bne.n	80094fa <_printf_common+0xb6>
 80094f2:	f04f 30ff 	mov.w	r0, #4294967295
 80094f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094fa:	3501      	adds	r5, #1
 80094fc:	e7c1      	b.n	8009482 <_printf_common+0x3e>
 80094fe:	2030      	movs	r0, #48	@ 0x30
 8009500:	18e1      	adds	r1, r4, r3
 8009502:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009506:	1c5a      	adds	r2, r3, #1
 8009508:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800950c:	4422      	add	r2, r4
 800950e:	3302      	adds	r3, #2
 8009510:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009514:	e7c2      	b.n	800949c <_printf_common+0x58>
 8009516:	2301      	movs	r3, #1
 8009518:	4622      	mov	r2, r4
 800951a:	4641      	mov	r1, r8
 800951c:	4638      	mov	r0, r7
 800951e:	47c8      	blx	r9
 8009520:	3001      	adds	r0, #1
 8009522:	d0e6      	beq.n	80094f2 <_printf_common+0xae>
 8009524:	3601      	adds	r6, #1
 8009526:	e7d9      	b.n	80094dc <_printf_common+0x98>

08009528 <_printf_i>:
 8009528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800952c:	7e0f      	ldrb	r7, [r1, #24]
 800952e:	4691      	mov	r9, r2
 8009530:	2f78      	cmp	r7, #120	@ 0x78
 8009532:	4680      	mov	r8, r0
 8009534:	460c      	mov	r4, r1
 8009536:	469a      	mov	sl, r3
 8009538:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800953a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800953e:	d807      	bhi.n	8009550 <_printf_i+0x28>
 8009540:	2f62      	cmp	r7, #98	@ 0x62
 8009542:	d80a      	bhi.n	800955a <_printf_i+0x32>
 8009544:	2f00      	cmp	r7, #0
 8009546:	f000 80d3 	beq.w	80096f0 <_printf_i+0x1c8>
 800954a:	2f58      	cmp	r7, #88	@ 0x58
 800954c:	f000 80ba 	beq.w	80096c4 <_printf_i+0x19c>
 8009550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009554:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009558:	e03a      	b.n	80095d0 <_printf_i+0xa8>
 800955a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800955e:	2b15      	cmp	r3, #21
 8009560:	d8f6      	bhi.n	8009550 <_printf_i+0x28>
 8009562:	a101      	add	r1, pc, #4	@ (adr r1, 8009568 <_printf_i+0x40>)
 8009564:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009568:	080095c1 	.word	0x080095c1
 800956c:	080095d5 	.word	0x080095d5
 8009570:	08009551 	.word	0x08009551
 8009574:	08009551 	.word	0x08009551
 8009578:	08009551 	.word	0x08009551
 800957c:	08009551 	.word	0x08009551
 8009580:	080095d5 	.word	0x080095d5
 8009584:	08009551 	.word	0x08009551
 8009588:	08009551 	.word	0x08009551
 800958c:	08009551 	.word	0x08009551
 8009590:	08009551 	.word	0x08009551
 8009594:	080096d7 	.word	0x080096d7
 8009598:	080095ff 	.word	0x080095ff
 800959c:	08009691 	.word	0x08009691
 80095a0:	08009551 	.word	0x08009551
 80095a4:	08009551 	.word	0x08009551
 80095a8:	080096f9 	.word	0x080096f9
 80095ac:	08009551 	.word	0x08009551
 80095b0:	080095ff 	.word	0x080095ff
 80095b4:	08009551 	.word	0x08009551
 80095b8:	08009551 	.word	0x08009551
 80095bc:	08009699 	.word	0x08009699
 80095c0:	6833      	ldr	r3, [r6, #0]
 80095c2:	1d1a      	adds	r2, r3, #4
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	6032      	str	r2, [r6, #0]
 80095c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80095d0:	2301      	movs	r3, #1
 80095d2:	e09e      	b.n	8009712 <_printf_i+0x1ea>
 80095d4:	6833      	ldr	r3, [r6, #0]
 80095d6:	6820      	ldr	r0, [r4, #0]
 80095d8:	1d19      	adds	r1, r3, #4
 80095da:	6031      	str	r1, [r6, #0]
 80095dc:	0606      	lsls	r6, r0, #24
 80095de:	d501      	bpl.n	80095e4 <_printf_i+0xbc>
 80095e0:	681d      	ldr	r5, [r3, #0]
 80095e2:	e003      	b.n	80095ec <_printf_i+0xc4>
 80095e4:	0645      	lsls	r5, r0, #25
 80095e6:	d5fb      	bpl.n	80095e0 <_printf_i+0xb8>
 80095e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80095ec:	2d00      	cmp	r5, #0
 80095ee:	da03      	bge.n	80095f8 <_printf_i+0xd0>
 80095f0:	232d      	movs	r3, #45	@ 0x2d
 80095f2:	426d      	negs	r5, r5
 80095f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095f8:	230a      	movs	r3, #10
 80095fa:	4859      	ldr	r0, [pc, #356]	@ (8009760 <_printf_i+0x238>)
 80095fc:	e011      	b.n	8009622 <_printf_i+0xfa>
 80095fe:	6821      	ldr	r1, [r4, #0]
 8009600:	6833      	ldr	r3, [r6, #0]
 8009602:	0608      	lsls	r0, r1, #24
 8009604:	f853 5b04 	ldr.w	r5, [r3], #4
 8009608:	d402      	bmi.n	8009610 <_printf_i+0xe8>
 800960a:	0649      	lsls	r1, r1, #25
 800960c:	bf48      	it	mi
 800960e:	b2ad      	uxthmi	r5, r5
 8009610:	2f6f      	cmp	r7, #111	@ 0x6f
 8009612:	6033      	str	r3, [r6, #0]
 8009614:	bf14      	ite	ne
 8009616:	230a      	movne	r3, #10
 8009618:	2308      	moveq	r3, #8
 800961a:	4851      	ldr	r0, [pc, #324]	@ (8009760 <_printf_i+0x238>)
 800961c:	2100      	movs	r1, #0
 800961e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009622:	6866      	ldr	r6, [r4, #4]
 8009624:	2e00      	cmp	r6, #0
 8009626:	bfa8      	it	ge
 8009628:	6821      	ldrge	r1, [r4, #0]
 800962a:	60a6      	str	r6, [r4, #8]
 800962c:	bfa4      	itt	ge
 800962e:	f021 0104 	bicge.w	r1, r1, #4
 8009632:	6021      	strge	r1, [r4, #0]
 8009634:	b90d      	cbnz	r5, 800963a <_printf_i+0x112>
 8009636:	2e00      	cmp	r6, #0
 8009638:	d04b      	beq.n	80096d2 <_printf_i+0x1aa>
 800963a:	4616      	mov	r6, r2
 800963c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009640:	fb03 5711 	mls	r7, r3, r1, r5
 8009644:	5dc7      	ldrb	r7, [r0, r7]
 8009646:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800964a:	462f      	mov	r7, r5
 800964c:	42bb      	cmp	r3, r7
 800964e:	460d      	mov	r5, r1
 8009650:	d9f4      	bls.n	800963c <_printf_i+0x114>
 8009652:	2b08      	cmp	r3, #8
 8009654:	d10b      	bne.n	800966e <_printf_i+0x146>
 8009656:	6823      	ldr	r3, [r4, #0]
 8009658:	07df      	lsls	r7, r3, #31
 800965a:	d508      	bpl.n	800966e <_printf_i+0x146>
 800965c:	6923      	ldr	r3, [r4, #16]
 800965e:	6861      	ldr	r1, [r4, #4]
 8009660:	4299      	cmp	r1, r3
 8009662:	bfde      	ittt	le
 8009664:	2330      	movle	r3, #48	@ 0x30
 8009666:	f806 3c01 	strble.w	r3, [r6, #-1]
 800966a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800966e:	1b92      	subs	r2, r2, r6
 8009670:	6122      	str	r2, [r4, #16]
 8009672:	464b      	mov	r3, r9
 8009674:	4621      	mov	r1, r4
 8009676:	4640      	mov	r0, r8
 8009678:	f8cd a000 	str.w	sl, [sp]
 800967c:	aa03      	add	r2, sp, #12
 800967e:	f7ff fee1 	bl	8009444 <_printf_common>
 8009682:	3001      	adds	r0, #1
 8009684:	d14a      	bne.n	800971c <_printf_i+0x1f4>
 8009686:	f04f 30ff 	mov.w	r0, #4294967295
 800968a:	b004      	add	sp, #16
 800968c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009690:	6823      	ldr	r3, [r4, #0]
 8009692:	f043 0320 	orr.w	r3, r3, #32
 8009696:	6023      	str	r3, [r4, #0]
 8009698:	2778      	movs	r7, #120	@ 0x78
 800969a:	4832      	ldr	r0, [pc, #200]	@ (8009764 <_printf_i+0x23c>)
 800969c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80096a0:	6823      	ldr	r3, [r4, #0]
 80096a2:	6831      	ldr	r1, [r6, #0]
 80096a4:	061f      	lsls	r7, r3, #24
 80096a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80096aa:	d402      	bmi.n	80096b2 <_printf_i+0x18a>
 80096ac:	065f      	lsls	r7, r3, #25
 80096ae:	bf48      	it	mi
 80096b0:	b2ad      	uxthmi	r5, r5
 80096b2:	6031      	str	r1, [r6, #0]
 80096b4:	07d9      	lsls	r1, r3, #31
 80096b6:	bf44      	itt	mi
 80096b8:	f043 0320 	orrmi.w	r3, r3, #32
 80096bc:	6023      	strmi	r3, [r4, #0]
 80096be:	b11d      	cbz	r5, 80096c8 <_printf_i+0x1a0>
 80096c0:	2310      	movs	r3, #16
 80096c2:	e7ab      	b.n	800961c <_printf_i+0xf4>
 80096c4:	4826      	ldr	r0, [pc, #152]	@ (8009760 <_printf_i+0x238>)
 80096c6:	e7e9      	b.n	800969c <_printf_i+0x174>
 80096c8:	6823      	ldr	r3, [r4, #0]
 80096ca:	f023 0320 	bic.w	r3, r3, #32
 80096ce:	6023      	str	r3, [r4, #0]
 80096d0:	e7f6      	b.n	80096c0 <_printf_i+0x198>
 80096d2:	4616      	mov	r6, r2
 80096d4:	e7bd      	b.n	8009652 <_printf_i+0x12a>
 80096d6:	6833      	ldr	r3, [r6, #0]
 80096d8:	6825      	ldr	r5, [r4, #0]
 80096da:	1d18      	adds	r0, r3, #4
 80096dc:	6961      	ldr	r1, [r4, #20]
 80096de:	6030      	str	r0, [r6, #0]
 80096e0:	062e      	lsls	r6, r5, #24
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	d501      	bpl.n	80096ea <_printf_i+0x1c2>
 80096e6:	6019      	str	r1, [r3, #0]
 80096e8:	e002      	b.n	80096f0 <_printf_i+0x1c8>
 80096ea:	0668      	lsls	r0, r5, #25
 80096ec:	d5fb      	bpl.n	80096e6 <_printf_i+0x1be>
 80096ee:	8019      	strh	r1, [r3, #0]
 80096f0:	2300      	movs	r3, #0
 80096f2:	4616      	mov	r6, r2
 80096f4:	6123      	str	r3, [r4, #16]
 80096f6:	e7bc      	b.n	8009672 <_printf_i+0x14a>
 80096f8:	6833      	ldr	r3, [r6, #0]
 80096fa:	2100      	movs	r1, #0
 80096fc:	1d1a      	adds	r2, r3, #4
 80096fe:	6032      	str	r2, [r6, #0]
 8009700:	681e      	ldr	r6, [r3, #0]
 8009702:	6862      	ldr	r2, [r4, #4]
 8009704:	4630      	mov	r0, r6
 8009706:	f000 fa56 	bl	8009bb6 <memchr>
 800970a:	b108      	cbz	r0, 8009710 <_printf_i+0x1e8>
 800970c:	1b80      	subs	r0, r0, r6
 800970e:	6060      	str	r0, [r4, #4]
 8009710:	6863      	ldr	r3, [r4, #4]
 8009712:	6123      	str	r3, [r4, #16]
 8009714:	2300      	movs	r3, #0
 8009716:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800971a:	e7aa      	b.n	8009672 <_printf_i+0x14a>
 800971c:	4632      	mov	r2, r6
 800971e:	4649      	mov	r1, r9
 8009720:	4640      	mov	r0, r8
 8009722:	6923      	ldr	r3, [r4, #16]
 8009724:	47d0      	blx	sl
 8009726:	3001      	adds	r0, #1
 8009728:	d0ad      	beq.n	8009686 <_printf_i+0x15e>
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	079b      	lsls	r3, r3, #30
 800972e:	d413      	bmi.n	8009758 <_printf_i+0x230>
 8009730:	68e0      	ldr	r0, [r4, #12]
 8009732:	9b03      	ldr	r3, [sp, #12]
 8009734:	4298      	cmp	r0, r3
 8009736:	bfb8      	it	lt
 8009738:	4618      	movlt	r0, r3
 800973a:	e7a6      	b.n	800968a <_printf_i+0x162>
 800973c:	2301      	movs	r3, #1
 800973e:	4632      	mov	r2, r6
 8009740:	4649      	mov	r1, r9
 8009742:	4640      	mov	r0, r8
 8009744:	47d0      	blx	sl
 8009746:	3001      	adds	r0, #1
 8009748:	d09d      	beq.n	8009686 <_printf_i+0x15e>
 800974a:	3501      	adds	r5, #1
 800974c:	68e3      	ldr	r3, [r4, #12]
 800974e:	9903      	ldr	r1, [sp, #12]
 8009750:	1a5b      	subs	r3, r3, r1
 8009752:	42ab      	cmp	r3, r5
 8009754:	dcf2      	bgt.n	800973c <_printf_i+0x214>
 8009756:	e7eb      	b.n	8009730 <_printf_i+0x208>
 8009758:	2500      	movs	r5, #0
 800975a:	f104 0619 	add.w	r6, r4, #25
 800975e:	e7f5      	b.n	800974c <_printf_i+0x224>
 8009760:	0800bf75 	.word	0x0800bf75
 8009764:	0800bf86 	.word	0x0800bf86

08009768 <std>:
 8009768:	2300      	movs	r3, #0
 800976a:	b510      	push	{r4, lr}
 800976c:	4604      	mov	r4, r0
 800976e:	e9c0 3300 	strd	r3, r3, [r0]
 8009772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009776:	6083      	str	r3, [r0, #8]
 8009778:	8181      	strh	r1, [r0, #12]
 800977a:	6643      	str	r3, [r0, #100]	@ 0x64
 800977c:	81c2      	strh	r2, [r0, #14]
 800977e:	6183      	str	r3, [r0, #24]
 8009780:	4619      	mov	r1, r3
 8009782:	2208      	movs	r2, #8
 8009784:	305c      	adds	r0, #92	@ 0x5c
 8009786:	f000 f92e 	bl	80099e6 <memset>
 800978a:	4b0d      	ldr	r3, [pc, #52]	@ (80097c0 <std+0x58>)
 800978c:	6224      	str	r4, [r4, #32]
 800978e:	6263      	str	r3, [r4, #36]	@ 0x24
 8009790:	4b0c      	ldr	r3, [pc, #48]	@ (80097c4 <std+0x5c>)
 8009792:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009794:	4b0c      	ldr	r3, [pc, #48]	@ (80097c8 <std+0x60>)
 8009796:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009798:	4b0c      	ldr	r3, [pc, #48]	@ (80097cc <std+0x64>)
 800979a:	6323      	str	r3, [r4, #48]	@ 0x30
 800979c:	4b0c      	ldr	r3, [pc, #48]	@ (80097d0 <std+0x68>)
 800979e:	429c      	cmp	r4, r3
 80097a0:	d006      	beq.n	80097b0 <std+0x48>
 80097a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80097a6:	4294      	cmp	r4, r2
 80097a8:	d002      	beq.n	80097b0 <std+0x48>
 80097aa:	33d0      	adds	r3, #208	@ 0xd0
 80097ac:	429c      	cmp	r4, r3
 80097ae:	d105      	bne.n	80097bc <std+0x54>
 80097b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80097b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097b8:	f000 b9fa 	b.w	8009bb0 <__retarget_lock_init_recursive>
 80097bc:	bd10      	pop	{r4, pc}
 80097be:	bf00      	nop
 80097c0:	0800992d 	.word	0x0800992d
 80097c4:	0800994f 	.word	0x0800994f
 80097c8:	08009987 	.word	0x08009987
 80097cc:	080099ab 	.word	0x080099ab
 80097d0:	200047b8 	.word	0x200047b8

080097d4 <stdio_exit_handler>:
 80097d4:	4a02      	ldr	r2, [pc, #8]	@ (80097e0 <stdio_exit_handler+0xc>)
 80097d6:	4903      	ldr	r1, [pc, #12]	@ (80097e4 <stdio_exit_handler+0x10>)
 80097d8:	4803      	ldr	r0, [pc, #12]	@ (80097e8 <stdio_exit_handler+0x14>)
 80097da:	f000 b869 	b.w	80098b0 <_fwalk_sglue>
 80097de:	bf00      	nop
 80097e0:	2000008c 	.word	0x2000008c
 80097e4:	0800b53d 	.word	0x0800b53d
 80097e8:	2000009c 	.word	0x2000009c

080097ec <cleanup_stdio>:
 80097ec:	6841      	ldr	r1, [r0, #4]
 80097ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009820 <cleanup_stdio+0x34>)
 80097f0:	b510      	push	{r4, lr}
 80097f2:	4299      	cmp	r1, r3
 80097f4:	4604      	mov	r4, r0
 80097f6:	d001      	beq.n	80097fc <cleanup_stdio+0x10>
 80097f8:	f001 fea0 	bl	800b53c <_fflush_r>
 80097fc:	68a1      	ldr	r1, [r4, #8]
 80097fe:	4b09      	ldr	r3, [pc, #36]	@ (8009824 <cleanup_stdio+0x38>)
 8009800:	4299      	cmp	r1, r3
 8009802:	d002      	beq.n	800980a <cleanup_stdio+0x1e>
 8009804:	4620      	mov	r0, r4
 8009806:	f001 fe99 	bl	800b53c <_fflush_r>
 800980a:	68e1      	ldr	r1, [r4, #12]
 800980c:	4b06      	ldr	r3, [pc, #24]	@ (8009828 <cleanup_stdio+0x3c>)
 800980e:	4299      	cmp	r1, r3
 8009810:	d004      	beq.n	800981c <cleanup_stdio+0x30>
 8009812:	4620      	mov	r0, r4
 8009814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009818:	f001 be90 	b.w	800b53c <_fflush_r>
 800981c:	bd10      	pop	{r4, pc}
 800981e:	bf00      	nop
 8009820:	200047b8 	.word	0x200047b8
 8009824:	20004820 	.word	0x20004820
 8009828:	20004888 	.word	0x20004888

0800982c <global_stdio_init.part.0>:
 800982c:	b510      	push	{r4, lr}
 800982e:	4b0b      	ldr	r3, [pc, #44]	@ (800985c <global_stdio_init.part.0+0x30>)
 8009830:	4c0b      	ldr	r4, [pc, #44]	@ (8009860 <global_stdio_init.part.0+0x34>)
 8009832:	4a0c      	ldr	r2, [pc, #48]	@ (8009864 <global_stdio_init.part.0+0x38>)
 8009834:	4620      	mov	r0, r4
 8009836:	601a      	str	r2, [r3, #0]
 8009838:	2104      	movs	r1, #4
 800983a:	2200      	movs	r2, #0
 800983c:	f7ff ff94 	bl	8009768 <std>
 8009840:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009844:	2201      	movs	r2, #1
 8009846:	2109      	movs	r1, #9
 8009848:	f7ff ff8e 	bl	8009768 <std>
 800984c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009850:	2202      	movs	r2, #2
 8009852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009856:	2112      	movs	r1, #18
 8009858:	f7ff bf86 	b.w	8009768 <std>
 800985c:	200048f0 	.word	0x200048f0
 8009860:	200047b8 	.word	0x200047b8
 8009864:	080097d5 	.word	0x080097d5

08009868 <__sfp_lock_acquire>:
 8009868:	4801      	ldr	r0, [pc, #4]	@ (8009870 <__sfp_lock_acquire+0x8>)
 800986a:	f000 b9a2 	b.w	8009bb2 <__retarget_lock_acquire_recursive>
 800986e:	bf00      	nop
 8009870:	200048f9 	.word	0x200048f9

08009874 <__sfp_lock_release>:
 8009874:	4801      	ldr	r0, [pc, #4]	@ (800987c <__sfp_lock_release+0x8>)
 8009876:	f000 b99d 	b.w	8009bb4 <__retarget_lock_release_recursive>
 800987a:	bf00      	nop
 800987c:	200048f9 	.word	0x200048f9

08009880 <__sinit>:
 8009880:	b510      	push	{r4, lr}
 8009882:	4604      	mov	r4, r0
 8009884:	f7ff fff0 	bl	8009868 <__sfp_lock_acquire>
 8009888:	6a23      	ldr	r3, [r4, #32]
 800988a:	b11b      	cbz	r3, 8009894 <__sinit+0x14>
 800988c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009890:	f7ff bff0 	b.w	8009874 <__sfp_lock_release>
 8009894:	4b04      	ldr	r3, [pc, #16]	@ (80098a8 <__sinit+0x28>)
 8009896:	6223      	str	r3, [r4, #32]
 8009898:	4b04      	ldr	r3, [pc, #16]	@ (80098ac <__sinit+0x2c>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1f5      	bne.n	800988c <__sinit+0xc>
 80098a0:	f7ff ffc4 	bl	800982c <global_stdio_init.part.0>
 80098a4:	e7f2      	b.n	800988c <__sinit+0xc>
 80098a6:	bf00      	nop
 80098a8:	080097ed 	.word	0x080097ed
 80098ac:	200048f0 	.word	0x200048f0

080098b0 <_fwalk_sglue>:
 80098b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098b4:	4607      	mov	r7, r0
 80098b6:	4688      	mov	r8, r1
 80098b8:	4614      	mov	r4, r2
 80098ba:	2600      	movs	r6, #0
 80098bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80098c0:	f1b9 0901 	subs.w	r9, r9, #1
 80098c4:	d505      	bpl.n	80098d2 <_fwalk_sglue+0x22>
 80098c6:	6824      	ldr	r4, [r4, #0]
 80098c8:	2c00      	cmp	r4, #0
 80098ca:	d1f7      	bne.n	80098bc <_fwalk_sglue+0xc>
 80098cc:	4630      	mov	r0, r6
 80098ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098d2:	89ab      	ldrh	r3, [r5, #12]
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	d907      	bls.n	80098e8 <_fwalk_sglue+0x38>
 80098d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80098dc:	3301      	adds	r3, #1
 80098de:	d003      	beq.n	80098e8 <_fwalk_sglue+0x38>
 80098e0:	4629      	mov	r1, r5
 80098e2:	4638      	mov	r0, r7
 80098e4:	47c0      	blx	r8
 80098e6:	4306      	orrs	r6, r0
 80098e8:	3568      	adds	r5, #104	@ 0x68
 80098ea:	e7e9      	b.n	80098c0 <_fwalk_sglue+0x10>

080098ec <siprintf>:
 80098ec:	b40e      	push	{r1, r2, r3}
 80098ee:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80098f2:	b500      	push	{lr}
 80098f4:	b09c      	sub	sp, #112	@ 0x70
 80098f6:	ab1d      	add	r3, sp, #116	@ 0x74
 80098f8:	9002      	str	r0, [sp, #8]
 80098fa:	9006      	str	r0, [sp, #24]
 80098fc:	9107      	str	r1, [sp, #28]
 80098fe:	9104      	str	r1, [sp, #16]
 8009900:	4808      	ldr	r0, [pc, #32]	@ (8009924 <siprintf+0x38>)
 8009902:	4909      	ldr	r1, [pc, #36]	@ (8009928 <siprintf+0x3c>)
 8009904:	f853 2b04 	ldr.w	r2, [r3], #4
 8009908:	9105      	str	r1, [sp, #20]
 800990a:	6800      	ldr	r0, [r0, #0]
 800990c:	a902      	add	r1, sp, #8
 800990e:	9301      	str	r3, [sp, #4]
 8009910:	f001 fc98 	bl	800b244 <_svfiprintf_r>
 8009914:	2200      	movs	r2, #0
 8009916:	9b02      	ldr	r3, [sp, #8]
 8009918:	701a      	strb	r2, [r3, #0]
 800991a:	b01c      	add	sp, #112	@ 0x70
 800991c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009920:	b003      	add	sp, #12
 8009922:	4770      	bx	lr
 8009924:	20000098 	.word	0x20000098
 8009928:	ffff0208 	.word	0xffff0208

0800992c <__sread>:
 800992c:	b510      	push	{r4, lr}
 800992e:	460c      	mov	r4, r1
 8009930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009934:	f000 f8ee 	bl	8009b14 <_read_r>
 8009938:	2800      	cmp	r0, #0
 800993a:	bfab      	itete	ge
 800993c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800993e:	89a3      	ldrhlt	r3, [r4, #12]
 8009940:	181b      	addge	r3, r3, r0
 8009942:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009946:	bfac      	ite	ge
 8009948:	6563      	strge	r3, [r4, #84]	@ 0x54
 800994a:	81a3      	strhlt	r3, [r4, #12]
 800994c:	bd10      	pop	{r4, pc}

0800994e <__swrite>:
 800994e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009952:	461f      	mov	r7, r3
 8009954:	898b      	ldrh	r3, [r1, #12]
 8009956:	4605      	mov	r5, r0
 8009958:	05db      	lsls	r3, r3, #23
 800995a:	460c      	mov	r4, r1
 800995c:	4616      	mov	r6, r2
 800995e:	d505      	bpl.n	800996c <__swrite+0x1e>
 8009960:	2302      	movs	r3, #2
 8009962:	2200      	movs	r2, #0
 8009964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009968:	f000 f8c2 	bl	8009af0 <_lseek_r>
 800996c:	89a3      	ldrh	r3, [r4, #12]
 800996e:	4632      	mov	r2, r6
 8009970:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009974:	81a3      	strh	r3, [r4, #12]
 8009976:	4628      	mov	r0, r5
 8009978:	463b      	mov	r3, r7
 800997a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800997e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009982:	f000 b8d9 	b.w	8009b38 <_write_r>

08009986 <__sseek>:
 8009986:	b510      	push	{r4, lr}
 8009988:	460c      	mov	r4, r1
 800998a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800998e:	f000 f8af 	bl	8009af0 <_lseek_r>
 8009992:	1c43      	adds	r3, r0, #1
 8009994:	89a3      	ldrh	r3, [r4, #12]
 8009996:	bf15      	itete	ne
 8009998:	6560      	strne	r0, [r4, #84]	@ 0x54
 800999a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800999e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80099a2:	81a3      	strheq	r3, [r4, #12]
 80099a4:	bf18      	it	ne
 80099a6:	81a3      	strhne	r3, [r4, #12]
 80099a8:	bd10      	pop	{r4, pc}

080099aa <__sclose>:
 80099aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099ae:	f000 b839 	b.w	8009a24 <_close_r>

080099b2 <memmove>:
 80099b2:	4288      	cmp	r0, r1
 80099b4:	b510      	push	{r4, lr}
 80099b6:	eb01 0402 	add.w	r4, r1, r2
 80099ba:	d902      	bls.n	80099c2 <memmove+0x10>
 80099bc:	4284      	cmp	r4, r0
 80099be:	4623      	mov	r3, r4
 80099c0:	d807      	bhi.n	80099d2 <memmove+0x20>
 80099c2:	1e43      	subs	r3, r0, #1
 80099c4:	42a1      	cmp	r1, r4
 80099c6:	d008      	beq.n	80099da <memmove+0x28>
 80099c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099cc:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099d0:	e7f8      	b.n	80099c4 <memmove+0x12>
 80099d2:	4601      	mov	r1, r0
 80099d4:	4402      	add	r2, r0
 80099d6:	428a      	cmp	r2, r1
 80099d8:	d100      	bne.n	80099dc <memmove+0x2a>
 80099da:	bd10      	pop	{r4, pc}
 80099dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099e0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80099e4:	e7f7      	b.n	80099d6 <memmove+0x24>

080099e6 <memset>:
 80099e6:	4603      	mov	r3, r0
 80099e8:	4402      	add	r2, r0
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d100      	bne.n	80099f0 <memset+0xa>
 80099ee:	4770      	bx	lr
 80099f0:	f803 1b01 	strb.w	r1, [r3], #1
 80099f4:	e7f9      	b.n	80099ea <memset+0x4>

080099f6 <strncpy>:
 80099f6:	4603      	mov	r3, r0
 80099f8:	b510      	push	{r4, lr}
 80099fa:	3901      	subs	r1, #1
 80099fc:	b132      	cbz	r2, 8009a0c <strncpy+0x16>
 80099fe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009a02:	3a01      	subs	r2, #1
 8009a04:	f803 4b01 	strb.w	r4, [r3], #1
 8009a08:	2c00      	cmp	r4, #0
 8009a0a:	d1f7      	bne.n	80099fc <strncpy+0x6>
 8009a0c:	2100      	movs	r1, #0
 8009a0e:	441a      	add	r2, r3
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d100      	bne.n	8009a16 <strncpy+0x20>
 8009a14:	bd10      	pop	{r4, pc}
 8009a16:	f803 1b01 	strb.w	r1, [r3], #1
 8009a1a:	e7f9      	b.n	8009a10 <strncpy+0x1a>

08009a1c <_localeconv_r>:
 8009a1c:	4800      	ldr	r0, [pc, #0]	@ (8009a20 <_localeconv_r+0x4>)
 8009a1e:	4770      	bx	lr
 8009a20:	200001d8 	.word	0x200001d8

08009a24 <_close_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	2300      	movs	r3, #0
 8009a28:	4d05      	ldr	r5, [pc, #20]	@ (8009a40 <_close_r+0x1c>)
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	602b      	str	r3, [r5, #0]
 8009a30:	f7f9 f96f 	bl	8002d12 <_close>
 8009a34:	1c43      	adds	r3, r0, #1
 8009a36:	d102      	bne.n	8009a3e <_close_r+0x1a>
 8009a38:	682b      	ldr	r3, [r5, #0]
 8009a3a:	b103      	cbz	r3, 8009a3e <_close_r+0x1a>
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	bd38      	pop	{r3, r4, r5, pc}
 8009a40:	200048f4 	.word	0x200048f4

08009a44 <_reclaim_reent>:
 8009a44:	4b29      	ldr	r3, [pc, #164]	@ (8009aec <_reclaim_reent+0xa8>)
 8009a46:	b570      	push	{r4, r5, r6, lr}
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4604      	mov	r4, r0
 8009a4c:	4283      	cmp	r3, r0
 8009a4e:	d04b      	beq.n	8009ae8 <_reclaim_reent+0xa4>
 8009a50:	69c3      	ldr	r3, [r0, #28]
 8009a52:	b1ab      	cbz	r3, 8009a80 <_reclaim_reent+0x3c>
 8009a54:	68db      	ldr	r3, [r3, #12]
 8009a56:	b16b      	cbz	r3, 8009a74 <_reclaim_reent+0x30>
 8009a58:	2500      	movs	r5, #0
 8009a5a:	69e3      	ldr	r3, [r4, #28]
 8009a5c:	68db      	ldr	r3, [r3, #12]
 8009a5e:	5959      	ldr	r1, [r3, r5]
 8009a60:	2900      	cmp	r1, #0
 8009a62:	d13b      	bne.n	8009adc <_reclaim_reent+0x98>
 8009a64:	3504      	adds	r5, #4
 8009a66:	2d80      	cmp	r5, #128	@ 0x80
 8009a68:	d1f7      	bne.n	8009a5a <_reclaim_reent+0x16>
 8009a6a:	69e3      	ldr	r3, [r4, #28]
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	68d9      	ldr	r1, [r3, #12]
 8009a70:	f000 ff0e 	bl	800a890 <_free_r>
 8009a74:	69e3      	ldr	r3, [r4, #28]
 8009a76:	6819      	ldr	r1, [r3, #0]
 8009a78:	b111      	cbz	r1, 8009a80 <_reclaim_reent+0x3c>
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	f000 ff08 	bl	800a890 <_free_r>
 8009a80:	6961      	ldr	r1, [r4, #20]
 8009a82:	b111      	cbz	r1, 8009a8a <_reclaim_reent+0x46>
 8009a84:	4620      	mov	r0, r4
 8009a86:	f000 ff03 	bl	800a890 <_free_r>
 8009a8a:	69e1      	ldr	r1, [r4, #28]
 8009a8c:	b111      	cbz	r1, 8009a94 <_reclaim_reent+0x50>
 8009a8e:	4620      	mov	r0, r4
 8009a90:	f000 fefe 	bl	800a890 <_free_r>
 8009a94:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009a96:	b111      	cbz	r1, 8009a9e <_reclaim_reent+0x5a>
 8009a98:	4620      	mov	r0, r4
 8009a9a:	f000 fef9 	bl	800a890 <_free_r>
 8009a9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009aa0:	b111      	cbz	r1, 8009aa8 <_reclaim_reent+0x64>
 8009aa2:	4620      	mov	r0, r4
 8009aa4:	f000 fef4 	bl	800a890 <_free_r>
 8009aa8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009aaa:	b111      	cbz	r1, 8009ab2 <_reclaim_reent+0x6e>
 8009aac:	4620      	mov	r0, r4
 8009aae:	f000 feef 	bl	800a890 <_free_r>
 8009ab2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009ab4:	b111      	cbz	r1, 8009abc <_reclaim_reent+0x78>
 8009ab6:	4620      	mov	r0, r4
 8009ab8:	f000 feea 	bl	800a890 <_free_r>
 8009abc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009abe:	b111      	cbz	r1, 8009ac6 <_reclaim_reent+0x82>
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	f000 fee5 	bl	800a890 <_free_r>
 8009ac6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009ac8:	b111      	cbz	r1, 8009ad0 <_reclaim_reent+0x8c>
 8009aca:	4620      	mov	r0, r4
 8009acc:	f000 fee0 	bl	800a890 <_free_r>
 8009ad0:	6a23      	ldr	r3, [r4, #32]
 8009ad2:	b14b      	cbz	r3, 8009ae8 <_reclaim_reent+0xa4>
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009ada:	4718      	bx	r3
 8009adc:	680e      	ldr	r6, [r1, #0]
 8009ade:	4620      	mov	r0, r4
 8009ae0:	f000 fed6 	bl	800a890 <_free_r>
 8009ae4:	4631      	mov	r1, r6
 8009ae6:	e7bb      	b.n	8009a60 <_reclaim_reent+0x1c>
 8009ae8:	bd70      	pop	{r4, r5, r6, pc}
 8009aea:	bf00      	nop
 8009aec:	20000098 	.word	0x20000098

08009af0 <_lseek_r>:
 8009af0:	b538      	push	{r3, r4, r5, lr}
 8009af2:	4604      	mov	r4, r0
 8009af4:	4608      	mov	r0, r1
 8009af6:	4611      	mov	r1, r2
 8009af8:	2200      	movs	r2, #0
 8009afa:	4d05      	ldr	r5, [pc, #20]	@ (8009b10 <_lseek_r+0x20>)
 8009afc:	602a      	str	r2, [r5, #0]
 8009afe:	461a      	mov	r2, r3
 8009b00:	f7f9 f92b 	bl	8002d5a <_lseek>
 8009b04:	1c43      	adds	r3, r0, #1
 8009b06:	d102      	bne.n	8009b0e <_lseek_r+0x1e>
 8009b08:	682b      	ldr	r3, [r5, #0]
 8009b0a:	b103      	cbz	r3, 8009b0e <_lseek_r+0x1e>
 8009b0c:	6023      	str	r3, [r4, #0]
 8009b0e:	bd38      	pop	{r3, r4, r5, pc}
 8009b10:	200048f4 	.word	0x200048f4

08009b14 <_read_r>:
 8009b14:	b538      	push	{r3, r4, r5, lr}
 8009b16:	4604      	mov	r4, r0
 8009b18:	4608      	mov	r0, r1
 8009b1a:	4611      	mov	r1, r2
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	4d05      	ldr	r5, [pc, #20]	@ (8009b34 <_read_r+0x20>)
 8009b20:	602a      	str	r2, [r5, #0]
 8009b22:	461a      	mov	r2, r3
 8009b24:	f7f9 f8bc 	bl	8002ca0 <_read>
 8009b28:	1c43      	adds	r3, r0, #1
 8009b2a:	d102      	bne.n	8009b32 <_read_r+0x1e>
 8009b2c:	682b      	ldr	r3, [r5, #0]
 8009b2e:	b103      	cbz	r3, 8009b32 <_read_r+0x1e>
 8009b30:	6023      	str	r3, [r4, #0]
 8009b32:	bd38      	pop	{r3, r4, r5, pc}
 8009b34:	200048f4 	.word	0x200048f4

08009b38 <_write_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	4604      	mov	r4, r0
 8009b3c:	4608      	mov	r0, r1
 8009b3e:	4611      	mov	r1, r2
 8009b40:	2200      	movs	r2, #0
 8009b42:	4d05      	ldr	r5, [pc, #20]	@ (8009b58 <_write_r+0x20>)
 8009b44:	602a      	str	r2, [r5, #0]
 8009b46:	461a      	mov	r2, r3
 8009b48:	f7f9 f8c7 	bl	8002cda <_write>
 8009b4c:	1c43      	adds	r3, r0, #1
 8009b4e:	d102      	bne.n	8009b56 <_write_r+0x1e>
 8009b50:	682b      	ldr	r3, [r5, #0]
 8009b52:	b103      	cbz	r3, 8009b56 <_write_r+0x1e>
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	bd38      	pop	{r3, r4, r5, pc}
 8009b58:	200048f4 	.word	0x200048f4

08009b5c <__errno>:
 8009b5c:	4b01      	ldr	r3, [pc, #4]	@ (8009b64 <__errno+0x8>)
 8009b5e:	6818      	ldr	r0, [r3, #0]
 8009b60:	4770      	bx	lr
 8009b62:	bf00      	nop
 8009b64:	20000098 	.word	0x20000098

08009b68 <__libc_init_array>:
 8009b68:	b570      	push	{r4, r5, r6, lr}
 8009b6a:	2600      	movs	r6, #0
 8009b6c:	4d0c      	ldr	r5, [pc, #48]	@ (8009ba0 <__libc_init_array+0x38>)
 8009b6e:	4c0d      	ldr	r4, [pc, #52]	@ (8009ba4 <__libc_init_array+0x3c>)
 8009b70:	1b64      	subs	r4, r4, r5
 8009b72:	10a4      	asrs	r4, r4, #2
 8009b74:	42a6      	cmp	r6, r4
 8009b76:	d109      	bne.n	8009b8c <__libc_init_array+0x24>
 8009b78:	f002 f854 	bl	800bc24 <_init>
 8009b7c:	2600      	movs	r6, #0
 8009b7e:	4d0a      	ldr	r5, [pc, #40]	@ (8009ba8 <__libc_init_array+0x40>)
 8009b80:	4c0a      	ldr	r4, [pc, #40]	@ (8009bac <__libc_init_array+0x44>)
 8009b82:	1b64      	subs	r4, r4, r5
 8009b84:	10a4      	asrs	r4, r4, #2
 8009b86:	42a6      	cmp	r6, r4
 8009b88:	d105      	bne.n	8009b96 <__libc_init_array+0x2e>
 8009b8a:	bd70      	pop	{r4, r5, r6, pc}
 8009b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b90:	4798      	blx	r3
 8009b92:	3601      	adds	r6, #1
 8009b94:	e7ee      	b.n	8009b74 <__libc_init_array+0xc>
 8009b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b9a:	4798      	blx	r3
 8009b9c:	3601      	adds	r6, #1
 8009b9e:	e7f2      	b.n	8009b86 <__libc_init_array+0x1e>
 8009ba0:	0800c1e0 	.word	0x0800c1e0
 8009ba4:	0800c1e0 	.word	0x0800c1e0
 8009ba8:	0800c1e0 	.word	0x0800c1e0
 8009bac:	0800c1e4 	.word	0x0800c1e4

08009bb0 <__retarget_lock_init_recursive>:
 8009bb0:	4770      	bx	lr

08009bb2 <__retarget_lock_acquire_recursive>:
 8009bb2:	4770      	bx	lr

08009bb4 <__retarget_lock_release_recursive>:
 8009bb4:	4770      	bx	lr

08009bb6 <memchr>:
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	b510      	push	{r4, lr}
 8009bba:	b2c9      	uxtb	r1, r1
 8009bbc:	4402      	add	r2, r0
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	d101      	bne.n	8009bc8 <memchr+0x12>
 8009bc4:	2000      	movs	r0, #0
 8009bc6:	e003      	b.n	8009bd0 <memchr+0x1a>
 8009bc8:	7804      	ldrb	r4, [r0, #0]
 8009bca:	3301      	adds	r3, #1
 8009bcc:	428c      	cmp	r4, r1
 8009bce:	d1f6      	bne.n	8009bbe <memchr+0x8>
 8009bd0:	bd10      	pop	{r4, pc}

08009bd2 <memcpy>:
 8009bd2:	440a      	add	r2, r1
 8009bd4:	4291      	cmp	r1, r2
 8009bd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8009bda:	d100      	bne.n	8009bde <memcpy+0xc>
 8009bdc:	4770      	bx	lr
 8009bde:	b510      	push	{r4, lr}
 8009be0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009be4:	4291      	cmp	r1, r2
 8009be6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bea:	d1f9      	bne.n	8009be0 <memcpy+0xe>
 8009bec:	bd10      	pop	{r4, pc}

08009bee <quorem>:
 8009bee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bf2:	6903      	ldr	r3, [r0, #16]
 8009bf4:	690c      	ldr	r4, [r1, #16]
 8009bf6:	4607      	mov	r7, r0
 8009bf8:	42a3      	cmp	r3, r4
 8009bfa:	db7e      	blt.n	8009cfa <quorem+0x10c>
 8009bfc:	3c01      	subs	r4, #1
 8009bfe:	00a3      	lsls	r3, r4, #2
 8009c00:	f100 0514 	add.w	r5, r0, #20
 8009c04:	f101 0814 	add.w	r8, r1, #20
 8009c08:	9300      	str	r3, [sp, #0]
 8009c0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c0e:	9301      	str	r3, [sp, #4]
 8009c10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009c14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c18:	3301      	adds	r3, #1
 8009c1a:	429a      	cmp	r2, r3
 8009c1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009c20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009c24:	d32e      	bcc.n	8009c84 <quorem+0x96>
 8009c26:	f04f 0a00 	mov.w	sl, #0
 8009c2a:	46c4      	mov	ip, r8
 8009c2c:	46ae      	mov	lr, r5
 8009c2e:	46d3      	mov	fp, sl
 8009c30:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009c34:	b298      	uxth	r0, r3
 8009c36:	fb06 a000 	mla	r0, r6, r0, sl
 8009c3a:	0c1b      	lsrs	r3, r3, #16
 8009c3c:	0c02      	lsrs	r2, r0, #16
 8009c3e:	fb06 2303 	mla	r3, r6, r3, r2
 8009c42:	f8de 2000 	ldr.w	r2, [lr]
 8009c46:	b280      	uxth	r0, r0
 8009c48:	b292      	uxth	r2, r2
 8009c4a:	1a12      	subs	r2, r2, r0
 8009c4c:	445a      	add	r2, fp
 8009c4e:	f8de 0000 	ldr.w	r0, [lr]
 8009c52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009c5c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009c60:	b292      	uxth	r2, r2
 8009c62:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009c66:	45e1      	cmp	r9, ip
 8009c68:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009c6c:	f84e 2b04 	str.w	r2, [lr], #4
 8009c70:	d2de      	bcs.n	8009c30 <quorem+0x42>
 8009c72:	9b00      	ldr	r3, [sp, #0]
 8009c74:	58eb      	ldr	r3, [r5, r3]
 8009c76:	b92b      	cbnz	r3, 8009c84 <quorem+0x96>
 8009c78:	9b01      	ldr	r3, [sp, #4]
 8009c7a:	3b04      	subs	r3, #4
 8009c7c:	429d      	cmp	r5, r3
 8009c7e:	461a      	mov	r2, r3
 8009c80:	d32f      	bcc.n	8009ce2 <quorem+0xf4>
 8009c82:	613c      	str	r4, [r7, #16]
 8009c84:	4638      	mov	r0, r7
 8009c86:	f001 f979 	bl	800af7c <__mcmp>
 8009c8a:	2800      	cmp	r0, #0
 8009c8c:	db25      	blt.n	8009cda <quorem+0xec>
 8009c8e:	4629      	mov	r1, r5
 8009c90:	2000      	movs	r0, #0
 8009c92:	f858 2b04 	ldr.w	r2, [r8], #4
 8009c96:	f8d1 c000 	ldr.w	ip, [r1]
 8009c9a:	fa1f fe82 	uxth.w	lr, r2
 8009c9e:	fa1f f38c 	uxth.w	r3, ip
 8009ca2:	eba3 030e 	sub.w	r3, r3, lr
 8009ca6:	4403      	add	r3, r0
 8009ca8:	0c12      	lsrs	r2, r2, #16
 8009caa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009cae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cb8:	45c1      	cmp	r9, r8
 8009cba:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009cbe:	f841 3b04 	str.w	r3, [r1], #4
 8009cc2:	d2e6      	bcs.n	8009c92 <quorem+0xa4>
 8009cc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009cc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ccc:	b922      	cbnz	r2, 8009cd8 <quorem+0xea>
 8009cce:	3b04      	subs	r3, #4
 8009cd0:	429d      	cmp	r5, r3
 8009cd2:	461a      	mov	r2, r3
 8009cd4:	d30b      	bcc.n	8009cee <quorem+0x100>
 8009cd6:	613c      	str	r4, [r7, #16]
 8009cd8:	3601      	adds	r6, #1
 8009cda:	4630      	mov	r0, r6
 8009cdc:	b003      	add	sp, #12
 8009cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ce2:	6812      	ldr	r2, [r2, #0]
 8009ce4:	3b04      	subs	r3, #4
 8009ce6:	2a00      	cmp	r2, #0
 8009ce8:	d1cb      	bne.n	8009c82 <quorem+0x94>
 8009cea:	3c01      	subs	r4, #1
 8009cec:	e7c6      	b.n	8009c7c <quorem+0x8e>
 8009cee:	6812      	ldr	r2, [r2, #0]
 8009cf0:	3b04      	subs	r3, #4
 8009cf2:	2a00      	cmp	r2, #0
 8009cf4:	d1ef      	bne.n	8009cd6 <quorem+0xe8>
 8009cf6:	3c01      	subs	r4, #1
 8009cf8:	e7ea      	b.n	8009cd0 <quorem+0xe2>
 8009cfa:	2000      	movs	r0, #0
 8009cfc:	e7ee      	b.n	8009cdc <quorem+0xee>
	...

08009d00 <_dtoa_r>:
 8009d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d04:	4614      	mov	r4, r2
 8009d06:	461d      	mov	r5, r3
 8009d08:	69c7      	ldr	r7, [r0, #28]
 8009d0a:	b097      	sub	sp, #92	@ 0x5c
 8009d0c:	4683      	mov	fp, r0
 8009d0e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009d12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8009d14:	b97f      	cbnz	r7, 8009d36 <_dtoa_r+0x36>
 8009d16:	2010      	movs	r0, #16
 8009d18:	f000 fe02 	bl	800a920 <malloc>
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	f8cb 001c 	str.w	r0, [fp, #28]
 8009d22:	b920      	cbnz	r0, 8009d2e <_dtoa_r+0x2e>
 8009d24:	21ef      	movs	r1, #239	@ 0xef
 8009d26:	4ba8      	ldr	r3, [pc, #672]	@ (8009fc8 <_dtoa_r+0x2c8>)
 8009d28:	48a8      	ldr	r0, [pc, #672]	@ (8009fcc <_dtoa_r+0x2cc>)
 8009d2a:	f001 fc3f 	bl	800b5ac <__assert_func>
 8009d2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009d32:	6007      	str	r7, [r0, #0]
 8009d34:	60c7      	str	r7, [r0, #12]
 8009d36:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009d3a:	6819      	ldr	r1, [r3, #0]
 8009d3c:	b159      	cbz	r1, 8009d56 <_dtoa_r+0x56>
 8009d3e:	685a      	ldr	r2, [r3, #4]
 8009d40:	2301      	movs	r3, #1
 8009d42:	4093      	lsls	r3, r2
 8009d44:	604a      	str	r2, [r1, #4]
 8009d46:	608b      	str	r3, [r1, #8]
 8009d48:	4658      	mov	r0, fp
 8009d4a:	f000 fedf 	bl	800ab0c <_Bfree>
 8009d4e:	2200      	movs	r2, #0
 8009d50:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009d54:	601a      	str	r2, [r3, #0]
 8009d56:	1e2b      	subs	r3, r5, #0
 8009d58:	bfaf      	iteee	ge
 8009d5a:	2300      	movge	r3, #0
 8009d5c:	2201      	movlt	r2, #1
 8009d5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009d62:	9303      	strlt	r3, [sp, #12]
 8009d64:	bfa8      	it	ge
 8009d66:	6033      	strge	r3, [r6, #0]
 8009d68:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009d6c:	4b98      	ldr	r3, [pc, #608]	@ (8009fd0 <_dtoa_r+0x2d0>)
 8009d6e:	bfb8      	it	lt
 8009d70:	6032      	strlt	r2, [r6, #0]
 8009d72:	ea33 0308 	bics.w	r3, r3, r8
 8009d76:	d112      	bne.n	8009d9e <_dtoa_r+0x9e>
 8009d78:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009d7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009d7e:	6013      	str	r3, [r2, #0]
 8009d80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009d84:	4323      	orrs	r3, r4
 8009d86:	f000 8550 	beq.w	800a82a <_dtoa_r+0xb2a>
 8009d8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009d8c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8009fd4 <_dtoa_r+0x2d4>
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	f000 8552 	beq.w	800a83a <_dtoa_r+0xb3a>
 8009d96:	f10a 0303 	add.w	r3, sl, #3
 8009d9a:	f000 bd4c 	b.w	800a836 <_dtoa_r+0xb36>
 8009d9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009da2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009da6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009daa:	2200      	movs	r2, #0
 8009dac:	2300      	movs	r3, #0
 8009dae:	f7f6 fdfb 	bl	80009a8 <__aeabi_dcmpeq>
 8009db2:	4607      	mov	r7, r0
 8009db4:	b158      	cbz	r0, 8009dce <_dtoa_r+0xce>
 8009db6:	2301      	movs	r3, #1
 8009db8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009dba:	6013      	str	r3, [r2, #0]
 8009dbc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009dbe:	b113      	cbz	r3, 8009dc6 <_dtoa_r+0xc6>
 8009dc0:	4b85      	ldr	r3, [pc, #532]	@ (8009fd8 <_dtoa_r+0x2d8>)
 8009dc2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009dc4:	6013      	str	r3, [r2, #0]
 8009dc6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8009fdc <_dtoa_r+0x2dc>
 8009dca:	f000 bd36 	b.w	800a83a <_dtoa_r+0xb3a>
 8009dce:	ab14      	add	r3, sp, #80	@ 0x50
 8009dd0:	9301      	str	r3, [sp, #4]
 8009dd2:	ab15      	add	r3, sp, #84	@ 0x54
 8009dd4:	9300      	str	r3, [sp, #0]
 8009dd6:	4658      	mov	r0, fp
 8009dd8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009ddc:	f001 f97e 	bl	800b0dc <__d2b>
 8009de0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8009de4:	4681      	mov	r9, r0
 8009de6:	2e00      	cmp	r6, #0
 8009de8:	d077      	beq.n	8009eda <_dtoa_r+0x1da>
 8009dea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009dee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009df0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009df8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009dfc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009e00:	9712      	str	r7, [sp, #72]	@ 0x48
 8009e02:	4619      	mov	r1, r3
 8009e04:	2200      	movs	r2, #0
 8009e06:	4b76      	ldr	r3, [pc, #472]	@ (8009fe0 <_dtoa_r+0x2e0>)
 8009e08:	f7f6 f9ae 	bl	8000168 <__aeabi_dsub>
 8009e0c:	a368      	add	r3, pc, #416	@ (adr r3, 8009fb0 <_dtoa_r+0x2b0>)
 8009e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e12:	f7f6 fb61 	bl	80004d8 <__aeabi_dmul>
 8009e16:	a368      	add	r3, pc, #416	@ (adr r3, 8009fb8 <_dtoa_r+0x2b8>)
 8009e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1c:	f7f6 f9a6 	bl	800016c <__adddf3>
 8009e20:	4604      	mov	r4, r0
 8009e22:	4630      	mov	r0, r6
 8009e24:	460d      	mov	r5, r1
 8009e26:	f7f6 faed 	bl	8000404 <__aeabi_i2d>
 8009e2a:	a365      	add	r3, pc, #404	@ (adr r3, 8009fc0 <_dtoa_r+0x2c0>)
 8009e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e30:	f7f6 fb52 	bl	80004d8 <__aeabi_dmul>
 8009e34:	4602      	mov	r2, r0
 8009e36:	460b      	mov	r3, r1
 8009e38:	4620      	mov	r0, r4
 8009e3a:	4629      	mov	r1, r5
 8009e3c:	f7f6 f996 	bl	800016c <__adddf3>
 8009e40:	4604      	mov	r4, r0
 8009e42:	460d      	mov	r5, r1
 8009e44:	f7f6 fdf8 	bl	8000a38 <__aeabi_d2iz>
 8009e48:	2200      	movs	r2, #0
 8009e4a:	4607      	mov	r7, r0
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	4620      	mov	r0, r4
 8009e50:	4629      	mov	r1, r5
 8009e52:	f7f6 fdb3 	bl	80009bc <__aeabi_dcmplt>
 8009e56:	b140      	cbz	r0, 8009e6a <_dtoa_r+0x16a>
 8009e58:	4638      	mov	r0, r7
 8009e5a:	f7f6 fad3 	bl	8000404 <__aeabi_i2d>
 8009e5e:	4622      	mov	r2, r4
 8009e60:	462b      	mov	r3, r5
 8009e62:	f7f6 fda1 	bl	80009a8 <__aeabi_dcmpeq>
 8009e66:	b900      	cbnz	r0, 8009e6a <_dtoa_r+0x16a>
 8009e68:	3f01      	subs	r7, #1
 8009e6a:	2f16      	cmp	r7, #22
 8009e6c:	d853      	bhi.n	8009f16 <_dtoa_r+0x216>
 8009e6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e72:	4b5c      	ldr	r3, [pc, #368]	@ (8009fe4 <_dtoa_r+0x2e4>)
 8009e74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7c:	f7f6 fd9e 	bl	80009bc <__aeabi_dcmplt>
 8009e80:	2800      	cmp	r0, #0
 8009e82:	d04a      	beq.n	8009f1a <_dtoa_r+0x21a>
 8009e84:	2300      	movs	r3, #0
 8009e86:	3f01      	subs	r7, #1
 8009e88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009e8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009e8c:	1b9b      	subs	r3, r3, r6
 8009e8e:	1e5a      	subs	r2, r3, #1
 8009e90:	bf46      	itte	mi
 8009e92:	f1c3 0801 	rsbmi	r8, r3, #1
 8009e96:	2300      	movmi	r3, #0
 8009e98:	f04f 0800 	movpl.w	r8, #0
 8009e9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e9e:	bf48      	it	mi
 8009ea0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8009ea2:	2f00      	cmp	r7, #0
 8009ea4:	db3b      	blt.n	8009f1e <_dtoa_r+0x21e>
 8009ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ea8:	970e      	str	r7, [sp, #56]	@ 0x38
 8009eaa:	443b      	add	r3, r7
 8009eac:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eae:	2300      	movs	r3, #0
 8009eb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8009eb2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009eb4:	2b09      	cmp	r3, #9
 8009eb6:	d866      	bhi.n	8009f86 <_dtoa_r+0x286>
 8009eb8:	2b05      	cmp	r3, #5
 8009eba:	bfc4      	itt	gt
 8009ebc:	3b04      	subgt	r3, #4
 8009ebe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8009ec0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009ec2:	bfc8      	it	gt
 8009ec4:	2400      	movgt	r4, #0
 8009ec6:	f1a3 0302 	sub.w	r3, r3, #2
 8009eca:	bfd8      	it	le
 8009ecc:	2401      	movle	r4, #1
 8009ece:	2b03      	cmp	r3, #3
 8009ed0:	d864      	bhi.n	8009f9c <_dtoa_r+0x29c>
 8009ed2:	e8df f003 	tbb	[pc, r3]
 8009ed6:	382b      	.short	0x382b
 8009ed8:	5636      	.short	0x5636
 8009eda:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009ede:	441e      	add	r6, r3
 8009ee0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009ee4:	2b20      	cmp	r3, #32
 8009ee6:	bfc1      	itttt	gt
 8009ee8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009eec:	fa08 f803 	lslgt.w	r8, r8, r3
 8009ef0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009ef4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009ef8:	bfd6      	itet	le
 8009efa:	f1c3 0320 	rsble	r3, r3, #32
 8009efe:	ea48 0003 	orrgt.w	r0, r8, r3
 8009f02:	fa04 f003 	lslle.w	r0, r4, r3
 8009f06:	f7f6 fa6d 	bl	80003e4 <__aeabi_ui2d>
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009f10:	3e01      	subs	r6, #1
 8009f12:	9212      	str	r2, [sp, #72]	@ 0x48
 8009f14:	e775      	b.n	8009e02 <_dtoa_r+0x102>
 8009f16:	2301      	movs	r3, #1
 8009f18:	e7b6      	b.n	8009e88 <_dtoa_r+0x188>
 8009f1a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009f1c:	e7b5      	b.n	8009e8a <_dtoa_r+0x18a>
 8009f1e:	427b      	negs	r3, r7
 8009f20:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f22:	2300      	movs	r3, #0
 8009f24:	eba8 0807 	sub.w	r8, r8, r7
 8009f28:	930e      	str	r3, [sp, #56]	@ 0x38
 8009f2a:	e7c2      	b.n	8009eb2 <_dtoa_r+0x1b2>
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	dc35      	bgt.n	8009fa2 <_dtoa_r+0x2a2>
 8009f36:	2301      	movs	r3, #1
 8009f38:	461a      	mov	r2, r3
 8009f3a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009f3e:	9221      	str	r2, [sp, #132]	@ 0x84
 8009f40:	e00b      	b.n	8009f5a <_dtoa_r+0x25a>
 8009f42:	2301      	movs	r3, #1
 8009f44:	e7f3      	b.n	8009f2e <_dtoa_r+0x22e>
 8009f46:	2300      	movs	r3, #0
 8009f48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f4c:	18fb      	adds	r3, r7, r3
 8009f4e:	9308      	str	r3, [sp, #32]
 8009f50:	3301      	adds	r3, #1
 8009f52:	2b01      	cmp	r3, #1
 8009f54:	9307      	str	r3, [sp, #28]
 8009f56:	bfb8      	it	lt
 8009f58:	2301      	movlt	r3, #1
 8009f5a:	2100      	movs	r1, #0
 8009f5c:	2204      	movs	r2, #4
 8009f5e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009f62:	f102 0514 	add.w	r5, r2, #20
 8009f66:	429d      	cmp	r5, r3
 8009f68:	d91f      	bls.n	8009faa <_dtoa_r+0x2aa>
 8009f6a:	6041      	str	r1, [r0, #4]
 8009f6c:	4658      	mov	r0, fp
 8009f6e:	f000 fd8d 	bl	800aa8c <_Balloc>
 8009f72:	4682      	mov	sl, r0
 8009f74:	2800      	cmp	r0, #0
 8009f76:	d139      	bne.n	8009fec <_dtoa_r+0x2ec>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8009f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8009fe8 <_dtoa_r+0x2e8>)
 8009f80:	e6d2      	b.n	8009d28 <_dtoa_r+0x28>
 8009f82:	2301      	movs	r3, #1
 8009f84:	e7e0      	b.n	8009f48 <_dtoa_r+0x248>
 8009f86:	2401      	movs	r4, #1
 8009f88:	2300      	movs	r3, #0
 8009f8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009f8c:	9320      	str	r3, [sp, #128]	@ 0x80
 8009f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8009f92:	2200      	movs	r2, #0
 8009f94:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009f98:	2312      	movs	r3, #18
 8009f9a:	e7d0      	b.n	8009f3e <_dtoa_r+0x23e>
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009fa0:	e7f5      	b.n	8009f8e <_dtoa_r+0x28e>
 8009fa2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009fa4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009fa8:	e7d7      	b.n	8009f5a <_dtoa_r+0x25a>
 8009faa:	3101      	adds	r1, #1
 8009fac:	0052      	lsls	r2, r2, #1
 8009fae:	e7d8      	b.n	8009f62 <_dtoa_r+0x262>
 8009fb0:	636f4361 	.word	0x636f4361
 8009fb4:	3fd287a7 	.word	0x3fd287a7
 8009fb8:	8b60c8b3 	.word	0x8b60c8b3
 8009fbc:	3fc68a28 	.word	0x3fc68a28
 8009fc0:	509f79fb 	.word	0x509f79fb
 8009fc4:	3fd34413 	.word	0x3fd34413
 8009fc8:	0800bfa4 	.word	0x0800bfa4
 8009fcc:	0800bfbb 	.word	0x0800bfbb
 8009fd0:	7ff00000 	.word	0x7ff00000
 8009fd4:	0800bfa0 	.word	0x0800bfa0
 8009fd8:	0800bf74 	.word	0x0800bf74
 8009fdc:	0800bf73 	.word	0x0800bf73
 8009fe0:	3ff80000 	.word	0x3ff80000
 8009fe4:	0800c0b8 	.word	0x0800c0b8
 8009fe8:	0800c013 	.word	0x0800c013
 8009fec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009ff0:	6018      	str	r0, [r3, #0]
 8009ff2:	9b07      	ldr	r3, [sp, #28]
 8009ff4:	2b0e      	cmp	r3, #14
 8009ff6:	f200 80a4 	bhi.w	800a142 <_dtoa_r+0x442>
 8009ffa:	2c00      	cmp	r4, #0
 8009ffc:	f000 80a1 	beq.w	800a142 <_dtoa_r+0x442>
 800a000:	2f00      	cmp	r7, #0
 800a002:	dd33      	ble.n	800a06c <_dtoa_r+0x36c>
 800a004:	4b86      	ldr	r3, [pc, #536]	@ (800a220 <_dtoa_r+0x520>)
 800a006:	f007 020f 	and.w	r2, r7, #15
 800a00a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a00e:	05f8      	lsls	r0, r7, #23
 800a010:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a014:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a018:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a01c:	d516      	bpl.n	800a04c <_dtoa_r+0x34c>
 800a01e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a022:	4b80      	ldr	r3, [pc, #512]	@ (800a224 <_dtoa_r+0x524>)
 800a024:	2603      	movs	r6, #3
 800a026:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a02a:	f7f6 fb7f 	bl	800072c <__aeabi_ddiv>
 800a02e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a032:	f004 040f 	and.w	r4, r4, #15
 800a036:	4d7b      	ldr	r5, [pc, #492]	@ (800a224 <_dtoa_r+0x524>)
 800a038:	b954      	cbnz	r4, 800a050 <_dtoa_r+0x350>
 800a03a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a03e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a042:	f7f6 fb73 	bl	800072c <__aeabi_ddiv>
 800a046:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a04a:	e028      	b.n	800a09e <_dtoa_r+0x39e>
 800a04c:	2602      	movs	r6, #2
 800a04e:	e7f2      	b.n	800a036 <_dtoa_r+0x336>
 800a050:	07e1      	lsls	r1, r4, #31
 800a052:	d508      	bpl.n	800a066 <_dtoa_r+0x366>
 800a054:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a058:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a05c:	f7f6 fa3c 	bl	80004d8 <__aeabi_dmul>
 800a060:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a064:	3601      	adds	r6, #1
 800a066:	1064      	asrs	r4, r4, #1
 800a068:	3508      	adds	r5, #8
 800a06a:	e7e5      	b.n	800a038 <_dtoa_r+0x338>
 800a06c:	f000 80d2 	beq.w	800a214 <_dtoa_r+0x514>
 800a070:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a074:	427c      	negs	r4, r7
 800a076:	4b6a      	ldr	r3, [pc, #424]	@ (800a220 <_dtoa_r+0x520>)
 800a078:	f004 020f 	and.w	r2, r4, #15
 800a07c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a084:	f7f6 fa28 	bl	80004d8 <__aeabi_dmul>
 800a088:	2602      	movs	r6, #2
 800a08a:	2300      	movs	r3, #0
 800a08c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a090:	4d64      	ldr	r5, [pc, #400]	@ (800a224 <_dtoa_r+0x524>)
 800a092:	1124      	asrs	r4, r4, #4
 800a094:	2c00      	cmp	r4, #0
 800a096:	f040 80b2 	bne.w	800a1fe <_dtoa_r+0x4fe>
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d1d3      	bne.n	800a046 <_dtoa_r+0x346>
 800a09e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a0a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	f000 80b7 	beq.w	800a218 <_dtoa_r+0x518>
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	4620      	mov	r0, r4
 800a0ae:	4629      	mov	r1, r5
 800a0b0:	4b5d      	ldr	r3, [pc, #372]	@ (800a228 <_dtoa_r+0x528>)
 800a0b2:	f7f6 fc83 	bl	80009bc <__aeabi_dcmplt>
 800a0b6:	2800      	cmp	r0, #0
 800a0b8:	f000 80ae 	beq.w	800a218 <_dtoa_r+0x518>
 800a0bc:	9b07      	ldr	r3, [sp, #28]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	f000 80aa 	beq.w	800a218 <_dtoa_r+0x518>
 800a0c4:	9b08      	ldr	r3, [sp, #32]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	dd37      	ble.n	800a13a <_dtoa_r+0x43a>
 800a0ca:	1e7b      	subs	r3, r7, #1
 800a0cc:	4620      	mov	r0, r4
 800a0ce:	9304      	str	r3, [sp, #16]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	4629      	mov	r1, r5
 800a0d4:	4b55      	ldr	r3, [pc, #340]	@ (800a22c <_dtoa_r+0x52c>)
 800a0d6:	f7f6 f9ff 	bl	80004d8 <__aeabi_dmul>
 800a0da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0de:	9c08      	ldr	r4, [sp, #32]
 800a0e0:	3601      	adds	r6, #1
 800a0e2:	4630      	mov	r0, r6
 800a0e4:	f7f6 f98e 	bl	8000404 <__aeabi_i2d>
 800a0e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0ec:	f7f6 f9f4 	bl	80004d8 <__aeabi_dmul>
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	4b4f      	ldr	r3, [pc, #316]	@ (800a230 <_dtoa_r+0x530>)
 800a0f4:	f7f6 f83a 	bl	800016c <__adddf3>
 800a0f8:	4605      	mov	r5, r0
 800a0fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a0fe:	2c00      	cmp	r4, #0
 800a100:	f040 809a 	bne.w	800a238 <_dtoa_r+0x538>
 800a104:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a108:	2200      	movs	r2, #0
 800a10a:	4b4a      	ldr	r3, [pc, #296]	@ (800a234 <_dtoa_r+0x534>)
 800a10c:	f7f6 f82c 	bl	8000168 <__aeabi_dsub>
 800a110:	4602      	mov	r2, r0
 800a112:	460b      	mov	r3, r1
 800a114:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a118:	462a      	mov	r2, r5
 800a11a:	4633      	mov	r3, r6
 800a11c:	f7f6 fc6c 	bl	80009f8 <__aeabi_dcmpgt>
 800a120:	2800      	cmp	r0, #0
 800a122:	f040 828e 	bne.w	800a642 <_dtoa_r+0x942>
 800a126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a12a:	462a      	mov	r2, r5
 800a12c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a130:	f7f6 fc44 	bl	80009bc <__aeabi_dcmplt>
 800a134:	2800      	cmp	r0, #0
 800a136:	f040 8127 	bne.w	800a388 <_dtoa_r+0x688>
 800a13a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a13e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a142:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a144:	2b00      	cmp	r3, #0
 800a146:	f2c0 8163 	blt.w	800a410 <_dtoa_r+0x710>
 800a14a:	2f0e      	cmp	r7, #14
 800a14c:	f300 8160 	bgt.w	800a410 <_dtoa_r+0x710>
 800a150:	4b33      	ldr	r3, [pc, #204]	@ (800a220 <_dtoa_r+0x520>)
 800a152:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a156:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a15a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a15e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a160:	2b00      	cmp	r3, #0
 800a162:	da03      	bge.n	800a16c <_dtoa_r+0x46c>
 800a164:	9b07      	ldr	r3, [sp, #28]
 800a166:	2b00      	cmp	r3, #0
 800a168:	f340 8100 	ble.w	800a36c <_dtoa_r+0x66c>
 800a16c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a170:	4656      	mov	r6, sl
 800a172:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a176:	4620      	mov	r0, r4
 800a178:	4629      	mov	r1, r5
 800a17a:	f7f6 fad7 	bl	800072c <__aeabi_ddiv>
 800a17e:	f7f6 fc5b 	bl	8000a38 <__aeabi_d2iz>
 800a182:	4680      	mov	r8, r0
 800a184:	f7f6 f93e 	bl	8000404 <__aeabi_i2d>
 800a188:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a18c:	f7f6 f9a4 	bl	80004d8 <__aeabi_dmul>
 800a190:	4602      	mov	r2, r0
 800a192:	460b      	mov	r3, r1
 800a194:	4620      	mov	r0, r4
 800a196:	4629      	mov	r1, r5
 800a198:	f7f5 ffe6 	bl	8000168 <__aeabi_dsub>
 800a19c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a1a0:	9d07      	ldr	r5, [sp, #28]
 800a1a2:	f806 4b01 	strb.w	r4, [r6], #1
 800a1a6:	eba6 040a 	sub.w	r4, r6, sl
 800a1aa:	42a5      	cmp	r5, r4
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	460b      	mov	r3, r1
 800a1b0:	f040 8116 	bne.w	800a3e0 <_dtoa_r+0x6e0>
 800a1b4:	f7f5 ffda 	bl	800016c <__adddf3>
 800a1b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1bc:	4604      	mov	r4, r0
 800a1be:	460d      	mov	r5, r1
 800a1c0:	f7f6 fc1a 	bl	80009f8 <__aeabi_dcmpgt>
 800a1c4:	2800      	cmp	r0, #0
 800a1c6:	f040 80f8 	bne.w	800a3ba <_dtoa_r+0x6ba>
 800a1ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1ce:	4620      	mov	r0, r4
 800a1d0:	4629      	mov	r1, r5
 800a1d2:	f7f6 fbe9 	bl	80009a8 <__aeabi_dcmpeq>
 800a1d6:	b118      	cbz	r0, 800a1e0 <_dtoa_r+0x4e0>
 800a1d8:	f018 0f01 	tst.w	r8, #1
 800a1dc:	f040 80ed 	bne.w	800a3ba <_dtoa_r+0x6ba>
 800a1e0:	4649      	mov	r1, r9
 800a1e2:	4658      	mov	r0, fp
 800a1e4:	f000 fc92 	bl	800ab0c <_Bfree>
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	7033      	strb	r3, [r6, #0]
 800a1ec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a1ee:	3701      	adds	r7, #1
 800a1f0:	601f      	str	r7, [r3, #0]
 800a1f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f000 8320 	beq.w	800a83a <_dtoa_r+0xb3a>
 800a1fa:	601e      	str	r6, [r3, #0]
 800a1fc:	e31d      	b.n	800a83a <_dtoa_r+0xb3a>
 800a1fe:	07e2      	lsls	r2, r4, #31
 800a200:	d505      	bpl.n	800a20e <_dtoa_r+0x50e>
 800a202:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a206:	f7f6 f967 	bl	80004d8 <__aeabi_dmul>
 800a20a:	2301      	movs	r3, #1
 800a20c:	3601      	adds	r6, #1
 800a20e:	1064      	asrs	r4, r4, #1
 800a210:	3508      	adds	r5, #8
 800a212:	e73f      	b.n	800a094 <_dtoa_r+0x394>
 800a214:	2602      	movs	r6, #2
 800a216:	e742      	b.n	800a09e <_dtoa_r+0x39e>
 800a218:	9c07      	ldr	r4, [sp, #28]
 800a21a:	9704      	str	r7, [sp, #16]
 800a21c:	e761      	b.n	800a0e2 <_dtoa_r+0x3e2>
 800a21e:	bf00      	nop
 800a220:	0800c0b8 	.word	0x0800c0b8
 800a224:	0800c090 	.word	0x0800c090
 800a228:	3ff00000 	.word	0x3ff00000
 800a22c:	40240000 	.word	0x40240000
 800a230:	401c0000 	.word	0x401c0000
 800a234:	40140000 	.word	0x40140000
 800a238:	4b70      	ldr	r3, [pc, #448]	@ (800a3fc <_dtoa_r+0x6fc>)
 800a23a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a23c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a240:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a244:	4454      	add	r4, sl
 800a246:	2900      	cmp	r1, #0
 800a248:	d045      	beq.n	800a2d6 <_dtoa_r+0x5d6>
 800a24a:	2000      	movs	r0, #0
 800a24c:	496c      	ldr	r1, [pc, #432]	@ (800a400 <_dtoa_r+0x700>)
 800a24e:	f7f6 fa6d 	bl	800072c <__aeabi_ddiv>
 800a252:	4633      	mov	r3, r6
 800a254:	462a      	mov	r2, r5
 800a256:	f7f5 ff87 	bl	8000168 <__aeabi_dsub>
 800a25a:	4656      	mov	r6, sl
 800a25c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a260:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a264:	f7f6 fbe8 	bl	8000a38 <__aeabi_d2iz>
 800a268:	4605      	mov	r5, r0
 800a26a:	f7f6 f8cb 	bl	8000404 <__aeabi_i2d>
 800a26e:	4602      	mov	r2, r0
 800a270:	460b      	mov	r3, r1
 800a272:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a276:	f7f5 ff77 	bl	8000168 <__aeabi_dsub>
 800a27a:	4602      	mov	r2, r0
 800a27c:	460b      	mov	r3, r1
 800a27e:	3530      	adds	r5, #48	@ 0x30
 800a280:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a284:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a288:	f806 5b01 	strb.w	r5, [r6], #1
 800a28c:	f7f6 fb96 	bl	80009bc <__aeabi_dcmplt>
 800a290:	2800      	cmp	r0, #0
 800a292:	d163      	bne.n	800a35c <_dtoa_r+0x65c>
 800a294:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a298:	2000      	movs	r0, #0
 800a29a:	495a      	ldr	r1, [pc, #360]	@ (800a404 <_dtoa_r+0x704>)
 800a29c:	f7f5 ff64 	bl	8000168 <__aeabi_dsub>
 800a2a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a2a4:	f7f6 fb8a 	bl	80009bc <__aeabi_dcmplt>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	f040 8087 	bne.w	800a3bc <_dtoa_r+0x6bc>
 800a2ae:	42a6      	cmp	r6, r4
 800a2b0:	f43f af43 	beq.w	800a13a <_dtoa_r+0x43a>
 800a2b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	4b53      	ldr	r3, [pc, #332]	@ (800a408 <_dtoa_r+0x708>)
 800a2bc:	f7f6 f90c 	bl	80004d8 <__aeabi_dmul>
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a2c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2ca:	4b4f      	ldr	r3, [pc, #316]	@ (800a408 <_dtoa_r+0x708>)
 800a2cc:	f7f6 f904 	bl	80004d8 <__aeabi_dmul>
 800a2d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2d4:	e7c4      	b.n	800a260 <_dtoa_r+0x560>
 800a2d6:	4631      	mov	r1, r6
 800a2d8:	4628      	mov	r0, r5
 800a2da:	f7f6 f8fd 	bl	80004d8 <__aeabi_dmul>
 800a2de:	4656      	mov	r6, sl
 800a2e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a2e4:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a2e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2ea:	f7f6 fba5 	bl	8000a38 <__aeabi_d2iz>
 800a2ee:	4605      	mov	r5, r0
 800a2f0:	f7f6 f888 	bl	8000404 <__aeabi_i2d>
 800a2f4:	4602      	mov	r2, r0
 800a2f6:	460b      	mov	r3, r1
 800a2f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2fc:	f7f5 ff34 	bl	8000168 <__aeabi_dsub>
 800a300:	4602      	mov	r2, r0
 800a302:	460b      	mov	r3, r1
 800a304:	3530      	adds	r5, #48	@ 0x30
 800a306:	f806 5b01 	strb.w	r5, [r6], #1
 800a30a:	42a6      	cmp	r6, r4
 800a30c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a310:	f04f 0200 	mov.w	r2, #0
 800a314:	d124      	bne.n	800a360 <_dtoa_r+0x660>
 800a316:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a31a:	4b39      	ldr	r3, [pc, #228]	@ (800a400 <_dtoa_r+0x700>)
 800a31c:	f7f5 ff26 	bl	800016c <__adddf3>
 800a320:	4602      	mov	r2, r0
 800a322:	460b      	mov	r3, r1
 800a324:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a328:	f7f6 fb66 	bl	80009f8 <__aeabi_dcmpgt>
 800a32c:	2800      	cmp	r0, #0
 800a32e:	d145      	bne.n	800a3bc <_dtoa_r+0x6bc>
 800a330:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a334:	2000      	movs	r0, #0
 800a336:	4932      	ldr	r1, [pc, #200]	@ (800a400 <_dtoa_r+0x700>)
 800a338:	f7f5 ff16 	bl	8000168 <__aeabi_dsub>
 800a33c:	4602      	mov	r2, r0
 800a33e:	460b      	mov	r3, r1
 800a340:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a344:	f7f6 fb3a 	bl	80009bc <__aeabi_dcmplt>
 800a348:	2800      	cmp	r0, #0
 800a34a:	f43f aef6 	beq.w	800a13a <_dtoa_r+0x43a>
 800a34e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a350:	1e73      	subs	r3, r6, #1
 800a352:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a354:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a358:	2b30      	cmp	r3, #48	@ 0x30
 800a35a:	d0f8      	beq.n	800a34e <_dtoa_r+0x64e>
 800a35c:	9f04      	ldr	r7, [sp, #16]
 800a35e:	e73f      	b.n	800a1e0 <_dtoa_r+0x4e0>
 800a360:	4b29      	ldr	r3, [pc, #164]	@ (800a408 <_dtoa_r+0x708>)
 800a362:	f7f6 f8b9 	bl	80004d8 <__aeabi_dmul>
 800a366:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a36a:	e7bc      	b.n	800a2e6 <_dtoa_r+0x5e6>
 800a36c:	d10c      	bne.n	800a388 <_dtoa_r+0x688>
 800a36e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a372:	2200      	movs	r2, #0
 800a374:	4b25      	ldr	r3, [pc, #148]	@ (800a40c <_dtoa_r+0x70c>)
 800a376:	f7f6 f8af 	bl	80004d8 <__aeabi_dmul>
 800a37a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a37e:	f7f6 fb31 	bl	80009e4 <__aeabi_dcmpge>
 800a382:	2800      	cmp	r0, #0
 800a384:	f000 815b 	beq.w	800a63e <_dtoa_r+0x93e>
 800a388:	2400      	movs	r4, #0
 800a38a:	4625      	mov	r5, r4
 800a38c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a38e:	4656      	mov	r6, sl
 800a390:	43db      	mvns	r3, r3
 800a392:	9304      	str	r3, [sp, #16]
 800a394:	2700      	movs	r7, #0
 800a396:	4621      	mov	r1, r4
 800a398:	4658      	mov	r0, fp
 800a39a:	f000 fbb7 	bl	800ab0c <_Bfree>
 800a39e:	2d00      	cmp	r5, #0
 800a3a0:	d0dc      	beq.n	800a35c <_dtoa_r+0x65c>
 800a3a2:	b12f      	cbz	r7, 800a3b0 <_dtoa_r+0x6b0>
 800a3a4:	42af      	cmp	r7, r5
 800a3a6:	d003      	beq.n	800a3b0 <_dtoa_r+0x6b0>
 800a3a8:	4639      	mov	r1, r7
 800a3aa:	4658      	mov	r0, fp
 800a3ac:	f000 fbae 	bl	800ab0c <_Bfree>
 800a3b0:	4629      	mov	r1, r5
 800a3b2:	4658      	mov	r0, fp
 800a3b4:	f000 fbaa 	bl	800ab0c <_Bfree>
 800a3b8:	e7d0      	b.n	800a35c <_dtoa_r+0x65c>
 800a3ba:	9704      	str	r7, [sp, #16]
 800a3bc:	4633      	mov	r3, r6
 800a3be:	461e      	mov	r6, r3
 800a3c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a3c4:	2a39      	cmp	r2, #57	@ 0x39
 800a3c6:	d107      	bne.n	800a3d8 <_dtoa_r+0x6d8>
 800a3c8:	459a      	cmp	sl, r3
 800a3ca:	d1f8      	bne.n	800a3be <_dtoa_r+0x6be>
 800a3cc:	9a04      	ldr	r2, [sp, #16]
 800a3ce:	3201      	adds	r2, #1
 800a3d0:	9204      	str	r2, [sp, #16]
 800a3d2:	2230      	movs	r2, #48	@ 0x30
 800a3d4:	f88a 2000 	strb.w	r2, [sl]
 800a3d8:	781a      	ldrb	r2, [r3, #0]
 800a3da:	3201      	adds	r2, #1
 800a3dc:	701a      	strb	r2, [r3, #0]
 800a3de:	e7bd      	b.n	800a35c <_dtoa_r+0x65c>
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	4b09      	ldr	r3, [pc, #36]	@ (800a408 <_dtoa_r+0x708>)
 800a3e4:	f7f6 f878 	bl	80004d8 <__aeabi_dmul>
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	4604      	mov	r4, r0
 800a3ee:	460d      	mov	r5, r1
 800a3f0:	f7f6 fada 	bl	80009a8 <__aeabi_dcmpeq>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	f43f aebc 	beq.w	800a172 <_dtoa_r+0x472>
 800a3fa:	e6f1      	b.n	800a1e0 <_dtoa_r+0x4e0>
 800a3fc:	0800c0b8 	.word	0x0800c0b8
 800a400:	3fe00000 	.word	0x3fe00000
 800a404:	3ff00000 	.word	0x3ff00000
 800a408:	40240000 	.word	0x40240000
 800a40c:	40140000 	.word	0x40140000
 800a410:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a412:	2a00      	cmp	r2, #0
 800a414:	f000 80db 	beq.w	800a5ce <_dtoa_r+0x8ce>
 800a418:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a41a:	2a01      	cmp	r2, #1
 800a41c:	f300 80bf 	bgt.w	800a59e <_dtoa_r+0x89e>
 800a420:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a422:	2a00      	cmp	r2, #0
 800a424:	f000 80b7 	beq.w	800a596 <_dtoa_r+0x896>
 800a428:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a42c:	4646      	mov	r6, r8
 800a42e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a430:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a432:	2101      	movs	r1, #1
 800a434:	441a      	add	r2, r3
 800a436:	4658      	mov	r0, fp
 800a438:	4498      	add	r8, r3
 800a43a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a43c:	f000 fc1a 	bl	800ac74 <__i2b>
 800a440:	4605      	mov	r5, r0
 800a442:	b15e      	cbz	r6, 800a45c <_dtoa_r+0x75c>
 800a444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a446:	2b00      	cmp	r3, #0
 800a448:	dd08      	ble.n	800a45c <_dtoa_r+0x75c>
 800a44a:	42b3      	cmp	r3, r6
 800a44c:	bfa8      	it	ge
 800a44e:	4633      	movge	r3, r6
 800a450:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a452:	eba8 0803 	sub.w	r8, r8, r3
 800a456:	1af6      	subs	r6, r6, r3
 800a458:	1ad3      	subs	r3, r2, r3
 800a45a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a45c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a45e:	b1f3      	cbz	r3, 800a49e <_dtoa_r+0x79e>
 800a460:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a462:	2b00      	cmp	r3, #0
 800a464:	f000 80b7 	beq.w	800a5d6 <_dtoa_r+0x8d6>
 800a468:	b18c      	cbz	r4, 800a48e <_dtoa_r+0x78e>
 800a46a:	4629      	mov	r1, r5
 800a46c:	4622      	mov	r2, r4
 800a46e:	4658      	mov	r0, fp
 800a470:	f000 fcbe 	bl	800adf0 <__pow5mult>
 800a474:	464a      	mov	r2, r9
 800a476:	4601      	mov	r1, r0
 800a478:	4605      	mov	r5, r0
 800a47a:	4658      	mov	r0, fp
 800a47c:	f000 fc10 	bl	800aca0 <__multiply>
 800a480:	4649      	mov	r1, r9
 800a482:	9004      	str	r0, [sp, #16]
 800a484:	4658      	mov	r0, fp
 800a486:	f000 fb41 	bl	800ab0c <_Bfree>
 800a48a:	9b04      	ldr	r3, [sp, #16]
 800a48c:	4699      	mov	r9, r3
 800a48e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a490:	1b1a      	subs	r2, r3, r4
 800a492:	d004      	beq.n	800a49e <_dtoa_r+0x79e>
 800a494:	4649      	mov	r1, r9
 800a496:	4658      	mov	r0, fp
 800a498:	f000 fcaa 	bl	800adf0 <__pow5mult>
 800a49c:	4681      	mov	r9, r0
 800a49e:	2101      	movs	r1, #1
 800a4a0:	4658      	mov	r0, fp
 800a4a2:	f000 fbe7 	bl	800ac74 <__i2b>
 800a4a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4a8:	4604      	mov	r4, r0
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	f000 81c9 	beq.w	800a842 <_dtoa_r+0xb42>
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	4601      	mov	r1, r0
 800a4b4:	4658      	mov	r0, fp
 800a4b6:	f000 fc9b 	bl	800adf0 <__pow5mult>
 800a4ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a4bc:	4604      	mov	r4, r0
 800a4be:	2b01      	cmp	r3, #1
 800a4c0:	f300 808f 	bgt.w	800a5e2 <_dtoa_r+0x8e2>
 800a4c4:	9b02      	ldr	r3, [sp, #8]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	f040 8087 	bne.w	800a5da <_dtoa_r+0x8da>
 800a4cc:	9b03      	ldr	r3, [sp, #12]
 800a4ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	f040 8083 	bne.w	800a5de <_dtoa_r+0x8de>
 800a4d8:	9b03      	ldr	r3, [sp, #12]
 800a4da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a4de:	0d1b      	lsrs	r3, r3, #20
 800a4e0:	051b      	lsls	r3, r3, #20
 800a4e2:	b12b      	cbz	r3, 800a4f0 <_dtoa_r+0x7f0>
 800a4e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4e6:	f108 0801 	add.w	r8, r8, #1
 800a4ea:	3301      	adds	r3, #1
 800a4ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	f000 81aa 	beq.w	800a84e <_dtoa_r+0xb4e>
 800a4fa:	6923      	ldr	r3, [r4, #16]
 800a4fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a500:	6918      	ldr	r0, [r3, #16]
 800a502:	f000 fb6b 	bl	800abdc <__hi0bits>
 800a506:	f1c0 0020 	rsb	r0, r0, #32
 800a50a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a50c:	4418      	add	r0, r3
 800a50e:	f010 001f 	ands.w	r0, r0, #31
 800a512:	d071      	beq.n	800a5f8 <_dtoa_r+0x8f8>
 800a514:	f1c0 0320 	rsb	r3, r0, #32
 800a518:	2b04      	cmp	r3, #4
 800a51a:	dd65      	ble.n	800a5e8 <_dtoa_r+0x8e8>
 800a51c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a51e:	f1c0 001c 	rsb	r0, r0, #28
 800a522:	4403      	add	r3, r0
 800a524:	4480      	add	r8, r0
 800a526:	4406      	add	r6, r0
 800a528:	9309      	str	r3, [sp, #36]	@ 0x24
 800a52a:	f1b8 0f00 	cmp.w	r8, #0
 800a52e:	dd05      	ble.n	800a53c <_dtoa_r+0x83c>
 800a530:	4649      	mov	r1, r9
 800a532:	4642      	mov	r2, r8
 800a534:	4658      	mov	r0, fp
 800a536:	f000 fcb5 	bl	800aea4 <__lshift>
 800a53a:	4681      	mov	r9, r0
 800a53c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a53e:	2b00      	cmp	r3, #0
 800a540:	dd05      	ble.n	800a54e <_dtoa_r+0x84e>
 800a542:	4621      	mov	r1, r4
 800a544:	461a      	mov	r2, r3
 800a546:	4658      	mov	r0, fp
 800a548:	f000 fcac 	bl	800aea4 <__lshift>
 800a54c:	4604      	mov	r4, r0
 800a54e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a550:	2b00      	cmp	r3, #0
 800a552:	d053      	beq.n	800a5fc <_dtoa_r+0x8fc>
 800a554:	4621      	mov	r1, r4
 800a556:	4648      	mov	r0, r9
 800a558:	f000 fd10 	bl	800af7c <__mcmp>
 800a55c:	2800      	cmp	r0, #0
 800a55e:	da4d      	bge.n	800a5fc <_dtoa_r+0x8fc>
 800a560:	1e7b      	subs	r3, r7, #1
 800a562:	4649      	mov	r1, r9
 800a564:	9304      	str	r3, [sp, #16]
 800a566:	220a      	movs	r2, #10
 800a568:	2300      	movs	r3, #0
 800a56a:	4658      	mov	r0, fp
 800a56c:	f000 faf0 	bl	800ab50 <__multadd>
 800a570:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a572:	4681      	mov	r9, r0
 800a574:	2b00      	cmp	r3, #0
 800a576:	f000 816c 	beq.w	800a852 <_dtoa_r+0xb52>
 800a57a:	2300      	movs	r3, #0
 800a57c:	4629      	mov	r1, r5
 800a57e:	220a      	movs	r2, #10
 800a580:	4658      	mov	r0, fp
 800a582:	f000 fae5 	bl	800ab50 <__multadd>
 800a586:	9b08      	ldr	r3, [sp, #32]
 800a588:	4605      	mov	r5, r0
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	dc61      	bgt.n	800a652 <_dtoa_r+0x952>
 800a58e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a590:	2b02      	cmp	r3, #2
 800a592:	dc3b      	bgt.n	800a60c <_dtoa_r+0x90c>
 800a594:	e05d      	b.n	800a652 <_dtoa_r+0x952>
 800a596:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a598:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a59c:	e746      	b.n	800a42c <_dtoa_r+0x72c>
 800a59e:	9b07      	ldr	r3, [sp, #28]
 800a5a0:	1e5c      	subs	r4, r3, #1
 800a5a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5a4:	42a3      	cmp	r3, r4
 800a5a6:	bfbf      	itttt	lt
 800a5a8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a5aa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800a5ac:	1ae3      	sublt	r3, r4, r3
 800a5ae:	18d2      	addlt	r2, r2, r3
 800a5b0:	bfa8      	it	ge
 800a5b2:	1b1c      	subge	r4, r3, r4
 800a5b4:	9b07      	ldr	r3, [sp, #28]
 800a5b6:	bfbe      	ittt	lt
 800a5b8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a5ba:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800a5bc:	2400      	movlt	r4, #0
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	bfb5      	itete	lt
 800a5c2:	eba8 0603 	sublt.w	r6, r8, r3
 800a5c6:	4646      	movge	r6, r8
 800a5c8:	2300      	movlt	r3, #0
 800a5ca:	9b07      	ldrge	r3, [sp, #28]
 800a5cc:	e730      	b.n	800a430 <_dtoa_r+0x730>
 800a5ce:	4646      	mov	r6, r8
 800a5d0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a5d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a5d4:	e735      	b.n	800a442 <_dtoa_r+0x742>
 800a5d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a5d8:	e75c      	b.n	800a494 <_dtoa_r+0x794>
 800a5da:	2300      	movs	r3, #0
 800a5dc:	e788      	b.n	800a4f0 <_dtoa_r+0x7f0>
 800a5de:	9b02      	ldr	r3, [sp, #8]
 800a5e0:	e786      	b.n	800a4f0 <_dtoa_r+0x7f0>
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5e6:	e788      	b.n	800a4fa <_dtoa_r+0x7fa>
 800a5e8:	d09f      	beq.n	800a52a <_dtoa_r+0x82a>
 800a5ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5ec:	331c      	adds	r3, #28
 800a5ee:	441a      	add	r2, r3
 800a5f0:	4498      	add	r8, r3
 800a5f2:	441e      	add	r6, r3
 800a5f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5f6:	e798      	b.n	800a52a <_dtoa_r+0x82a>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	e7f6      	b.n	800a5ea <_dtoa_r+0x8ea>
 800a5fc:	9b07      	ldr	r3, [sp, #28]
 800a5fe:	9704      	str	r7, [sp, #16]
 800a600:	2b00      	cmp	r3, #0
 800a602:	dc20      	bgt.n	800a646 <_dtoa_r+0x946>
 800a604:	9308      	str	r3, [sp, #32]
 800a606:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a608:	2b02      	cmp	r3, #2
 800a60a:	dd1e      	ble.n	800a64a <_dtoa_r+0x94a>
 800a60c:	9b08      	ldr	r3, [sp, #32]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	f47f aebc 	bne.w	800a38c <_dtoa_r+0x68c>
 800a614:	4621      	mov	r1, r4
 800a616:	2205      	movs	r2, #5
 800a618:	4658      	mov	r0, fp
 800a61a:	f000 fa99 	bl	800ab50 <__multadd>
 800a61e:	4601      	mov	r1, r0
 800a620:	4604      	mov	r4, r0
 800a622:	4648      	mov	r0, r9
 800a624:	f000 fcaa 	bl	800af7c <__mcmp>
 800a628:	2800      	cmp	r0, #0
 800a62a:	f77f aeaf 	ble.w	800a38c <_dtoa_r+0x68c>
 800a62e:	2331      	movs	r3, #49	@ 0x31
 800a630:	4656      	mov	r6, sl
 800a632:	f806 3b01 	strb.w	r3, [r6], #1
 800a636:	9b04      	ldr	r3, [sp, #16]
 800a638:	3301      	adds	r3, #1
 800a63a:	9304      	str	r3, [sp, #16]
 800a63c:	e6aa      	b.n	800a394 <_dtoa_r+0x694>
 800a63e:	9c07      	ldr	r4, [sp, #28]
 800a640:	9704      	str	r7, [sp, #16]
 800a642:	4625      	mov	r5, r4
 800a644:	e7f3      	b.n	800a62e <_dtoa_r+0x92e>
 800a646:	9b07      	ldr	r3, [sp, #28]
 800a648:	9308      	str	r3, [sp, #32]
 800a64a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	f000 8104 	beq.w	800a85a <_dtoa_r+0xb5a>
 800a652:	2e00      	cmp	r6, #0
 800a654:	dd05      	ble.n	800a662 <_dtoa_r+0x962>
 800a656:	4629      	mov	r1, r5
 800a658:	4632      	mov	r2, r6
 800a65a:	4658      	mov	r0, fp
 800a65c:	f000 fc22 	bl	800aea4 <__lshift>
 800a660:	4605      	mov	r5, r0
 800a662:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a664:	2b00      	cmp	r3, #0
 800a666:	d05a      	beq.n	800a71e <_dtoa_r+0xa1e>
 800a668:	4658      	mov	r0, fp
 800a66a:	6869      	ldr	r1, [r5, #4]
 800a66c:	f000 fa0e 	bl	800aa8c <_Balloc>
 800a670:	4606      	mov	r6, r0
 800a672:	b928      	cbnz	r0, 800a680 <_dtoa_r+0x980>
 800a674:	4602      	mov	r2, r0
 800a676:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a67a:	4b83      	ldr	r3, [pc, #524]	@ (800a888 <_dtoa_r+0xb88>)
 800a67c:	f7ff bb54 	b.w	8009d28 <_dtoa_r+0x28>
 800a680:	692a      	ldr	r2, [r5, #16]
 800a682:	f105 010c 	add.w	r1, r5, #12
 800a686:	3202      	adds	r2, #2
 800a688:	0092      	lsls	r2, r2, #2
 800a68a:	300c      	adds	r0, #12
 800a68c:	f7ff faa1 	bl	8009bd2 <memcpy>
 800a690:	2201      	movs	r2, #1
 800a692:	4631      	mov	r1, r6
 800a694:	4658      	mov	r0, fp
 800a696:	f000 fc05 	bl	800aea4 <__lshift>
 800a69a:	462f      	mov	r7, r5
 800a69c:	4605      	mov	r5, r0
 800a69e:	f10a 0301 	add.w	r3, sl, #1
 800a6a2:	9307      	str	r3, [sp, #28]
 800a6a4:	9b08      	ldr	r3, [sp, #32]
 800a6a6:	4453      	add	r3, sl
 800a6a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a6aa:	9b02      	ldr	r3, [sp, #8]
 800a6ac:	f003 0301 	and.w	r3, r3, #1
 800a6b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a6b2:	9b07      	ldr	r3, [sp, #28]
 800a6b4:	4621      	mov	r1, r4
 800a6b6:	3b01      	subs	r3, #1
 800a6b8:	4648      	mov	r0, r9
 800a6ba:	9302      	str	r3, [sp, #8]
 800a6bc:	f7ff fa97 	bl	8009bee <quorem>
 800a6c0:	4639      	mov	r1, r7
 800a6c2:	9008      	str	r0, [sp, #32]
 800a6c4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a6c8:	4648      	mov	r0, r9
 800a6ca:	f000 fc57 	bl	800af7c <__mcmp>
 800a6ce:	462a      	mov	r2, r5
 800a6d0:	9009      	str	r0, [sp, #36]	@ 0x24
 800a6d2:	4621      	mov	r1, r4
 800a6d4:	4658      	mov	r0, fp
 800a6d6:	f000 fc6d 	bl	800afb4 <__mdiff>
 800a6da:	68c2      	ldr	r2, [r0, #12]
 800a6dc:	4606      	mov	r6, r0
 800a6de:	bb02      	cbnz	r2, 800a722 <_dtoa_r+0xa22>
 800a6e0:	4601      	mov	r1, r0
 800a6e2:	4648      	mov	r0, r9
 800a6e4:	f000 fc4a 	bl	800af7c <__mcmp>
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	4631      	mov	r1, r6
 800a6ec:	4658      	mov	r0, fp
 800a6ee:	920c      	str	r2, [sp, #48]	@ 0x30
 800a6f0:	f000 fa0c 	bl	800ab0c <_Bfree>
 800a6f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a6f6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a6f8:	9e07      	ldr	r6, [sp, #28]
 800a6fa:	ea43 0102 	orr.w	r1, r3, r2
 800a6fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a700:	4319      	orrs	r1, r3
 800a702:	d110      	bne.n	800a726 <_dtoa_r+0xa26>
 800a704:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a708:	d029      	beq.n	800a75e <_dtoa_r+0xa5e>
 800a70a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	dd02      	ble.n	800a716 <_dtoa_r+0xa16>
 800a710:	9b08      	ldr	r3, [sp, #32]
 800a712:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a716:	9b02      	ldr	r3, [sp, #8]
 800a718:	f883 8000 	strb.w	r8, [r3]
 800a71c:	e63b      	b.n	800a396 <_dtoa_r+0x696>
 800a71e:	4628      	mov	r0, r5
 800a720:	e7bb      	b.n	800a69a <_dtoa_r+0x99a>
 800a722:	2201      	movs	r2, #1
 800a724:	e7e1      	b.n	800a6ea <_dtoa_r+0x9ea>
 800a726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a728:	2b00      	cmp	r3, #0
 800a72a:	db04      	blt.n	800a736 <_dtoa_r+0xa36>
 800a72c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800a72e:	430b      	orrs	r3, r1
 800a730:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a732:	430b      	orrs	r3, r1
 800a734:	d120      	bne.n	800a778 <_dtoa_r+0xa78>
 800a736:	2a00      	cmp	r2, #0
 800a738:	dded      	ble.n	800a716 <_dtoa_r+0xa16>
 800a73a:	4649      	mov	r1, r9
 800a73c:	2201      	movs	r2, #1
 800a73e:	4658      	mov	r0, fp
 800a740:	f000 fbb0 	bl	800aea4 <__lshift>
 800a744:	4621      	mov	r1, r4
 800a746:	4681      	mov	r9, r0
 800a748:	f000 fc18 	bl	800af7c <__mcmp>
 800a74c:	2800      	cmp	r0, #0
 800a74e:	dc03      	bgt.n	800a758 <_dtoa_r+0xa58>
 800a750:	d1e1      	bne.n	800a716 <_dtoa_r+0xa16>
 800a752:	f018 0f01 	tst.w	r8, #1
 800a756:	d0de      	beq.n	800a716 <_dtoa_r+0xa16>
 800a758:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a75c:	d1d8      	bne.n	800a710 <_dtoa_r+0xa10>
 800a75e:	2339      	movs	r3, #57	@ 0x39
 800a760:	9a02      	ldr	r2, [sp, #8]
 800a762:	7013      	strb	r3, [r2, #0]
 800a764:	4633      	mov	r3, r6
 800a766:	461e      	mov	r6, r3
 800a768:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a76c:	3b01      	subs	r3, #1
 800a76e:	2a39      	cmp	r2, #57	@ 0x39
 800a770:	d052      	beq.n	800a818 <_dtoa_r+0xb18>
 800a772:	3201      	adds	r2, #1
 800a774:	701a      	strb	r2, [r3, #0]
 800a776:	e60e      	b.n	800a396 <_dtoa_r+0x696>
 800a778:	2a00      	cmp	r2, #0
 800a77a:	dd07      	ble.n	800a78c <_dtoa_r+0xa8c>
 800a77c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a780:	d0ed      	beq.n	800a75e <_dtoa_r+0xa5e>
 800a782:	9a02      	ldr	r2, [sp, #8]
 800a784:	f108 0301 	add.w	r3, r8, #1
 800a788:	7013      	strb	r3, [r2, #0]
 800a78a:	e604      	b.n	800a396 <_dtoa_r+0x696>
 800a78c:	9b07      	ldr	r3, [sp, #28]
 800a78e:	9a07      	ldr	r2, [sp, #28]
 800a790:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a794:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a796:	4293      	cmp	r3, r2
 800a798:	d028      	beq.n	800a7ec <_dtoa_r+0xaec>
 800a79a:	4649      	mov	r1, r9
 800a79c:	2300      	movs	r3, #0
 800a79e:	220a      	movs	r2, #10
 800a7a0:	4658      	mov	r0, fp
 800a7a2:	f000 f9d5 	bl	800ab50 <__multadd>
 800a7a6:	42af      	cmp	r7, r5
 800a7a8:	4681      	mov	r9, r0
 800a7aa:	f04f 0300 	mov.w	r3, #0
 800a7ae:	f04f 020a 	mov.w	r2, #10
 800a7b2:	4639      	mov	r1, r7
 800a7b4:	4658      	mov	r0, fp
 800a7b6:	d107      	bne.n	800a7c8 <_dtoa_r+0xac8>
 800a7b8:	f000 f9ca 	bl	800ab50 <__multadd>
 800a7bc:	4607      	mov	r7, r0
 800a7be:	4605      	mov	r5, r0
 800a7c0:	9b07      	ldr	r3, [sp, #28]
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	9307      	str	r3, [sp, #28]
 800a7c6:	e774      	b.n	800a6b2 <_dtoa_r+0x9b2>
 800a7c8:	f000 f9c2 	bl	800ab50 <__multadd>
 800a7cc:	4629      	mov	r1, r5
 800a7ce:	4607      	mov	r7, r0
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	220a      	movs	r2, #10
 800a7d4:	4658      	mov	r0, fp
 800a7d6:	f000 f9bb 	bl	800ab50 <__multadd>
 800a7da:	4605      	mov	r5, r0
 800a7dc:	e7f0      	b.n	800a7c0 <_dtoa_r+0xac0>
 800a7de:	9b08      	ldr	r3, [sp, #32]
 800a7e0:	2700      	movs	r7, #0
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	bfcc      	ite	gt
 800a7e6:	461e      	movgt	r6, r3
 800a7e8:	2601      	movle	r6, #1
 800a7ea:	4456      	add	r6, sl
 800a7ec:	4649      	mov	r1, r9
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	4658      	mov	r0, fp
 800a7f2:	f000 fb57 	bl	800aea4 <__lshift>
 800a7f6:	4621      	mov	r1, r4
 800a7f8:	4681      	mov	r9, r0
 800a7fa:	f000 fbbf 	bl	800af7c <__mcmp>
 800a7fe:	2800      	cmp	r0, #0
 800a800:	dcb0      	bgt.n	800a764 <_dtoa_r+0xa64>
 800a802:	d102      	bne.n	800a80a <_dtoa_r+0xb0a>
 800a804:	f018 0f01 	tst.w	r8, #1
 800a808:	d1ac      	bne.n	800a764 <_dtoa_r+0xa64>
 800a80a:	4633      	mov	r3, r6
 800a80c:	461e      	mov	r6, r3
 800a80e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a812:	2a30      	cmp	r2, #48	@ 0x30
 800a814:	d0fa      	beq.n	800a80c <_dtoa_r+0xb0c>
 800a816:	e5be      	b.n	800a396 <_dtoa_r+0x696>
 800a818:	459a      	cmp	sl, r3
 800a81a:	d1a4      	bne.n	800a766 <_dtoa_r+0xa66>
 800a81c:	9b04      	ldr	r3, [sp, #16]
 800a81e:	3301      	adds	r3, #1
 800a820:	9304      	str	r3, [sp, #16]
 800a822:	2331      	movs	r3, #49	@ 0x31
 800a824:	f88a 3000 	strb.w	r3, [sl]
 800a828:	e5b5      	b.n	800a396 <_dtoa_r+0x696>
 800a82a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a82c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a88c <_dtoa_r+0xb8c>
 800a830:	b11b      	cbz	r3, 800a83a <_dtoa_r+0xb3a>
 800a832:	f10a 0308 	add.w	r3, sl, #8
 800a836:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a838:	6013      	str	r3, [r2, #0]
 800a83a:	4650      	mov	r0, sl
 800a83c:	b017      	add	sp, #92	@ 0x5c
 800a83e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a842:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a844:	2b01      	cmp	r3, #1
 800a846:	f77f ae3d 	ble.w	800a4c4 <_dtoa_r+0x7c4>
 800a84a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a84c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a84e:	2001      	movs	r0, #1
 800a850:	e65b      	b.n	800a50a <_dtoa_r+0x80a>
 800a852:	9b08      	ldr	r3, [sp, #32]
 800a854:	2b00      	cmp	r3, #0
 800a856:	f77f aed6 	ble.w	800a606 <_dtoa_r+0x906>
 800a85a:	4656      	mov	r6, sl
 800a85c:	4621      	mov	r1, r4
 800a85e:	4648      	mov	r0, r9
 800a860:	f7ff f9c5 	bl	8009bee <quorem>
 800a864:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a868:	9b08      	ldr	r3, [sp, #32]
 800a86a:	f806 8b01 	strb.w	r8, [r6], #1
 800a86e:	eba6 020a 	sub.w	r2, r6, sl
 800a872:	4293      	cmp	r3, r2
 800a874:	ddb3      	ble.n	800a7de <_dtoa_r+0xade>
 800a876:	4649      	mov	r1, r9
 800a878:	2300      	movs	r3, #0
 800a87a:	220a      	movs	r2, #10
 800a87c:	4658      	mov	r0, fp
 800a87e:	f000 f967 	bl	800ab50 <__multadd>
 800a882:	4681      	mov	r9, r0
 800a884:	e7ea      	b.n	800a85c <_dtoa_r+0xb5c>
 800a886:	bf00      	nop
 800a888:	0800c013 	.word	0x0800c013
 800a88c:	0800bf97 	.word	0x0800bf97

0800a890 <_free_r>:
 800a890:	b538      	push	{r3, r4, r5, lr}
 800a892:	4605      	mov	r5, r0
 800a894:	2900      	cmp	r1, #0
 800a896:	d040      	beq.n	800a91a <_free_r+0x8a>
 800a898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a89c:	1f0c      	subs	r4, r1, #4
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	bfb8      	it	lt
 800a8a2:	18e4      	addlt	r4, r4, r3
 800a8a4:	f000 f8e6 	bl	800aa74 <__malloc_lock>
 800a8a8:	4a1c      	ldr	r2, [pc, #112]	@ (800a91c <_free_r+0x8c>)
 800a8aa:	6813      	ldr	r3, [r2, #0]
 800a8ac:	b933      	cbnz	r3, 800a8bc <_free_r+0x2c>
 800a8ae:	6063      	str	r3, [r4, #4]
 800a8b0:	6014      	str	r4, [r2, #0]
 800a8b2:	4628      	mov	r0, r5
 800a8b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8b8:	f000 b8e2 	b.w	800aa80 <__malloc_unlock>
 800a8bc:	42a3      	cmp	r3, r4
 800a8be:	d908      	bls.n	800a8d2 <_free_r+0x42>
 800a8c0:	6820      	ldr	r0, [r4, #0]
 800a8c2:	1821      	adds	r1, r4, r0
 800a8c4:	428b      	cmp	r3, r1
 800a8c6:	bf01      	itttt	eq
 800a8c8:	6819      	ldreq	r1, [r3, #0]
 800a8ca:	685b      	ldreq	r3, [r3, #4]
 800a8cc:	1809      	addeq	r1, r1, r0
 800a8ce:	6021      	streq	r1, [r4, #0]
 800a8d0:	e7ed      	b.n	800a8ae <_free_r+0x1e>
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	685b      	ldr	r3, [r3, #4]
 800a8d6:	b10b      	cbz	r3, 800a8dc <_free_r+0x4c>
 800a8d8:	42a3      	cmp	r3, r4
 800a8da:	d9fa      	bls.n	800a8d2 <_free_r+0x42>
 800a8dc:	6811      	ldr	r1, [r2, #0]
 800a8de:	1850      	adds	r0, r2, r1
 800a8e0:	42a0      	cmp	r0, r4
 800a8e2:	d10b      	bne.n	800a8fc <_free_r+0x6c>
 800a8e4:	6820      	ldr	r0, [r4, #0]
 800a8e6:	4401      	add	r1, r0
 800a8e8:	1850      	adds	r0, r2, r1
 800a8ea:	4283      	cmp	r3, r0
 800a8ec:	6011      	str	r1, [r2, #0]
 800a8ee:	d1e0      	bne.n	800a8b2 <_free_r+0x22>
 800a8f0:	6818      	ldr	r0, [r3, #0]
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	4408      	add	r0, r1
 800a8f6:	6010      	str	r0, [r2, #0]
 800a8f8:	6053      	str	r3, [r2, #4]
 800a8fa:	e7da      	b.n	800a8b2 <_free_r+0x22>
 800a8fc:	d902      	bls.n	800a904 <_free_r+0x74>
 800a8fe:	230c      	movs	r3, #12
 800a900:	602b      	str	r3, [r5, #0]
 800a902:	e7d6      	b.n	800a8b2 <_free_r+0x22>
 800a904:	6820      	ldr	r0, [r4, #0]
 800a906:	1821      	adds	r1, r4, r0
 800a908:	428b      	cmp	r3, r1
 800a90a:	bf01      	itttt	eq
 800a90c:	6819      	ldreq	r1, [r3, #0]
 800a90e:	685b      	ldreq	r3, [r3, #4]
 800a910:	1809      	addeq	r1, r1, r0
 800a912:	6021      	streq	r1, [r4, #0]
 800a914:	6063      	str	r3, [r4, #4]
 800a916:	6054      	str	r4, [r2, #4]
 800a918:	e7cb      	b.n	800a8b2 <_free_r+0x22>
 800a91a:	bd38      	pop	{r3, r4, r5, pc}
 800a91c:	20004900 	.word	0x20004900

0800a920 <malloc>:
 800a920:	4b02      	ldr	r3, [pc, #8]	@ (800a92c <malloc+0xc>)
 800a922:	4601      	mov	r1, r0
 800a924:	6818      	ldr	r0, [r3, #0]
 800a926:	f000 b825 	b.w	800a974 <_malloc_r>
 800a92a:	bf00      	nop
 800a92c:	20000098 	.word	0x20000098

0800a930 <sbrk_aligned>:
 800a930:	b570      	push	{r4, r5, r6, lr}
 800a932:	4e0f      	ldr	r6, [pc, #60]	@ (800a970 <sbrk_aligned+0x40>)
 800a934:	460c      	mov	r4, r1
 800a936:	6831      	ldr	r1, [r6, #0]
 800a938:	4605      	mov	r5, r0
 800a93a:	b911      	cbnz	r1, 800a942 <sbrk_aligned+0x12>
 800a93c:	f000 fe26 	bl	800b58c <_sbrk_r>
 800a940:	6030      	str	r0, [r6, #0]
 800a942:	4621      	mov	r1, r4
 800a944:	4628      	mov	r0, r5
 800a946:	f000 fe21 	bl	800b58c <_sbrk_r>
 800a94a:	1c43      	adds	r3, r0, #1
 800a94c:	d103      	bne.n	800a956 <sbrk_aligned+0x26>
 800a94e:	f04f 34ff 	mov.w	r4, #4294967295
 800a952:	4620      	mov	r0, r4
 800a954:	bd70      	pop	{r4, r5, r6, pc}
 800a956:	1cc4      	adds	r4, r0, #3
 800a958:	f024 0403 	bic.w	r4, r4, #3
 800a95c:	42a0      	cmp	r0, r4
 800a95e:	d0f8      	beq.n	800a952 <sbrk_aligned+0x22>
 800a960:	1a21      	subs	r1, r4, r0
 800a962:	4628      	mov	r0, r5
 800a964:	f000 fe12 	bl	800b58c <_sbrk_r>
 800a968:	3001      	adds	r0, #1
 800a96a:	d1f2      	bne.n	800a952 <sbrk_aligned+0x22>
 800a96c:	e7ef      	b.n	800a94e <sbrk_aligned+0x1e>
 800a96e:	bf00      	nop
 800a970:	200048fc 	.word	0x200048fc

0800a974 <_malloc_r>:
 800a974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a978:	1ccd      	adds	r5, r1, #3
 800a97a:	f025 0503 	bic.w	r5, r5, #3
 800a97e:	3508      	adds	r5, #8
 800a980:	2d0c      	cmp	r5, #12
 800a982:	bf38      	it	cc
 800a984:	250c      	movcc	r5, #12
 800a986:	2d00      	cmp	r5, #0
 800a988:	4606      	mov	r6, r0
 800a98a:	db01      	blt.n	800a990 <_malloc_r+0x1c>
 800a98c:	42a9      	cmp	r1, r5
 800a98e:	d904      	bls.n	800a99a <_malloc_r+0x26>
 800a990:	230c      	movs	r3, #12
 800a992:	6033      	str	r3, [r6, #0]
 800a994:	2000      	movs	r0, #0
 800a996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a99a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa70 <_malloc_r+0xfc>
 800a99e:	f000 f869 	bl	800aa74 <__malloc_lock>
 800a9a2:	f8d8 3000 	ldr.w	r3, [r8]
 800a9a6:	461c      	mov	r4, r3
 800a9a8:	bb44      	cbnz	r4, 800a9fc <_malloc_r+0x88>
 800a9aa:	4629      	mov	r1, r5
 800a9ac:	4630      	mov	r0, r6
 800a9ae:	f7ff ffbf 	bl	800a930 <sbrk_aligned>
 800a9b2:	1c43      	adds	r3, r0, #1
 800a9b4:	4604      	mov	r4, r0
 800a9b6:	d158      	bne.n	800aa6a <_malloc_r+0xf6>
 800a9b8:	f8d8 4000 	ldr.w	r4, [r8]
 800a9bc:	4627      	mov	r7, r4
 800a9be:	2f00      	cmp	r7, #0
 800a9c0:	d143      	bne.n	800aa4a <_malloc_r+0xd6>
 800a9c2:	2c00      	cmp	r4, #0
 800a9c4:	d04b      	beq.n	800aa5e <_malloc_r+0xea>
 800a9c6:	6823      	ldr	r3, [r4, #0]
 800a9c8:	4639      	mov	r1, r7
 800a9ca:	4630      	mov	r0, r6
 800a9cc:	eb04 0903 	add.w	r9, r4, r3
 800a9d0:	f000 fddc 	bl	800b58c <_sbrk_r>
 800a9d4:	4581      	cmp	r9, r0
 800a9d6:	d142      	bne.n	800aa5e <_malloc_r+0xea>
 800a9d8:	6821      	ldr	r1, [r4, #0]
 800a9da:	4630      	mov	r0, r6
 800a9dc:	1a6d      	subs	r5, r5, r1
 800a9de:	4629      	mov	r1, r5
 800a9e0:	f7ff ffa6 	bl	800a930 <sbrk_aligned>
 800a9e4:	3001      	adds	r0, #1
 800a9e6:	d03a      	beq.n	800aa5e <_malloc_r+0xea>
 800a9e8:	6823      	ldr	r3, [r4, #0]
 800a9ea:	442b      	add	r3, r5
 800a9ec:	6023      	str	r3, [r4, #0]
 800a9ee:	f8d8 3000 	ldr.w	r3, [r8]
 800a9f2:	685a      	ldr	r2, [r3, #4]
 800a9f4:	bb62      	cbnz	r2, 800aa50 <_malloc_r+0xdc>
 800a9f6:	f8c8 7000 	str.w	r7, [r8]
 800a9fa:	e00f      	b.n	800aa1c <_malloc_r+0xa8>
 800a9fc:	6822      	ldr	r2, [r4, #0]
 800a9fe:	1b52      	subs	r2, r2, r5
 800aa00:	d420      	bmi.n	800aa44 <_malloc_r+0xd0>
 800aa02:	2a0b      	cmp	r2, #11
 800aa04:	d917      	bls.n	800aa36 <_malloc_r+0xc2>
 800aa06:	1961      	adds	r1, r4, r5
 800aa08:	42a3      	cmp	r3, r4
 800aa0a:	6025      	str	r5, [r4, #0]
 800aa0c:	bf18      	it	ne
 800aa0e:	6059      	strne	r1, [r3, #4]
 800aa10:	6863      	ldr	r3, [r4, #4]
 800aa12:	bf08      	it	eq
 800aa14:	f8c8 1000 	streq.w	r1, [r8]
 800aa18:	5162      	str	r2, [r4, r5]
 800aa1a:	604b      	str	r3, [r1, #4]
 800aa1c:	4630      	mov	r0, r6
 800aa1e:	f000 f82f 	bl	800aa80 <__malloc_unlock>
 800aa22:	f104 000b 	add.w	r0, r4, #11
 800aa26:	1d23      	adds	r3, r4, #4
 800aa28:	f020 0007 	bic.w	r0, r0, #7
 800aa2c:	1ac2      	subs	r2, r0, r3
 800aa2e:	bf1c      	itt	ne
 800aa30:	1a1b      	subne	r3, r3, r0
 800aa32:	50a3      	strne	r3, [r4, r2]
 800aa34:	e7af      	b.n	800a996 <_malloc_r+0x22>
 800aa36:	6862      	ldr	r2, [r4, #4]
 800aa38:	42a3      	cmp	r3, r4
 800aa3a:	bf0c      	ite	eq
 800aa3c:	f8c8 2000 	streq.w	r2, [r8]
 800aa40:	605a      	strne	r2, [r3, #4]
 800aa42:	e7eb      	b.n	800aa1c <_malloc_r+0xa8>
 800aa44:	4623      	mov	r3, r4
 800aa46:	6864      	ldr	r4, [r4, #4]
 800aa48:	e7ae      	b.n	800a9a8 <_malloc_r+0x34>
 800aa4a:	463c      	mov	r4, r7
 800aa4c:	687f      	ldr	r7, [r7, #4]
 800aa4e:	e7b6      	b.n	800a9be <_malloc_r+0x4a>
 800aa50:	461a      	mov	r2, r3
 800aa52:	685b      	ldr	r3, [r3, #4]
 800aa54:	42a3      	cmp	r3, r4
 800aa56:	d1fb      	bne.n	800aa50 <_malloc_r+0xdc>
 800aa58:	2300      	movs	r3, #0
 800aa5a:	6053      	str	r3, [r2, #4]
 800aa5c:	e7de      	b.n	800aa1c <_malloc_r+0xa8>
 800aa5e:	230c      	movs	r3, #12
 800aa60:	4630      	mov	r0, r6
 800aa62:	6033      	str	r3, [r6, #0]
 800aa64:	f000 f80c 	bl	800aa80 <__malloc_unlock>
 800aa68:	e794      	b.n	800a994 <_malloc_r+0x20>
 800aa6a:	6005      	str	r5, [r0, #0]
 800aa6c:	e7d6      	b.n	800aa1c <_malloc_r+0xa8>
 800aa6e:	bf00      	nop
 800aa70:	20004900 	.word	0x20004900

0800aa74 <__malloc_lock>:
 800aa74:	4801      	ldr	r0, [pc, #4]	@ (800aa7c <__malloc_lock+0x8>)
 800aa76:	f7ff b89c 	b.w	8009bb2 <__retarget_lock_acquire_recursive>
 800aa7a:	bf00      	nop
 800aa7c:	200048f8 	.word	0x200048f8

0800aa80 <__malloc_unlock>:
 800aa80:	4801      	ldr	r0, [pc, #4]	@ (800aa88 <__malloc_unlock+0x8>)
 800aa82:	f7ff b897 	b.w	8009bb4 <__retarget_lock_release_recursive>
 800aa86:	bf00      	nop
 800aa88:	200048f8 	.word	0x200048f8

0800aa8c <_Balloc>:
 800aa8c:	b570      	push	{r4, r5, r6, lr}
 800aa8e:	69c6      	ldr	r6, [r0, #28]
 800aa90:	4604      	mov	r4, r0
 800aa92:	460d      	mov	r5, r1
 800aa94:	b976      	cbnz	r6, 800aab4 <_Balloc+0x28>
 800aa96:	2010      	movs	r0, #16
 800aa98:	f7ff ff42 	bl	800a920 <malloc>
 800aa9c:	4602      	mov	r2, r0
 800aa9e:	61e0      	str	r0, [r4, #28]
 800aaa0:	b920      	cbnz	r0, 800aaac <_Balloc+0x20>
 800aaa2:	216b      	movs	r1, #107	@ 0x6b
 800aaa4:	4b17      	ldr	r3, [pc, #92]	@ (800ab04 <_Balloc+0x78>)
 800aaa6:	4818      	ldr	r0, [pc, #96]	@ (800ab08 <_Balloc+0x7c>)
 800aaa8:	f000 fd80 	bl	800b5ac <__assert_func>
 800aaac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aab0:	6006      	str	r6, [r0, #0]
 800aab2:	60c6      	str	r6, [r0, #12]
 800aab4:	69e6      	ldr	r6, [r4, #28]
 800aab6:	68f3      	ldr	r3, [r6, #12]
 800aab8:	b183      	cbz	r3, 800aadc <_Balloc+0x50>
 800aaba:	69e3      	ldr	r3, [r4, #28]
 800aabc:	68db      	ldr	r3, [r3, #12]
 800aabe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aac2:	b9b8      	cbnz	r0, 800aaf4 <_Balloc+0x68>
 800aac4:	2101      	movs	r1, #1
 800aac6:	fa01 f605 	lsl.w	r6, r1, r5
 800aaca:	1d72      	adds	r2, r6, #5
 800aacc:	4620      	mov	r0, r4
 800aace:	0092      	lsls	r2, r2, #2
 800aad0:	f000 fd8a 	bl	800b5e8 <_calloc_r>
 800aad4:	b160      	cbz	r0, 800aaf0 <_Balloc+0x64>
 800aad6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aada:	e00e      	b.n	800aafa <_Balloc+0x6e>
 800aadc:	2221      	movs	r2, #33	@ 0x21
 800aade:	2104      	movs	r1, #4
 800aae0:	4620      	mov	r0, r4
 800aae2:	f000 fd81 	bl	800b5e8 <_calloc_r>
 800aae6:	69e3      	ldr	r3, [r4, #28]
 800aae8:	60f0      	str	r0, [r6, #12]
 800aaea:	68db      	ldr	r3, [r3, #12]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d1e4      	bne.n	800aaba <_Balloc+0x2e>
 800aaf0:	2000      	movs	r0, #0
 800aaf2:	bd70      	pop	{r4, r5, r6, pc}
 800aaf4:	6802      	ldr	r2, [r0, #0]
 800aaf6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aafa:	2300      	movs	r3, #0
 800aafc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab00:	e7f7      	b.n	800aaf2 <_Balloc+0x66>
 800ab02:	bf00      	nop
 800ab04:	0800bfa4 	.word	0x0800bfa4
 800ab08:	0800c024 	.word	0x0800c024

0800ab0c <_Bfree>:
 800ab0c:	b570      	push	{r4, r5, r6, lr}
 800ab0e:	69c6      	ldr	r6, [r0, #28]
 800ab10:	4605      	mov	r5, r0
 800ab12:	460c      	mov	r4, r1
 800ab14:	b976      	cbnz	r6, 800ab34 <_Bfree+0x28>
 800ab16:	2010      	movs	r0, #16
 800ab18:	f7ff ff02 	bl	800a920 <malloc>
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	61e8      	str	r0, [r5, #28]
 800ab20:	b920      	cbnz	r0, 800ab2c <_Bfree+0x20>
 800ab22:	218f      	movs	r1, #143	@ 0x8f
 800ab24:	4b08      	ldr	r3, [pc, #32]	@ (800ab48 <_Bfree+0x3c>)
 800ab26:	4809      	ldr	r0, [pc, #36]	@ (800ab4c <_Bfree+0x40>)
 800ab28:	f000 fd40 	bl	800b5ac <__assert_func>
 800ab2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab30:	6006      	str	r6, [r0, #0]
 800ab32:	60c6      	str	r6, [r0, #12]
 800ab34:	b13c      	cbz	r4, 800ab46 <_Bfree+0x3a>
 800ab36:	69eb      	ldr	r3, [r5, #28]
 800ab38:	6862      	ldr	r2, [r4, #4]
 800ab3a:	68db      	ldr	r3, [r3, #12]
 800ab3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab40:	6021      	str	r1, [r4, #0]
 800ab42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab46:	bd70      	pop	{r4, r5, r6, pc}
 800ab48:	0800bfa4 	.word	0x0800bfa4
 800ab4c:	0800c024 	.word	0x0800c024

0800ab50 <__multadd>:
 800ab50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab54:	4607      	mov	r7, r0
 800ab56:	460c      	mov	r4, r1
 800ab58:	461e      	mov	r6, r3
 800ab5a:	2000      	movs	r0, #0
 800ab5c:	690d      	ldr	r5, [r1, #16]
 800ab5e:	f101 0c14 	add.w	ip, r1, #20
 800ab62:	f8dc 3000 	ldr.w	r3, [ip]
 800ab66:	3001      	adds	r0, #1
 800ab68:	b299      	uxth	r1, r3
 800ab6a:	fb02 6101 	mla	r1, r2, r1, r6
 800ab6e:	0c1e      	lsrs	r6, r3, #16
 800ab70:	0c0b      	lsrs	r3, r1, #16
 800ab72:	fb02 3306 	mla	r3, r2, r6, r3
 800ab76:	b289      	uxth	r1, r1
 800ab78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab7c:	4285      	cmp	r5, r0
 800ab7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab82:	f84c 1b04 	str.w	r1, [ip], #4
 800ab86:	dcec      	bgt.n	800ab62 <__multadd+0x12>
 800ab88:	b30e      	cbz	r6, 800abce <__multadd+0x7e>
 800ab8a:	68a3      	ldr	r3, [r4, #8]
 800ab8c:	42ab      	cmp	r3, r5
 800ab8e:	dc19      	bgt.n	800abc4 <__multadd+0x74>
 800ab90:	6861      	ldr	r1, [r4, #4]
 800ab92:	4638      	mov	r0, r7
 800ab94:	3101      	adds	r1, #1
 800ab96:	f7ff ff79 	bl	800aa8c <_Balloc>
 800ab9a:	4680      	mov	r8, r0
 800ab9c:	b928      	cbnz	r0, 800abaa <__multadd+0x5a>
 800ab9e:	4602      	mov	r2, r0
 800aba0:	21ba      	movs	r1, #186	@ 0xba
 800aba2:	4b0c      	ldr	r3, [pc, #48]	@ (800abd4 <__multadd+0x84>)
 800aba4:	480c      	ldr	r0, [pc, #48]	@ (800abd8 <__multadd+0x88>)
 800aba6:	f000 fd01 	bl	800b5ac <__assert_func>
 800abaa:	6922      	ldr	r2, [r4, #16]
 800abac:	f104 010c 	add.w	r1, r4, #12
 800abb0:	3202      	adds	r2, #2
 800abb2:	0092      	lsls	r2, r2, #2
 800abb4:	300c      	adds	r0, #12
 800abb6:	f7ff f80c 	bl	8009bd2 <memcpy>
 800abba:	4621      	mov	r1, r4
 800abbc:	4638      	mov	r0, r7
 800abbe:	f7ff ffa5 	bl	800ab0c <_Bfree>
 800abc2:	4644      	mov	r4, r8
 800abc4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800abc8:	3501      	adds	r5, #1
 800abca:	615e      	str	r6, [r3, #20]
 800abcc:	6125      	str	r5, [r4, #16]
 800abce:	4620      	mov	r0, r4
 800abd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abd4:	0800c013 	.word	0x0800c013
 800abd8:	0800c024 	.word	0x0800c024

0800abdc <__hi0bits>:
 800abdc:	4603      	mov	r3, r0
 800abde:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800abe2:	bf3a      	itte	cc
 800abe4:	0403      	lslcc	r3, r0, #16
 800abe6:	2010      	movcc	r0, #16
 800abe8:	2000      	movcs	r0, #0
 800abea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800abee:	bf3c      	itt	cc
 800abf0:	021b      	lslcc	r3, r3, #8
 800abf2:	3008      	addcc	r0, #8
 800abf4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800abf8:	bf3c      	itt	cc
 800abfa:	011b      	lslcc	r3, r3, #4
 800abfc:	3004      	addcc	r0, #4
 800abfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac02:	bf3c      	itt	cc
 800ac04:	009b      	lslcc	r3, r3, #2
 800ac06:	3002      	addcc	r0, #2
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	db05      	blt.n	800ac18 <__hi0bits+0x3c>
 800ac0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ac10:	f100 0001 	add.w	r0, r0, #1
 800ac14:	bf08      	it	eq
 800ac16:	2020      	moveq	r0, #32
 800ac18:	4770      	bx	lr

0800ac1a <__lo0bits>:
 800ac1a:	6803      	ldr	r3, [r0, #0]
 800ac1c:	4602      	mov	r2, r0
 800ac1e:	f013 0007 	ands.w	r0, r3, #7
 800ac22:	d00b      	beq.n	800ac3c <__lo0bits+0x22>
 800ac24:	07d9      	lsls	r1, r3, #31
 800ac26:	d421      	bmi.n	800ac6c <__lo0bits+0x52>
 800ac28:	0798      	lsls	r0, r3, #30
 800ac2a:	bf49      	itett	mi
 800ac2c:	085b      	lsrmi	r3, r3, #1
 800ac2e:	089b      	lsrpl	r3, r3, #2
 800ac30:	2001      	movmi	r0, #1
 800ac32:	6013      	strmi	r3, [r2, #0]
 800ac34:	bf5c      	itt	pl
 800ac36:	2002      	movpl	r0, #2
 800ac38:	6013      	strpl	r3, [r2, #0]
 800ac3a:	4770      	bx	lr
 800ac3c:	b299      	uxth	r1, r3
 800ac3e:	b909      	cbnz	r1, 800ac44 <__lo0bits+0x2a>
 800ac40:	2010      	movs	r0, #16
 800ac42:	0c1b      	lsrs	r3, r3, #16
 800ac44:	b2d9      	uxtb	r1, r3
 800ac46:	b909      	cbnz	r1, 800ac4c <__lo0bits+0x32>
 800ac48:	3008      	adds	r0, #8
 800ac4a:	0a1b      	lsrs	r3, r3, #8
 800ac4c:	0719      	lsls	r1, r3, #28
 800ac4e:	bf04      	itt	eq
 800ac50:	091b      	lsreq	r3, r3, #4
 800ac52:	3004      	addeq	r0, #4
 800ac54:	0799      	lsls	r1, r3, #30
 800ac56:	bf04      	itt	eq
 800ac58:	089b      	lsreq	r3, r3, #2
 800ac5a:	3002      	addeq	r0, #2
 800ac5c:	07d9      	lsls	r1, r3, #31
 800ac5e:	d403      	bmi.n	800ac68 <__lo0bits+0x4e>
 800ac60:	085b      	lsrs	r3, r3, #1
 800ac62:	f100 0001 	add.w	r0, r0, #1
 800ac66:	d003      	beq.n	800ac70 <__lo0bits+0x56>
 800ac68:	6013      	str	r3, [r2, #0]
 800ac6a:	4770      	bx	lr
 800ac6c:	2000      	movs	r0, #0
 800ac6e:	4770      	bx	lr
 800ac70:	2020      	movs	r0, #32
 800ac72:	4770      	bx	lr

0800ac74 <__i2b>:
 800ac74:	b510      	push	{r4, lr}
 800ac76:	460c      	mov	r4, r1
 800ac78:	2101      	movs	r1, #1
 800ac7a:	f7ff ff07 	bl	800aa8c <_Balloc>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	b928      	cbnz	r0, 800ac8e <__i2b+0x1a>
 800ac82:	f240 1145 	movw	r1, #325	@ 0x145
 800ac86:	4b04      	ldr	r3, [pc, #16]	@ (800ac98 <__i2b+0x24>)
 800ac88:	4804      	ldr	r0, [pc, #16]	@ (800ac9c <__i2b+0x28>)
 800ac8a:	f000 fc8f 	bl	800b5ac <__assert_func>
 800ac8e:	2301      	movs	r3, #1
 800ac90:	6144      	str	r4, [r0, #20]
 800ac92:	6103      	str	r3, [r0, #16]
 800ac94:	bd10      	pop	{r4, pc}
 800ac96:	bf00      	nop
 800ac98:	0800c013 	.word	0x0800c013
 800ac9c:	0800c024 	.word	0x0800c024

0800aca0 <__multiply>:
 800aca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca4:	4614      	mov	r4, r2
 800aca6:	690a      	ldr	r2, [r1, #16]
 800aca8:	6923      	ldr	r3, [r4, #16]
 800acaa:	460f      	mov	r7, r1
 800acac:	429a      	cmp	r2, r3
 800acae:	bfa2      	ittt	ge
 800acb0:	4623      	movge	r3, r4
 800acb2:	460c      	movge	r4, r1
 800acb4:	461f      	movge	r7, r3
 800acb6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800acba:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800acbe:	68a3      	ldr	r3, [r4, #8]
 800acc0:	6861      	ldr	r1, [r4, #4]
 800acc2:	eb0a 0609 	add.w	r6, sl, r9
 800acc6:	42b3      	cmp	r3, r6
 800acc8:	b085      	sub	sp, #20
 800acca:	bfb8      	it	lt
 800accc:	3101      	addlt	r1, #1
 800acce:	f7ff fedd 	bl	800aa8c <_Balloc>
 800acd2:	b930      	cbnz	r0, 800ace2 <__multiply+0x42>
 800acd4:	4602      	mov	r2, r0
 800acd6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800acda:	4b43      	ldr	r3, [pc, #268]	@ (800ade8 <__multiply+0x148>)
 800acdc:	4843      	ldr	r0, [pc, #268]	@ (800adec <__multiply+0x14c>)
 800acde:	f000 fc65 	bl	800b5ac <__assert_func>
 800ace2:	f100 0514 	add.w	r5, r0, #20
 800ace6:	462b      	mov	r3, r5
 800ace8:	2200      	movs	r2, #0
 800acea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800acee:	4543      	cmp	r3, r8
 800acf0:	d321      	bcc.n	800ad36 <__multiply+0x96>
 800acf2:	f107 0114 	add.w	r1, r7, #20
 800acf6:	f104 0214 	add.w	r2, r4, #20
 800acfa:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800acfe:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ad02:	9302      	str	r3, [sp, #8]
 800ad04:	1b13      	subs	r3, r2, r4
 800ad06:	3b15      	subs	r3, #21
 800ad08:	f023 0303 	bic.w	r3, r3, #3
 800ad0c:	3304      	adds	r3, #4
 800ad0e:	f104 0715 	add.w	r7, r4, #21
 800ad12:	42ba      	cmp	r2, r7
 800ad14:	bf38      	it	cc
 800ad16:	2304      	movcc	r3, #4
 800ad18:	9301      	str	r3, [sp, #4]
 800ad1a:	9b02      	ldr	r3, [sp, #8]
 800ad1c:	9103      	str	r1, [sp, #12]
 800ad1e:	428b      	cmp	r3, r1
 800ad20:	d80c      	bhi.n	800ad3c <__multiply+0x9c>
 800ad22:	2e00      	cmp	r6, #0
 800ad24:	dd03      	ble.n	800ad2e <__multiply+0x8e>
 800ad26:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d05a      	beq.n	800ade4 <__multiply+0x144>
 800ad2e:	6106      	str	r6, [r0, #16]
 800ad30:	b005      	add	sp, #20
 800ad32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad36:	f843 2b04 	str.w	r2, [r3], #4
 800ad3a:	e7d8      	b.n	800acee <__multiply+0x4e>
 800ad3c:	f8b1 a000 	ldrh.w	sl, [r1]
 800ad40:	f1ba 0f00 	cmp.w	sl, #0
 800ad44:	d023      	beq.n	800ad8e <__multiply+0xee>
 800ad46:	46a9      	mov	r9, r5
 800ad48:	f04f 0c00 	mov.w	ip, #0
 800ad4c:	f104 0e14 	add.w	lr, r4, #20
 800ad50:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ad54:	f8d9 3000 	ldr.w	r3, [r9]
 800ad58:	fa1f fb87 	uxth.w	fp, r7
 800ad5c:	b29b      	uxth	r3, r3
 800ad5e:	fb0a 330b 	mla	r3, sl, fp, r3
 800ad62:	4463      	add	r3, ip
 800ad64:	f8d9 c000 	ldr.w	ip, [r9]
 800ad68:	0c3f      	lsrs	r7, r7, #16
 800ad6a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800ad6e:	fb0a c707 	mla	r7, sl, r7, ip
 800ad72:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ad7c:	4572      	cmp	r2, lr
 800ad7e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ad82:	f849 3b04 	str.w	r3, [r9], #4
 800ad86:	d8e3      	bhi.n	800ad50 <__multiply+0xb0>
 800ad88:	9b01      	ldr	r3, [sp, #4]
 800ad8a:	f845 c003 	str.w	ip, [r5, r3]
 800ad8e:	9b03      	ldr	r3, [sp, #12]
 800ad90:	3104      	adds	r1, #4
 800ad92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ad96:	f1b9 0f00 	cmp.w	r9, #0
 800ad9a:	d021      	beq.n	800ade0 <__multiply+0x140>
 800ad9c:	46ae      	mov	lr, r5
 800ad9e:	f04f 0a00 	mov.w	sl, #0
 800ada2:	682b      	ldr	r3, [r5, #0]
 800ada4:	f104 0c14 	add.w	ip, r4, #20
 800ada8:	f8bc b000 	ldrh.w	fp, [ip]
 800adac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800adb0:	b29b      	uxth	r3, r3
 800adb2:	fb09 770b 	mla	r7, r9, fp, r7
 800adb6:	4457      	add	r7, sl
 800adb8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800adbc:	f84e 3b04 	str.w	r3, [lr], #4
 800adc0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800adc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800adc8:	f8be 3000 	ldrh.w	r3, [lr]
 800adcc:	4562      	cmp	r2, ip
 800adce:	fb09 330a 	mla	r3, r9, sl, r3
 800add2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800add6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800adda:	d8e5      	bhi.n	800ada8 <__multiply+0x108>
 800addc:	9f01      	ldr	r7, [sp, #4]
 800adde:	51eb      	str	r3, [r5, r7]
 800ade0:	3504      	adds	r5, #4
 800ade2:	e79a      	b.n	800ad1a <__multiply+0x7a>
 800ade4:	3e01      	subs	r6, #1
 800ade6:	e79c      	b.n	800ad22 <__multiply+0x82>
 800ade8:	0800c013 	.word	0x0800c013
 800adec:	0800c024 	.word	0x0800c024

0800adf0 <__pow5mult>:
 800adf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adf4:	4615      	mov	r5, r2
 800adf6:	f012 0203 	ands.w	r2, r2, #3
 800adfa:	4607      	mov	r7, r0
 800adfc:	460e      	mov	r6, r1
 800adfe:	d007      	beq.n	800ae10 <__pow5mult+0x20>
 800ae00:	4c25      	ldr	r4, [pc, #148]	@ (800ae98 <__pow5mult+0xa8>)
 800ae02:	3a01      	subs	r2, #1
 800ae04:	2300      	movs	r3, #0
 800ae06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae0a:	f7ff fea1 	bl	800ab50 <__multadd>
 800ae0e:	4606      	mov	r6, r0
 800ae10:	10ad      	asrs	r5, r5, #2
 800ae12:	d03d      	beq.n	800ae90 <__pow5mult+0xa0>
 800ae14:	69fc      	ldr	r4, [r7, #28]
 800ae16:	b97c      	cbnz	r4, 800ae38 <__pow5mult+0x48>
 800ae18:	2010      	movs	r0, #16
 800ae1a:	f7ff fd81 	bl	800a920 <malloc>
 800ae1e:	4602      	mov	r2, r0
 800ae20:	61f8      	str	r0, [r7, #28]
 800ae22:	b928      	cbnz	r0, 800ae30 <__pow5mult+0x40>
 800ae24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ae28:	4b1c      	ldr	r3, [pc, #112]	@ (800ae9c <__pow5mult+0xac>)
 800ae2a:	481d      	ldr	r0, [pc, #116]	@ (800aea0 <__pow5mult+0xb0>)
 800ae2c:	f000 fbbe 	bl	800b5ac <__assert_func>
 800ae30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae34:	6004      	str	r4, [r0, #0]
 800ae36:	60c4      	str	r4, [r0, #12]
 800ae38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ae3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae40:	b94c      	cbnz	r4, 800ae56 <__pow5mult+0x66>
 800ae42:	f240 2171 	movw	r1, #625	@ 0x271
 800ae46:	4638      	mov	r0, r7
 800ae48:	f7ff ff14 	bl	800ac74 <__i2b>
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	4604      	mov	r4, r0
 800ae50:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae54:	6003      	str	r3, [r0, #0]
 800ae56:	f04f 0900 	mov.w	r9, #0
 800ae5a:	07eb      	lsls	r3, r5, #31
 800ae5c:	d50a      	bpl.n	800ae74 <__pow5mult+0x84>
 800ae5e:	4631      	mov	r1, r6
 800ae60:	4622      	mov	r2, r4
 800ae62:	4638      	mov	r0, r7
 800ae64:	f7ff ff1c 	bl	800aca0 <__multiply>
 800ae68:	4680      	mov	r8, r0
 800ae6a:	4631      	mov	r1, r6
 800ae6c:	4638      	mov	r0, r7
 800ae6e:	f7ff fe4d 	bl	800ab0c <_Bfree>
 800ae72:	4646      	mov	r6, r8
 800ae74:	106d      	asrs	r5, r5, #1
 800ae76:	d00b      	beq.n	800ae90 <__pow5mult+0xa0>
 800ae78:	6820      	ldr	r0, [r4, #0]
 800ae7a:	b938      	cbnz	r0, 800ae8c <__pow5mult+0x9c>
 800ae7c:	4622      	mov	r2, r4
 800ae7e:	4621      	mov	r1, r4
 800ae80:	4638      	mov	r0, r7
 800ae82:	f7ff ff0d 	bl	800aca0 <__multiply>
 800ae86:	6020      	str	r0, [r4, #0]
 800ae88:	f8c0 9000 	str.w	r9, [r0]
 800ae8c:	4604      	mov	r4, r0
 800ae8e:	e7e4      	b.n	800ae5a <__pow5mult+0x6a>
 800ae90:	4630      	mov	r0, r6
 800ae92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae96:	bf00      	nop
 800ae98:	0800c080 	.word	0x0800c080
 800ae9c:	0800bfa4 	.word	0x0800bfa4
 800aea0:	0800c024 	.word	0x0800c024

0800aea4 <__lshift>:
 800aea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aea8:	460c      	mov	r4, r1
 800aeaa:	4607      	mov	r7, r0
 800aeac:	4691      	mov	r9, r2
 800aeae:	6923      	ldr	r3, [r4, #16]
 800aeb0:	6849      	ldr	r1, [r1, #4]
 800aeb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aeb6:	68a3      	ldr	r3, [r4, #8]
 800aeb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aebc:	f108 0601 	add.w	r6, r8, #1
 800aec0:	42b3      	cmp	r3, r6
 800aec2:	db0b      	blt.n	800aedc <__lshift+0x38>
 800aec4:	4638      	mov	r0, r7
 800aec6:	f7ff fde1 	bl	800aa8c <_Balloc>
 800aeca:	4605      	mov	r5, r0
 800aecc:	b948      	cbnz	r0, 800aee2 <__lshift+0x3e>
 800aece:	4602      	mov	r2, r0
 800aed0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aed4:	4b27      	ldr	r3, [pc, #156]	@ (800af74 <__lshift+0xd0>)
 800aed6:	4828      	ldr	r0, [pc, #160]	@ (800af78 <__lshift+0xd4>)
 800aed8:	f000 fb68 	bl	800b5ac <__assert_func>
 800aedc:	3101      	adds	r1, #1
 800aede:	005b      	lsls	r3, r3, #1
 800aee0:	e7ee      	b.n	800aec0 <__lshift+0x1c>
 800aee2:	2300      	movs	r3, #0
 800aee4:	f100 0114 	add.w	r1, r0, #20
 800aee8:	f100 0210 	add.w	r2, r0, #16
 800aeec:	4618      	mov	r0, r3
 800aeee:	4553      	cmp	r3, sl
 800aef0:	db33      	blt.n	800af5a <__lshift+0xb6>
 800aef2:	6920      	ldr	r0, [r4, #16]
 800aef4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aef8:	f104 0314 	add.w	r3, r4, #20
 800aefc:	f019 091f 	ands.w	r9, r9, #31
 800af00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af08:	d02b      	beq.n	800af62 <__lshift+0xbe>
 800af0a:	468a      	mov	sl, r1
 800af0c:	2200      	movs	r2, #0
 800af0e:	f1c9 0e20 	rsb	lr, r9, #32
 800af12:	6818      	ldr	r0, [r3, #0]
 800af14:	fa00 f009 	lsl.w	r0, r0, r9
 800af18:	4310      	orrs	r0, r2
 800af1a:	f84a 0b04 	str.w	r0, [sl], #4
 800af1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800af22:	459c      	cmp	ip, r3
 800af24:	fa22 f20e 	lsr.w	r2, r2, lr
 800af28:	d8f3      	bhi.n	800af12 <__lshift+0x6e>
 800af2a:	ebac 0304 	sub.w	r3, ip, r4
 800af2e:	3b15      	subs	r3, #21
 800af30:	f023 0303 	bic.w	r3, r3, #3
 800af34:	3304      	adds	r3, #4
 800af36:	f104 0015 	add.w	r0, r4, #21
 800af3a:	4584      	cmp	ip, r0
 800af3c:	bf38      	it	cc
 800af3e:	2304      	movcc	r3, #4
 800af40:	50ca      	str	r2, [r1, r3]
 800af42:	b10a      	cbz	r2, 800af48 <__lshift+0xa4>
 800af44:	f108 0602 	add.w	r6, r8, #2
 800af48:	3e01      	subs	r6, #1
 800af4a:	4638      	mov	r0, r7
 800af4c:	4621      	mov	r1, r4
 800af4e:	612e      	str	r6, [r5, #16]
 800af50:	f7ff fddc 	bl	800ab0c <_Bfree>
 800af54:	4628      	mov	r0, r5
 800af56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af5a:	f842 0f04 	str.w	r0, [r2, #4]!
 800af5e:	3301      	adds	r3, #1
 800af60:	e7c5      	b.n	800aeee <__lshift+0x4a>
 800af62:	3904      	subs	r1, #4
 800af64:	f853 2b04 	ldr.w	r2, [r3], #4
 800af68:	459c      	cmp	ip, r3
 800af6a:	f841 2f04 	str.w	r2, [r1, #4]!
 800af6e:	d8f9      	bhi.n	800af64 <__lshift+0xc0>
 800af70:	e7ea      	b.n	800af48 <__lshift+0xa4>
 800af72:	bf00      	nop
 800af74:	0800c013 	.word	0x0800c013
 800af78:	0800c024 	.word	0x0800c024

0800af7c <__mcmp>:
 800af7c:	4603      	mov	r3, r0
 800af7e:	690a      	ldr	r2, [r1, #16]
 800af80:	6900      	ldr	r0, [r0, #16]
 800af82:	b530      	push	{r4, r5, lr}
 800af84:	1a80      	subs	r0, r0, r2
 800af86:	d10e      	bne.n	800afa6 <__mcmp+0x2a>
 800af88:	3314      	adds	r3, #20
 800af8a:	3114      	adds	r1, #20
 800af8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800af90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800af94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800af98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800af9c:	4295      	cmp	r5, r2
 800af9e:	d003      	beq.n	800afa8 <__mcmp+0x2c>
 800afa0:	d205      	bcs.n	800afae <__mcmp+0x32>
 800afa2:	f04f 30ff 	mov.w	r0, #4294967295
 800afa6:	bd30      	pop	{r4, r5, pc}
 800afa8:	42a3      	cmp	r3, r4
 800afaa:	d3f3      	bcc.n	800af94 <__mcmp+0x18>
 800afac:	e7fb      	b.n	800afa6 <__mcmp+0x2a>
 800afae:	2001      	movs	r0, #1
 800afb0:	e7f9      	b.n	800afa6 <__mcmp+0x2a>
	...

0800afb4 <__mdiff>:
 800afb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afb8:	4689      	mov	r9, r1
 800afba:	4606      	mov	r6, r0
 800afbc:	4611      	mov	r1, r2
 800afbe:	4648      	mov	r0, r9
 800afc0:	4614      	mov	r4, r2
 800afc2:	f7ff ffdb 	bl	800af7c <__mcmp>
 800afc6:	1e05      	subs	r5, r0, #0
 800afc8:	d112      	bne.n	800aff0 <__mdiff+0x3c>
 800afca:	4629      	mov	r1, r5
 800afcc:	4630      	mov	r0, r6
 800afce:	f7ff fd5d 	bl	800aa8c <_Balloc>
 800afd2:	4602      	mov	r2, r0
 800afd4:	b928      	cbnz	r0, 800afe2 <__mdiff+0x2e>
 800afd6:	f240 2137 	movw	r1, #567	@ 0x237
 800afda:	4b3e      	ldr	r3, [pc, #248]	@ (800b0d4 <__mdiff+0x120>)
 800afdc:	483e      	ldr	r0, [pc, #248]	@ (800b0d8 <__mdiff+0x124>)
 800afde:	f000 fae5 	bl	800b5ac <__assert_func>
 800afe2:	2301      	movs	r3, #1
 800afe4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800afe8:	4610      	mov	r0, r2
 800afea:	b003      	add	sp, #12
 800afec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff0:	bfbc      	itt	lt
 800aff2:	464b      	movlt	r3, r9
 800aff4:	46a1      	movlt	r9, r4
 800aff6:	4630      	mov	r0, r6
 800aff8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800affc:	bfba      	itte	lt
 800affe:	461c      	movlt	r4, r3
 800b000:	2501      	movlt	r5, #1
 800b002:	2500      	movge	r5, #0
 800b004:	f7ff fd42 	bl	800aa8c <_Balloc>
 800b008:	4602      	mov	r2, r0
 800b00a:	b918      	cbnz	r0, 800b014 <__mdiff+0x60>
 800b00c:	f240 2145 	movw	r1, #581	@ 0x245
 800b010:	4b30      	ldr	r3, [pc, #192]	@ (800b0d4 <__mdiff+0x120>)
 800b012:	e7e3      	b.n	800afdc <__mdiff+0x28>
 800b014:	f100 0b14 	add.w	fp, r0, #20
 800b018:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b01c:	f109 0310 	add.w	r3, r9, #16
 800b020:	60c5      	str	r5, [r0, #12]
 800b022:	f04f 0c00 	mov.w	ip, #0
 800b026:	f109 0514 	add.w	r5, r9, #20
 800b02a:	46d9      	mov	r9, fp
 800b02c:	6926      	ldr	r6, [r4, #16]
 800b02e:	f104 0e14 	add.w	lr, r4, #20
 800b032:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b036:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b03a:	9301      	str	r3, [sp, #4]
 800b03c:	9b01      	ldr	r3, [sp, #4]
 800b03e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b042:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b046:	b281      	uxth	r1, r0
 800b048:	9301      	str	r3, [sp, #4]
 800b04a:	fa1f f38a 	uxth.w	r3, sl
 800b04e:	1a5b      	subs	r3, r3, r1
 800b050:	0c00      	lsrs	r0, r0, #16
 800b052:	4463      	add	r3, ip
 800b054:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b058:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b062:	4576      	cmp	r6, lr
 800b064:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b068:	f849 3b04 	str.w	r3, [r9], #4
 800b06c:	d8e6      	bhi.n	800b03c <__mdiff+0x88>
 800b06e:	1b33      	subs	r3, r6, r4
 800b070:	3b15      	subs	r3, #21
 800b072:	f023 0303 	bic.w	r3, r3, #3
 800b076:	3415      	adds	r4, #21
 800b078:	3304      	adds	r3, #4
 800b07a:	42a6      	cmp	r6, r4
 800b07c:	bf38      	it	cc
 800b07e:	2304      	movcc	r3, #4
 800b080:	441d      	add	r5, r3
 800b082:	445b      	add	r3, fp
 800b084:	461e      	mov	r6, r3
 800b086:	462c      	mov	r4, r5
 800b088:	4544      	cmp	r4, r8
 800b08a:	d30e      	bcc.n	800b0aa <__mdiff+0xf6>
 800b08c:	f108 0103 	add.w	r1, r8, #3
 800b090:	1b49      	subs	r1, r1, r5
 800b092:	f021 0103 	bic.w	r1, r1, #3
 800b096:	3d03      	subs	r5, #3
 800b098:	45a8      	cmp	r8, r5
 800b09a:	bf38      	it	cc
 800b09c:	2100      	movcc	r1, #0
 800b09e:	440b      	add	r3, r1
 800b0a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0a4:	b199      	cbz	r1, 800b0ce <__mdiff+0x11a>
 800b0a6:	6117      	str	r7, [r2, #16]
 800b0a8:	e79e      	b.n	800afe8 <__mdiff+0x34>
 800b0aa:	46e6      	mov	lr, ip
 800b0ac:	f854 1b04 	ldr.w	r1, [r4], #4
 800b0b0:	fa1f fc81 	uxth.w	ip, r1
 800b0b4:	44f4      	add	ip, lr
 800b0b6:	0c08      	lsrs	r0, r1, #16
 800b0b8:	4471      	add	r1, lr
 800b0ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b0be:	b289      	uxth	r1, r1
 800b0c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b0c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b0c8:	f846 1b04 	str.w	r1, [r6], #4
 800b0cc:	e7dc      	b.n	800b088 <__mdiff+0xd4>
 800b0ce:	3f01      	subs	r7, #1
 800b0d0:	e7e6      	b.n	800b0a0 <__mdiff+0xec>
 800b0d2:	bf00      	nop
 800b0d4:	0800c013 	.word	0x0800c013
 800b0d8:	0800c024 	.word	0x0800c024

0800b0dc <__d2b>:
 800b0dc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800b0e0:	2101      	movs	r1, #1
 800b0e2:	4690      	mov	r8, r2
 800b0e4:	4699      	mov	r9, r3
 800b0e6:	9e08      	ldr	r6, [sp, #32]
 800b0e8:	f7ff fcd0 	bl	800aa8c <_Balloc>
 800b0ec:	4604      	mov	r4, r0
 800b0ee:	b930      	cbnz	r0, 800b0fe <__d2b+0x22>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	f240 310f 	movw	r1, #783	@ 0x30f
 800b0f6:	4b23      	ldr	r3, [pc, #140]	@ (800b184 <__d2b+0xa8>)
 800b0f8:	4823      	ldr	r0, [pc, #140]	@ (800b188 <__d2b+0xac>)
 800b0fa:	f000 fa57 	bl	800b5ac <__assert_func>
 800b0fe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b102:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b106:	b10d      	cbz	r5, 800b10c <__d2b+0x30>
 800b108:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b10c:	9301      	str	r3, [sp, #4]
 800b10e:	f1b8 0300 	subs.w	r3, r8, #0
 800b112:	d024      	beq.n	800b15e <__d2b+0x82>
 800b114:	4668      	mov	r0, sp
 800b116:	9300      	str	r3, [sp, #0]
 800b118:	f7ff fd7f 	bl	800ac1a <__lo0bits>
 800b11c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b120:	b1d8      	cbz	r0, 800b15a <__d2b+0x7e>
 800b122:	f1c0 0320 	rsb	r3, r0, #32
 800b126:	fa02 f303 	lsl.w	r3, r2, r3
 800b12a:	430b      	orrs	r3, r1
 800b12c:	40c2      	lsrs	r2, r0
 800b12e:	6163      	str	r3, [r4, #20]
 800b130:	9201      	str	r2, [sp, #4]
 800b132:	9b01      	ldr	r3, [sp, #4]
 800b134:	2b00      	cmp	r3, #0
 800b136:	bf0c      	ite	eq
 800b138:	2201      	moveq	r2, #1
 800b13a:	2202      	movne	r2, #2
 800b13c:	61a3      	str	r3, [r4, #24]
 800b13e:	6122      	str	r2, [r4, #16]
 800b140:	b1ad      	cbz	r5, 800b16e <__d2b+0x92>
 800b142:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b146:	4405      	add	r5, r0
 800b148:	6035      	str	r5, [r6, #0]
 800b14a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b150:	6018      	str	r0, [r3, #0]
 800b152:	4620      	mov	r0, r4
 800b154:	b002      	add	sp, #8
 800b156:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b15a:	6161      	str	r1, [r4, #20]
 800b15c:	e7e9      	b.n	800b132 <__d2b+0x56>
 800b15e:	a801      	add	r0, sp, #4
 800b160:	f7ff fd5b 	bl	800ac1a <__lo0bits>
 800b164:	9b01      	ldr	r3, [sp, #4]
 800b166:	2201      	movs	r2, #1
 800b168:	6163      	str	r3, [r4, #20]
 800b16a:	3020      	adds	r0, #32
 800b16c:	e7e7      	b.n	800b13e <__d2b+0x62>
 800b16e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b172:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b176:	6030      	str	r0, [r6, #0]
 800b178:	6918      	ldr	r0, [r3, #16]
 800b17a:	f7ff fd2f 	bl	800abdc <__hi0bits>
 800b17e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b182:	e7e4      	b.n	800b14e <__d2b+0x72>
 800b184:	0800c013 	.word	0x0800c013
 800b188:	0800c024 	.word	0x0800c024

0800b18c <__ssputs_r>:
 800b18c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b190:	461f      	mov	r7, r3
 800b192:	688e      	ldr	r6, [r1, #8]
 800b194:	4682      	mov	sl, r0
 800b196:	42be      	cmp	r6, r7
 800b198:	460c      	mov	r4, r1
 800b19a:	4690      	mov	r8, r2
 800b19c:	680b      	ldr	r3, [r1, #0]
 800b19e:	d82d      	bhi.n	800b1fc <__ssputs_r+0x70>
 800b1a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b1a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b1a8:	d026      	beq.n	800b1f8 <__ssputs_r+0x6c>
 800b1aa:	6965      	ldr	r5, [r4, #20]
 800b1ac:	6909      	ldr	r1, [r1, #16]
 800b1ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b1b2:	eba3 0901 	sub.w	r9, r3, r1
 800b1b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b1ba:	1c7b      	adds	r3, r7, #1
 800b1bc:	444b      	add	r3, r9
 800b1be:	106d      	asrs	r5, r5, #1
 800b1c0:	429d      	cmp	r5, r3
 800b1c2:	bf38      	it	cc
 800b1c4:	461d      	movcc	r5, r3
 800b1c6:	0553      	lsls	r3, r2, #21
 800b1c8:	d527      	bpl.n	800b21a <__ssputs_r+0x8e>
 800b1ca:	4629      	mov	r1, r5
 800b1cc:	f7ff fbd2 	bl	800a974 <_malloc_r>
 800b1d0:	4606      	mov	r6, r0
 800b1d2:	b360      	cbz	r0, 800b22e <__ssputs_r+0xa2>
 800b1d4:	464a      	mov	r2, r9
 800b1d6:	6921      	ldr	r1, [r4, #16]
 800b1d8:	f7fe fcfb 	bl	8009bd2 <memcpy>
 800b1dc:	89a3      	ldrh	r3, [r4, #12]
 800b1de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b1e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1e6:	81a3      	strh	r3, [r4, #12]
 800b1e8:	6126      	str	r6, [r4, #16]
 800b1ea:	444e      	add	r6, r9
 800b1ec:	6026      	str	r6, [r4, #0]
 800b1ee:	463e      	mov	r6, r7
 800b1f0:	6165      	str	r5, [r4, #20]
 800b1f2:	eba5 0509 	sub.w	r5, r5, r9
 800b1f6:	60a5      	str	r5, [r4, #8]
 800b1f8:	42be      	cmp	r6, r7
 800b1fa:	d900      	bls.n	800b1fe <__ssputs_r+0x72>
 800b1fc:	463e      	mov	r6, r7
 800b1fe:	4632      	mov	r2, r6
 800b200:	4641      	mov	r1, r8
 800b202:	6820      	ldr	r0, [r4, #0]
 800b204:	f7fe fbd5 	bl	80099b2 <memmove>
 800b208:	2000      	movs	r0, #0
 800b20a:	68a3      	ldr	r3, [r4, #8]
 800b20c:	1b9b      	subs	r3, r3, r6
 800b20e:	60a3      	str	r3, [r4, #8]
 800b210:	6823      	ldr	r3, [r4, #0]
 800b212:	4433      	add	r3, r6
 800b214:	6023      	str	r3, [r4, #0]
 800b216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b21a:	462a      	mov	r2, r5
 800b21c:	f000 fa0a 	bl	800b634 <_realloc_r>
 800b220:	4606      	mov	r6, r0
 800b222:	2800      	cmp	r0, #0
 800b224:	d1e0      	bne.n	800b1e8 <__ssputs_r+0x5c>
 800b226:	4650      	mov	r0, sl
 800b228:	6921      	ldr	r1, [r4, #16]
 800b22a:	f7ff fb31 	bl	800a890 <_free_r>
 800b22e:	230c      	movs	r3, #12
 800b230:	f8ca 3000 	str.w	r3, [sl]
 800b234:	89a3      	ldrh	r3, [r4, #12]
 800b236:	f04f 30ff 	mov.w	r0, #4294967295
 800b23a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b23e:	81a3      	strh	r3, [r4, #12]
 800b240:	e7e9      	b.n	800b216 <__ssputs_r+0x8a>
	...

0800b244 <_svfiprintf_r>:
 800b244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b248:	4698      	mov	r8, r3
 800b24a:	898b      	ldrh	r3, [r1, #12]
 800b24c:	4607      	mov	r7, r0
 800b24e:	061b      	lsls	r3, r3, #24
 800b250:	460d      	mov	r5, r1
 800b252:	4614      	mov	r4, r2
 800b254:	b09d      	sub	sp, #116	@ 0x74
 800b256:	d510      	bpl.n	800b27a <_svfiprintf_r+0x36>
 800b258:	690b      	ldr	r3, [r1, #16]
 800b25a:	b973      	cbnz	r3, 800b27a <_svfiprintf_r+0x36>
 800b25c:	2140      	movs	r1, #64	@ 0x40
 800b25e:	f7ff fb89 	bl	800a974 <_malloc_r>
 800b262:	6028      	str	r0, [r5, #0]
 800b264:	6128      	str	r0, [r5, #16]
 800b266:	b930      	cbnz	r0, 800b276 <_svfiprintf_r+0x32>
 800b268:	230c      	movs	r3, #12
 800b26a:	603b      	str	r3, [r7, #0]
 800b26c:	f04f 30ff 	mov.w	r0, #4294967295
 800b270:	b01d      	add	sp, #116	@ 0x74
 800b272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b276:	2340      	movs	r3, #64	@ 0x40
 800b278:	616b      	str	r3, [r5, #20]
 800b27a:	2300      	movs	r3, #0
 800b27c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b27e:	2320      	movs	r3, #32
 800b280:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b284:	2330      	movs	r3, #48	@ 0x30
 800b286:	f04f 0901 	mov.w	r9, #1
 800b28a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b28e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b428 <_svfiprintf_r+0x1e4>
 800b292:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b296:	4623      	mov	r3, r4
 800b298:	469a      	mov	sl, r3
 800b29a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b29e:	b10a      	cbz	r2, 800b2a4 <_svfiprintf_r+0x60>
 800b2a0:	2a25      	cmp	r2, #37	@ 0x25
 800b2a2:	d1f9      	bne.n	800b298 <_svfiprintf_r+0x54>
 800b2a4:	ebba 0b04 	subs.w	fp, sl, r4
 800b2a8:	d00b      	beq.n	800b2c2 <_svfiprintf_r+0x7e>
 800b2aa:	465b      	mov	r3, fp
 800b2ac:	4622      	mov	r2, r4
 800b2ae:	4629      	mov	r1, r5
 800b2b0:	4638      	mov	r0, r7
 800b2b2:	f7ff ff6b 	bl	800b18c <__ssputs_r>
 800b2b6:	3001      	adds	r0, #1
 800b2b8:	f000 80a7 	beq.w	800b40a <_svfiprintf_r+0x1c6>
 800b2bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2be:	445a      	add	r2, fp
 800b2c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	f000 809f 	beq.w	800b40a <_svfiprintf_r+0x1c6>
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b2d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2d6:	f10a 0a01 	add.w	sl, sl, #1
 800b2da:	9304      	str	r3, [sp, #16]
 800b2dc:	9307      	str	r3, [sp, #28]
 800b2de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2e4:	4654      	mov	r4, sl
 800b2e6:	2205      	movs	r2, #5
 800b2e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2ec:	484e      	ldr	r0, [pc, #312]	@ (800b428 <_svfiprintf_r+0x1e4>)
 800b2ee:	f7fe fc62 	bl	8009bb6 <memchr>
 800b2f2:	9a04      	ldr	r2, [sp, #16]
 800b2f4:	b9d8      	cbnz	r0, 800b32e <_svfiprintf_r+0xea>
 800b2f6:	06d0      	lsls	r0, r2, #27
 800b2f8:	bf44      	itt	mi
 800b2fa:	2320      	movmi	r3, #32
 800b2fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b300:	0711      	lsls	r1, r2, #28
 800b302:	bf44      	itt	mi
 800b304:	232b      	movmi	r3, #43	@ 0x2b
 800b306:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b30a:	f89a 3000 	ldrb.w	r3, [sl]
 800b30e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b310:	d015      	beq.n	800b33e <_svfiprintf_r+0xfa>
 800b312:	4654      	mov	r4, sl
 800b314:	2000      	movs	r0, #0
 800b316:	f04f 0c0a 	mov.w	ip, #10
 800b31a:	9a07      	ldr	r2, [sp, #28]
 800b31c:	4621      	mov	r1, r4
 800b31e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b322:	3b30      	subs	r3, #48	@ 0x30
 800b324:	2b09      	cmp	r3, #9
 800b326:	d94b      	bls.n	800b3c0 <_svfiprintf_r+0x17c>
 800b328:	b1b0      	cbz	r0, 800b358 <_svfiprintf_r+0x114>
 800b32a:	9207      	str	r2, [sp, #28]
 800b32c:	e014      	b.n	800b358 <_svfiprintf_r+0x114>
 800b32e:	eba0 0308 	sub.w	r3, r0, r8
 800b332:	fa09 f303 	lsl.w	r3, r9, r3
 800b336:	4313      	orrs	r3, r2
 800b338:	46a2      	mov	sl, r4
 800b33a:	9304      	str	r3, [sp, #16]
 800b33c:	e7d2      	b.n	800b2e4 <_svfiprintf_r+0xa0>
 800b33e:	9b03      	ldr	r3, [sp, #12]
 800b340:	1d19      	adds	r1, r3, #4
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	9103      	str	r1, [sp, #12]
 800b346:	2b00      	cmp	r3, #0
 800b348:	bfbb      	ittet	lt
 800b34a:	425b      	neglt	r3, r3
 800b34c:	f042 0202 	orrlt.w	r2, r2, #2
 800b350:	9307      	strge	r3, [sp, #28]
 800b352:	9307      	strlt	r3, [sp, #28]
 800b354:	bfb8      	it	lt
 800b356:	9204      	strlt	r2, [sp, #16]
 800b358:	7823      	ldrb	r3, [r4, #0]
 800b35a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b35c:	d10a      	bne.n	800b374 <_svfiprintf_r+0x130>
 800b35e:	7863      	ldrb	r3, [r4, #1]
 800b360:	2b2a      	cmp	r3, #42	@ 0x2a
 800b362:	d132      	bne.n	800b3ca <_svfiprintf_r+0x186>
 800b364:	9b03      	ldr	r3, [sp, #12]
 800b366:	3402      	adds	r4, #2
 800b368:	1d1a      	adds	r2, r3, #4
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	9203      	str	r2, [sp, #12]
 800b36e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b372:	9305      	str	r3, [sp, #20]
 800b374:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b42c <_svfiprintf_r+0x1e8>
 800b378:	2203      	movs	r2, #3
 800b37a:	4650      	mov	r0, sl
 800b37c:	7821      	ldrb	r1, [r4, #0]
 800b37e:	f7fe fc1a 	bl	8009bb6 <memchr>
 800b382:	b138      	cbz	r0, 800b394 <_svfiprintf_r+0x150>
 800b384:	2240      	movs	r2, #64	@ 0x40
 800b386:	9b04      	ldr	r3, [sp, #16]
 800b388:	eba0 000a 	sub.w	r0, r0, sl
 800b38c:	4082      	lsls	r2, r0
 800b38e:	4313      	orrs	r3, r2
 800b390:	3401      	adds	r4, #1
 800b392:	9304      	str	r3, [sp, #16]
 800b394:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b398:	2206      	movs	r2, #6
 800b39a:	4825      	ldr	r0, [pc, #148]	@ (800b430 <_svfiprintf_r+0x1ec>)
 800b39c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b3a0:	f7fe fc09 	bl	8009bb6 <memchr>
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	d036      	beq.n	800b416 <_svfiprintf_r+0x1d2>
 800b3a8:	4b22      	ldr	r3, [pc, #136]	@ (800b434 <_svfiprintf_r+0x1f0>)
 800b3aa:	bb1b      	cbnz	r3, 800b3f4 <_svfiprintf_r+0x1b0>
 800b3ac:	9b03      	ldr	r3, [sp, #12]
 800b3ae:	3307      	adds	r3, #7
 800b3b0:	f023 0307 	bic.w	r3, r3, #7
 800b3b4:	3308      	adds	r3, #8
 800b3b6:	9303      	str	r3, [sp, #12]
 800b3b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3ba:	4433      	add	r3, r6
 800b3bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3be:	e76a      	b.n	800b296 <_svfiprintf_r+0x52>
 800b3c0:	460c      	mov	r4, r1
 800b3c2:	2001      	movs	r0, #1
 800b3c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3c8:	e7a8      	b.n	800b31c <_svfiprintf_r+0xd8>
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	f04f 0c0a 	mov.w	ip, #10
 800b3d0:	4619      	mov	r1, r3
 800b3d2:	3401      	adds	r4, #1
 800b3d4:	9305      	str	r3, [sp, #20]
 800b3d6:	4620      	mov	r0, r4
 800b3d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3dc:	3a30      	subs	r2, #48	@ 0x30
 800b3de:	2a09      	cmp	r2, #9
 800b3e0:	d903      	bls.n	800b3ea <_svfiprintf_r+0x1a6>
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d0c6      	beq.n	800b374 <_svfiprintf_r+0x130>
 800b3e6:	9105      	str	r1, [sp, #20]
 800b3e8:	e7c4      	b.n	800b374 <_svfiprintf_r+0x130>
 800b3ea:	4604      	mov	r4, r0
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3f2:	e7f0      	b.n	800b3d6 <_svfiprintf_r+0x192>
 800b3f4:	ab03      	add	r3, sp, #12
 800b3f6:	9300      	str	r3, [sp, #0]
 800b3f8:	462a      	mov	r2, r5
 800b3fa:	4638      	mov	r0, r7
 800b3fc:	4b0e      	ldr	r3, [pc, #56]	@ (800b438 <_svfiprintf_r+0x1f4>)
 800b3fe:	a904      	add	r1, sp, #16
 800b400:	f7fd fdf4 	bl	8008fec <_printf_float>
 800b404:	1c42      	adds	r2, r0, #1
 800b406:	4606      	mov	r6, r0
 800b408:	d1d6      	bne.n	800b3b8 <_svfiprintf_r+0x174>
 800b40a:	89ab      	ldrh	r3, [r5, #12]
 800b40c:	065b      	lsls	r3, r3, #25
 800b40e:	f53f af2d 	bmi.w	800b26c <_svfiprintf_r+0x28>
 800b412:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b414:	e72c      	b.n	800b270 <_svfiprintf_r+0x2c>
 800b416:	ab03      	add	r3, sp, #12
 800b418:	9300      	str	r3, [sp, #0]
 800b41a:	462a      	mov	r2, r5
 800b41c:	4638      	mov	r0, r7
 800b41e:	4b06      	ldr	r3, [pc, #24]	@ (800b438 <_svfiprintf_r+0x1f4>)
 800b420:	a904      	add	r1, sp, #16
 800b422:	f7fe f881 	bl	8009528 <_printf_i>
 800b426:	e7ed      	b.n	800b404 <_svfiprintf_r+0x1c0>
 800b428:	0800c180 	.word	0x0800c180
 800b42c:	0800c186 	.word	0x0800c186
 800b430:	0800c18a 	.word	0x0800c18a
 800b434:	08008fed 	.word	0x08008fed
 800b438:	0800b18d 	.word	0x0800b18d

0800b43c <__sflush_r>:
 800b43c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b442:	0716      	lsls	r6, r2, #28
 800b444:	4605      	mov	r5, r0
 800b446:	460c      	mov	r4, r1
 800b448:	d454      	bmi.n	800b4f4 <__sflush_r+0xb8>
 800b44a:	684b      	ldr	r3, [r1, #4]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	dc02      	bgt.n	800b456 <__sflush_r+0x1a>
 800b450:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b452:	2b00      	cmp	r3, #0
 800b454:	dd48      	ble.n	800b4e8 <__sflush_r+0xac>
 800b456:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b458:	2e00      	cmp	r6, #0
 800b45a:	d045      	beq.n	800b4e8 <__sflush_r+0xac>
 800b45c:	2300      	movs	r3, #0
 800b45e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b462:	682f      	ldr	r7, [r5, #0]
 800b464:	6a21      	ldr	r1, [r4, #32]
 800b466:	602b      	str	r3, [r5, #0]
 800b468:	d030      	beq.n	800b4cc <__sflush_r+0x90>
 800b46a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b46c:	89a3      	ldrh	r3, [r4, #12]
 800b46e:	0759      	lsls	r1, r3, #29
 800b470:	d505      	bpl.n	800b47e <__sflush_r+0x42>
 800b472:	6863      	ldr	r3, [r4, #4]
 800b474:	1ad2      	subs	r2, r2, r3
 800b476:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b478:	b10b      	cbz	r3, 800b47e <__sflush_r+0x42>
 800b47a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b47c:	1ad2      	subs	r2, r2, r3
 800b47e:	2300      	movs	r3, #0
 800b480:	4628      	mov	r0, r5
 800b482:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b484:	6a21      	ldr	r1, [r4, #32]
 800b486:	47b0      	blx	r6
 800b488:	1c43      	adds	r3, r0, #1
 800b48a:	89a3      	ldrh	r3, [r4, #12]
 800b48c:	d106      	bne.n	800b49c <__sflush_r+0x60>
 800b48e:	6829      	ldr	r1, [r5, #0]
 800b490:	291d      	cmp	r1, #29
 800b492:	d82b      	bhi.n	800b4ec <__sflush_r+0xb0>
 800b494:	4a28      	ldr	r2, [pc, #160]	@ (800b538 <__sflush_r+0xfc>)
 800b496:	410a      	asrs	r2, r1
 800b498:	07d6      	lsls	r6, r2, #31
 800b49a:	d427      	bmi.n	800b4ec <__sflush_r+0xb0>
 800b49c:	2200      	movs	r2, #0
 800b49e:	6062      	str	r2, [r4, #4]
 800b4a0:	6922      	ldr	r2, [r4, #16]
 800b4a2:	04d9      	lsls	r1, r3, #19
 800b4a4:	6022      	str	r2, [r4, #0]
 800b4a6:	d504      	bpl.n	800b4b2 <__sflush_r+0x76>
 800b4a8:	1c42      	adds	r2, r0, #1
 800b4aa:	d101      	bne.n	800b4b0 <__sflush_r+0x74>
 800b4ac:	682b      	ldr	r3, [r5, #0]
 800b4ae:	b903      	cbnz	r3, 800b4b2 <__sflush_r+0x76>
 800b4b0:	6560      	str	r0, [r4, #84]	@ 0x54
 800b4b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4b4:	602f      	str	r7, [r5, #0]
 800b4b6:	b1b9      	cbz	r1, 800b4e8 <__sflush_r+0xac>
 800b4b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b4bc:	4299      	cmp	r1, r3
 800b4be:	d002      	beq.n	800b4c6 <__sflush_r+0x8a>
 800b4c0:	4628      	mov	r0, r5
 800b4c2:	f7ff f9e5 	bl	800a890 <_free_r>
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4ca:	e00d      	b.n	800b4e8 <__sflush_r+0xac>
 800b4cc:	2301      	movs	r3, #1
 800b4ce:	4628      	mov	r0, r5
 800b4d0:	47b0      	blx	r6
 800b4d2:	4602      	mov	r2, r0
 800b4d4:	1c50      	adds	r0, r2, #1
 800b4d6:	d1c9      	bne.n	800b46c <__sflush_r+0x30>
 800b4d8:	682b      	ldr	r3, [r5, #0]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d0c6      	beq.n	800b46c <__sflush_r+0x30>
 800b4de:	2b1d      	cmp	r3, #29
 800b4e0:	d001      	beq.n	800b4e6 <__sflush_r+0xaa>
 800b4e2:	2b16      	cmp	r3, #22
 800b4e4:	d11d      	bne.n	800b522 <__sflush_r+0xe6>
 800b4e6:	602f      	str	r7, [r5, #0]
 800b4e8:	2000      	movs	r0, #0
 800b4ea:	e021      	b.n	800b530 <__sflush_r+0xf4>
 800b4ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4f0:	b21b      	sxth	r3, r3
 800b4f2:	e01a      	b.n	800b52a <__sflush_r+0xee>
 800b4f4:	690f      	ldr	r7, [r1, #16]
 800b4f6:	2f00      	cmp	r7, #0
 800b4f8:	d0f6      	beq.n	800b4e8 <__sflush_r+0xac>
 800b4fa:	0793      	lsls	r3, r2, #30
 800b4fc:	bf18      	it	ne
 800b4fe:	2300      	movne	r3, #0
 800b500:	680e      	ldr	r6, [r1, #0]
 800b502:	bf08      	it	eq
 800b504:	694b      	ldreq	r3, [r1, #20]
 800b506:	1bf6      	subs	r6, r6, r7
 800b508:	600f      	str	r7, [r1, #0]
 800b50a:	608b      	str	r3, [r1, #8]
 800b50c:	2e00      	cmp	r6, #0
 800b50e:	ddeb      	ble.n	800b4e8 <__sflush_r+0xac>
 800b510:	4633      	mov	r3, r6
 800b512:	463a      	mov	r2, r7
 800b514:	4628      	mov	r0, r5
 800b516:	6a21      	ldr	r1, [r4, #32]
 800b518:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800b51c:	47e0      	blx	ip
 800b51e:	2800      	cmp	r0, #0
 800b520:	dc07      	bgt.n	800b532 <__sflush_r+0xf6>
 800b522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b52a:	f04f 30ff 	mov.w	r0, #4294967295
 800b52e:	81a3      	strh	r3, [r4, #12]
 800b530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b532:	4407      	add	r7, r0
 800b534:	1a36      	subs	r6, r6, r0
 800b536:	e7e9      	b.n	800b50c <__sflush_r+0xd0>
 800b538:	dfbffffe 	.word	0xdfbffffe

0800b53c <_fflush_r>:
 800b53c:	b538      	push	{r3, r4, r5, lr}
 800b53e:	690b      	ldr	r3, [r1, #16]
 800b540:	4605      	mov	r5, r0
 800b542:	460c      	mov	r4, r1
 800b544:	b913      	cbnz	r3, 800b54c <_fflush_r+0x10>
 800b546:	2500      	movs	r5, #0
 800b548:	4628      	mov	r0, r5
 800b54a:	bd38      	pop	{r3, r4, r5, pc}
 800b54c:	b118      	cbz	r0, 800b556 <_fflush_r+0x1a>
 800b54e:	6a03      	ldr	r3, [r0, #32]
 800b550:	b90b      	cbnz	r3, 800b556 <_fflush_r+0x1a>
 800b552:	f7fe f995 	bl	8009880 <__sinit>
 800b556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d0f3      	beq.n	800b546 <_fflush_r+0xa>
 800b55e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b560:	07d0      	lsls	r0, r2, #31
 800b562:	d404      	bmi.n	800b56e <_fflush_r+0x32>
 800b564:	0599      	lsls	r1, r3, #22
 800b566:	d402      	bmi.n	800b56e <_fflush_r+0x32>
 800b568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b56a:	f7fe fb22 	bl	8009bb2 <__retarget_lock_acquire_recursive>
 800b56e:	4628      	mov	r0, r5
 800b570:	4621      	mov	r1, r4
 800b572:	f7ff ff63 	bl	800b43c <__sflush_r>
 800b576:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b578:	4605      	mov	r5, r0
 800b57a:	07da      	lsls	r2, r3, #31
 800b57c:	d4e4      	bmi.n	800b548 <_fflush_r+0xc>
 800b57e:	89a3      	ldrh	r3, [r4, #12]
 800b580:	059b      	lsls	r3, r3, #22
 800b582:	d4e1      	bmi.n	800b548 <_fflush_r+0xc>
 800b584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b586:	f7fe fb15 	bl	8009bb4 <__retarget_lock_release_recursive>
 800b58a:	e7dd      	b.n	800b548 <_fflush_r+0xc>

0800b58c <_sbrk_r>:
 800b58c:	b538      	push	{r3, r4, r5, lr}
 800b58e:	2300      	movs	r3, #0
 800b590:	4d05      	ldr	r5, [pc, #20]	@ (800b5a8 <_sbrk_r+0x1c>)
 800b592:	4604      	mov	r4, r0
 800b594:	4608      	mov	r0, r1
 800b596:	602b      	str	r3, [r5, #0]
 800b598:	f7f7 fbec 	bl	8002d74 <_sbrk>
 800b59c:	1c43      	adds	r3, r0, #1
 800b59e:	d102      	bne.n	800b5a6 <_sbrk_r+0x1a>
 800b5a0:	682b      	ldr	r3, [r5, #0]
 800b5a2:	b103      	cbz	r3, 800b5a6 <_sbrk_r+0x1a>
 800b5a4:	6023      	str	r3, [r4, #0]
 800b5a6:	bd38      	pop	{r3, r4, r5, pc}
 800b5a8:	200048f4 	.word	0x200048f4

0800b5ac <__assert_func>:
 800b5ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5ae:	4614      	mov	r4, r2
 800b5b0:	461a      	mov	r2, r3
 800b5b2:	4b09      	ldr	r3, [pc, #36]	@ (800b5d8 <__assert_func+0x2c>)
 800b5b4:	4605      	mov	r5, r0
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	68d8      	ldr	r0, [r3, #12]
 800b5ba:	b954      	cbnz	r4, 800b5d2 <__assert_func+0x26>
 800b5bc:	4b07      	ldr	r3, [pc, #28]	@ (800b5dc <__assert_func+0x30>)
 800b5be:	461c      	mov	r4, r3
 800b5c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b5c4:	9100      	str	r1, [sp, #0]
 800b5c6:	462b      	mov	r3, r5
 800b5c8:	4905      	ldr	r1, [pc, #20]	@ (800b5e0 <__assert_func+0x34>)
 800b5ca:	f000 f86f 	bl	800b6ac <fiprintf>
 800b5ce:	f000 f87f 	bl	800b6d0 <abort>
 800b5d2:	4b04      	ldr	r3, [pc, #16]	@ (800b5e4 <__assert_func+0x38>)
 800b5d4:	e7f4      	b.n	800b5c0 <__assert_func+0x14>
 800b5d6:	bf00      	nop
 800b5d8:	20000098 	.word	0x20000098
 800b5dc:	0800c1d6 	.word	0x0800c1d6
 800b5e0:	0800c1a8 	.word	0x0800c1a8
 800b5e4:	0800c19b 	.word	0x0800c19b

0800b5e8 <_calloc_r>:
 800b5e8:	b570      	push	{r4, r5, r6, lr}
 800b5ea:	fba1 5402 	umull	r5, r4, r1, r2
 800b5ee:	b93c      	cbnz	r4, 800b600 <_calloc_r+0x18>
 800b5f0:	4629      	mov	r1, r5
 800b5f2:	f7ff f9bf 	bl	800a974 <_malloc_r>
 800b5f6:	4606      	mov	r6, r0
 800b5f8:	b928      	cbnz	r0, 800b606 <_calloc_r+0x1e>
 800b5fa:	2600      	movs	r6, #0
 800b5fc:	4630      	mov	r0, r6
 800b5fe:	bd70      	pop	{r4, r5, r6, pc}
 800b600:	220c      	movs	r2, #12
 800b602:	6002      	str	r2, [r0, #0]
 800b604:	e7f9      	b.n	800b5fa <_calloc_r+0x12>
 800b606:	462a      	mov	r2, r5
 800b608:	4621      	mov	r1, r4
 800b60a:	f7fe f9ec 	bl	80099e6 <memset>
 800b60e:	e7f5      	b.n	800b5fc <_calloc_r+0x14>

0800b610 <__ascii_mbtowc>:
 800b610:	b082      	sub	sp, #8
 800b612:	b901      	cbnz	r1, 800b616 <__ascii_mbtowc+0x6>
 800b614:	a901      	add	r1, sp, #4
 800b616:	b142      	cbz	r2, 800b62a <__ascii_mbtowc+0x1a>
 800b618:	b14b      	cbz	r3, 800b62e <__ascii_mbtowc+0x1e>
 800b61a:	7813      	ldrb	r3, [r2, #0]
 800b61c:	600b      	str	r3, [r1, #0]
 800b61e:	7812      	ldrb	r2, [r2, #0]
 800b620:	1e10      	subs	r0, r2, #0
 800b622:	bf18      	it	ne
 800b624:	2001      	movne	r0, #1
 800b626:	b002      	add	sp, #8
 800b628:	4770      	bx	lr
 800b62a:	4610      	mov	r0, r2
 800b62c:	e7fb      	b.n	800b626 <__ascii_mbtowc+0x16>
 800b62e:	f06f 0001 	mvn.w	r0, #1
 800b632:	e7f8      	b.n	800b626 <__ascii_mbtowc+0x16>

0800b634 <_realloc_r>:
 800b634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b638:	4680      	mov	r8, r0
 800b63a:	4615      	mov	r5, r2
 800b63c:	460c      	mov	r4, r1
 800b63e:	b921      	cbnz	r1, 800b64a <_realloc_r+0x16>
 800b640:	4611      	mov	r1, r2
 800b642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b646:	f7ff b995 	b.w	800a974 <_malloc_r>
 800b64a:	b92a      	cbnz	r2, 800b658 <_realloc_r+0x24>
 800b64c:	f7ff f920 	bl	800a890 <_free_r>
 800b650:	2400      	movs	r4, #0
 800b652:	4620      	mov	r0, r4
 800b654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b658:	f000 f841 	bl	800b6de <_malloc_usable_size_r>
 800b65c:	4285      	cmp	r5, r0
 800b65e:	4606      	mov	r6, r0
 800b660:	d802      	bhi.n	800b668 <_realloc_r+0x34>
 800b662:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b666:	d8f4      	bhi.n	800b652 <_realloc_r+0x1e>
 800b668:	4629      	mov	r1, r5
 800b66a:	4640      	mov	r0, r8
 800b66c:	f7ff f982 	bl	800a974 <_malloc_r>
 800b670:	4607      	mov	r7, r0
 800b672:	2800      	cmp	r0, #0
 800b674:	d0ec      	beq.n	800b650 <_realloc_r+0x1c>
 800b676:	42b5      	cmp	r5, r6
 800b678:	462a      	mov	r2, r5
 800b67a:	4621      	mov	r1, r4
 800b67c:	bf28      	it	cs
 800b67e:	4632      	movcs	r2, r6
 800b680:	f7fe faa7 	bl	8009bd2 <memcpy>
 800b684:	4621      	mov	r1, r4
 800b686:	4640      	mov	r0, r8
 800b688:	f7ff f902 	bl	800a890 <_free_r>
 800b68c:	463c      	mov	r4, r7
 800b68e:	e7e0      	b.n	800b652 <_realloc_r+0x1e>

0800b690 <__ascii_wctomb>:
 800b690:	4603      	mov	r3, r0
 800b692:	4608      	mov	r0, r1
 800b694:	b141      	cbz	r1, 800b6a8 <__ascii_wctomb+0x18>
 800b696:	2aff      	cmp	r2, #255	@ 0xff
 800b698:	d904      	bls.n	800b6a4 <__ascii_wctomb+0x14>
 800b69a:	228a      	movs	r2, #138	@ 0x8a
 800b69c:	f04f 30ff 	mov.w	r0, #4294967295
 800b6a0:	601a      	str	r2, [r3, #0]
 800b6a2:	4770      	bx	lr
 800b6a4:	2001      	movs	r0, #1
 800b6a6:	700a      	strb	r2, [r1, #0]
 800b6a8:	4770      	bx	lr
	...

0800b6ac <fiprintf>:
 800b6ac:	b40e      	push	{r1, r2, r3}
 800b6ae:	b503      	push	{r0, r1, lr}
 800b6b0:	4601      	mov	r1, r0
 800b6b2:	ab03      	add	r3, sp, #12
 800b6b4:	4805      	ldr	r0, [pc, #20]	@ (800b6cc <fiprintf+0x20>)
 800b6b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6ba:	6800      	ldr	r0, [r0, #0]
 800b6bc:	9301      	str	r3, [sp, #4]
 800b6be:	f000 f83d 	bl	800b73c <_vfiprintf_r>
 800b6c2:	b002      	add	sp, #8
 800b6c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6c8:	b003      	add	sp, #12
 800b6ca:	4770      	bx	lr
 800b6cc:	20000098 	.word	0x20000098

0800b6d0 <abort>:
 800b6d0:	2006      	movs	r0, #6
 800b6d2:	b508      	push	{r3, lr}
 800b6d4:	f000 fa06 	bl	800bae4 <raise>
 800b6d8:	2001      	movs	r0, #1
 800b6da:	f7f7 fad6 	bl	8002c8a <_exit>

0800b6de <_malloc_usable_size_r>:
 800b6de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6e2:	1f18      	subs	r0, r3, #4
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	bfbc      	itt	lt
 800b6e8:	580b      	ldrlt	r3, [r1, r0]
 800b6ea:	18c0      	addlt	r0, r0, r3
 800b6ec:	4770      	bx	lr

0800b6ee <__sfputc_r>:
 800b6ee:	6893      	ldr	r3, [r2, #8]
 800b6f0:	b410      	push	{r4}
 800b6f2:	3b01      	subs	r3, #1
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	6093      	str	r3, [r2, #8]
 800b6f8:	da07      	bge.n	800b70a <__sfputc_r+0x1c>
 800b6fa:	6994      	ldr	r4, [r2, #24]
 800b6fc:	42a3      	cmp	r3, r4
 800b6fe:	db01      	blt.n	800b704 <__sfputc_r+0x16>
 800b700:	290a      	cmp	r1, #10
 800b702:	d102      	bne.n	800b70a <__sfputc_r+0x1c>
 800b704:	bc10      	pop	{r4}
 800b706:	f000 b931 	b.w	800b96c <__swbuf_r>
 800b70a:	6813      	ldr	r3, [r2, #0]
 800b70c:	1c58      	adds	r0, r3, #1
 800b70e:	6010      	str	r0, [r2, #0]
 800b710:	7019      	strb	r1, [r3, #0]
 800b712:	4608      	mov	r0, r1
 800b714:	bc10      	pop	{r4}
 800b716:	4770      	bx	lr

0800b718 <__sfputs_r>:
 800b718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b71a:	4606      	mov	r6, r0
 800b71c:	460f      	mov	r7, r1
 800b71e:	4614      	mov	r4, r2
 800b720:	18d5      	adds	r5, r2, r3
 800b722:	42ac      	cmp	r4, r5
 800b724:	d101      	bne.n	800b72a <__sfputs_r+0x12>
 800b726:	2000      	movs	r0, #0
 800b728:	e007      	b.n	800b73a <__sfputs_r+0x22>
 800b72a:	463a      	mov	r2, r7
 800b72c:	4630      	mov	r0, r6
 800b72e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b732:	f7ff ffdc 	bl	800b6ee <__sfputc_r>
 800b736:	1c43      	adds	r3, r0, #1
 800b738:	d1f3      	bne.n	800b722 <__sfputs_r+0xa>
 800b73a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b73c <_vfiprintf_r>:
 800b73c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b740:	460d      	mov	r5, r1
 800b742:	4614      	mov	r4, r2
 800b744:	4698      	mov	r8, r3
 800b746:	4606      	mov	r6, r0
 800b748:	b09d      	sub	sp, #116	@ 0x74
 800b74a:	b118      	cbz	r0, 800b754 <_vfiprintf_r+0x18>
 800b74c:	6a03      	ldr	r3, [r0, #32]
 800b74e:	b90b      	cbnz	r3, 800b754 <_vfiprintf_r+0x18>
 800b750:	f7fe f896 	bl	8009880 <__sinit>
 800b754:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b756:	07d9      	lsls	r1, r3, #31
 800b758:	d405      	bmi.n	800b766 <_vfiprintf_r+0x2a>
 800b75a:	89ab      	ldrh	r3, [r5, #12]
 800b75c:	059a      	lsls	r2, r3, #22
 800b75e:	d402      	bmi.n	800b766 <_vfiprintf_r+0x2a>
 800b760:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b762:	f7fe fa26 	bl	8009bb2 <__retarget_lock_acquire_recursive>
 800b766:	89ab      	ldrh	r3, [r5, #12]
 800b768:	071b      	lsls	r3, r3, #28
 800b76a:	d501      	bpl.n	800b770 <_vfiprintf_r+0x34>
 800b76c:	692b      	ldr	r3, [r5, #16]
 800b76e:	b99b      	cbnz	r3, 800b798 <_vfiprintf_r+0x5c>
 800b770:	4629      	mov	r1, r5
 800b772:	4630      	mov	r0, r6
 800b774:	f000 f938 	bl	800b9e8 <__swsetup_r>
 800b778:	b170      	cbz	r0, 800b798 <_vfiprintf_r+0x5c>
 800b77a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b77c:	07dc      	lsls	r4, r3, #31
 800b77e:	d504      	bpl.n	800b78a <_vfiprintf_r+0x4e>
 800b780:	f04f 30ff 	mov.w	r0, #4294967295
 800b784:	b01d      	add	sp, #116	@ 0x74
 800b786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b78a:	89ab      	ldrh	r3, [r5, #12]
 800b78c:	0598      	lsls	r0, r3, #22
 800b78e:	d4f7      	bmi.n	800b780 <_vfiprintf_r+0x44>
 800b790:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b792:	f7fe fa0f 	bl	8009bb4 <__retarget_lock_release_recursive>
 800b796:	e7f3      	b.n	800b780 <_vfiprintf_r+0x44>
 800b798:	2300      	movs	r3, #0
 800b79a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b79c:	2320      	movs	r3, #32
 800b79e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b7a2:	2330      	movs	r3, #48	@ 0x30
 800b7a4:	f04f 0901 	mov.w	r9, #1
 800b7a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7ac:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800b958 <_vfiprintf_r+0x21c>
 800b7b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b7b4:	4623      	mov	r3, r4
 800b7b6:	469a      	mov	sl, r3
 800b7b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7bc:	b10a      	cbz	r2, 800b7c2 <_vfiprintf_r+0x86>
 800b7be:	2a25      	cmp	r2, #37	@ 0x25
 800b7c0:	d1f9      	bne.n	800b7b6 <_vfiprintf_r+0x7a>
 800b7c2:	ebba 0b04 	subs.w	fp, sl, r4
 800b7c6:	d00b      	beq.n	800b7e0 <_vfiprintf_r+0xa4>
 800b7c8:	465b      	mov	r3, fp
 800b7ca:	4622      	mov	r2, r4
 800b7cc:	4629      	mov	r1, r5
 800b7ce:	4630      	mov	r0, r6
 800b7d0:	f7ff ffa2 	bl	800b718 <__sfputs_r>
 800b7d4:	3001      	adds	r0, #1
 800b7d6:	f000 80a7 	beq.w	800b928 <_vfiprintf_r+0x1ec>
 800b7da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b7dc:	445a      	add	r2, fp
 800b7de:	9209      	str	r2, [sp, #36]	@ 0x24
 800b7e0:	f89a 3000 	ldrb.w	r3, [sl]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	f000 809f 	beq.w	800b928 <_vfiprintf_r+0x1ec>
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b7f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7f4:	f10a 0a01 	add.w	sl, sl, #1
 800b7f8:	9304      	str	r3, [sp, #16]
 800b7fa:	9307      	str	r3, [sp, #28]
 800b7fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b800:	931a      	str	r3, [sp, #104]	@ 0x68
 800b802:	4654      	mov	r4, sl
 800b804:	2205      	movs	r2, #5
 800b806:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b80a:	4853      	ldr	r0, [pc, #332]	@ (800b958 <_vfiprintf_r+0x21c>)
 800b80c:	f7fe f9d3 	bl	8009bb6 <memchr>
 800b810:	9a04      	ldr	r2, [sp, #16]
 800b812:	b9d8      	cbnz	r0, 800b84c <_vfiprintf_r+0x110>
 800b814:	06d1      	lsls	r1, r2, #27
 800b816:	bf44      	itt	mi
 800b818:	2320      	movmi	r3, #32
 800b81a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b81e:	0713      	lsls	r3, r2, #28
 800b820:	bf44      	itt	mi
 800b822:	232b      	movmi	r3, #43	@ 0x2b
 800b824:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b828:	f89a 3000 	ldrb.w	r3, [sl]
 800b82c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b82e:	d015      	beq.n	800b85c <_vfiprintf_r+0x120>
 800b830:	4654      	mov	r4, sl
 800b832:	2000      	movs	r0, #0
 800b834:	f04f 0c0a 	mov.w	ip, #10
 800b838:	9a07      	ldr	r2, [sp, #28]
 800b83a:	4621      	mov	r1, r4
 800b83c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b840:	3b30      	subs	r3, #48	@ 0x30
 800b842:	2b09      	cmp	r3, #9
 800b844:	d94b      	bls.n	800b8de <_vfiprintf_r+0x1a2>
 800b846:	b1b0      	cbz	r0, 800b876 <_vfiprintf_r+0x13a>
 800b848:	9207      	str	r2, [sp, #28]
 800b84a:	e014      	b.n	800b876 <_vfiprintf_r+0x13a>
 800b84c:	eba0 0308 	sub.w	r3, r0, r8
 800b850:	fa09 f303 	lsl.w	r3, r9, r3
 800b854:	4313      	orrs	r3, r2
 800b856:	46a2      	mov	sl, r4
 800b858:	9304      	str	r3, [sp, #16]
 800b85a:	e7d2      	b.n	800b802 <_vfiprintf_r+0xc6>
 800b85c:	9b03      	ldr	r3, [sp, #12]
 800b85e:	1d19      	adds	r1, r3, #4
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	9103      	str	r1, [sp, #12]
 800b864:	2b00      	cmp	r3, #0
 800b866:	bfbb      	ittet	lt
 800b868:	425b      	neglt	r3, r3
 800b86a:	f042 0202 	orrlt.w	r2, r2, #2
 800b86e:	9307      	strge	r3, [sp, #28]
 800b870:	9307      	strlt	r3, [sp, #28]
 800b872:	bfb8      	it	lt
 800b874:	9204      	strlt	r2, [sp, #16]
 800b876:	7823      	ldrb	r3, [r4, #0]
 800b878:	2b2e      	cmp	r3, #46	@ 0x2e
 800b87a:	d10a      	bne.n	800b892 <_vfiprintf_r+0x156>
 800b87c:	7863      	ldrb	r3, [r4, #1]
 800b87e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b880:	d132      	bne.n	800b8e8 <_vfiprintf_r+0x1ac>
 800b882:	9b03      	ldr	r3, [sp, #12]
 800b884:	3402      	adds	r4, #2
 800b886:	1d1a      	adds	r2, r3, #4
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	9203      	str	r2, [sp, #12]
 800b88c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b890:	9305      	str	r3, [sp, #20]
 800b892:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800b95c <_vfiprintf_r+0x220>
 800b896:	2203      	movs	r2, #3
 800b898:	4650      	mov	r0, sl
 800b89a:	7821      	ldrb	r1, [r4, #0]
 800b89c:	f7fe f98b 	bl	8009bb6 <memchr>
 800b8a0:	b138      	cbz	r0, 800b8b2 <_vfiprintf_r+0x176>
 800b8a2:	2240      	movs	r2, #64	@ 0x40
 800b8a4:	9b04      	ldr	r3, [sp, #16]
 800b8a6:	eba0 000a 	sub.w	r0, r0, sl
 800b8aa:	4082      	lsls	r2, r0
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	3401      	adds	r4, #1
 800b8b0:	9304      	str	r3, [sp, #16]
 800b8b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8b6:	2206      	movs	r2, #6
 800b8b8:	4829      	ldr	r0, [pc, #164]	@ (800b960 <_vfiprintf_r+0x224>)
 800b8ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b8be:	f7fe f97a 	bl	8009bb6 <memchr>
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d03f      	beq.n	800b946 <_vfiprintf_r+0x20a>
 800b8c6:	4b27      	ldr	r3, [pc, #156]	@ (800b964 <_vfiprintf_r+0x228>)
 800b8c8:	bb1b      	cbnz	r3, 800b912 <_vfiprintf_r+0x1d6>
 800b8ca:	9b03      	ldr	r3, [sp, #12]
 800b8cc:	3307      	adds	r3, #7
 800b8ce:	f023 0307 	bic.w	r3, r3, #7
 800b8d2:	3308      	adds	r3, #8
 800b8d4:	9303      	str	r3, [sp, #12]
 800b8d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8d8:	443b      	add	r3, r7
 800b8da:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8dc:	e76a      	b.n	800b7b4 <_vfiprintf_r+0x78>
 800b8de:	460c      	mov	r4, r1
 800b8e0:	2001      	movs	r0, #1
 800b8e2:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8e6:	e7a8      	b.n	800b83a <_vfiprintf_r+0xfe>
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	f04f 0c0a 	mov.w	ip, #10
 800b8ee:	4619      	mov	r1, r3
 800b8f0:	3401      	adds	r4, #1
 800b8f2:	9305      	str	r3, [sp, #20]
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8fa:	3a30      	subs	r2, #48	@ 0x30
 800b8fc:	2a09      	cmp	r2, #9
 800b8fe:	d903      	bls.n	800b908 <_vfiprintf_r+0x1cc>
 800b900:	2b00      	cmp	r3, #0
 800b902:	d0c6      	beq.n	800b892 <_vfiprintf_r+0x156>
 800b904:	9105      	str	r1, [sp, #20]
 800b906:	e7c4      	b.n	800b892 <_vfiprintf_r+0x156>
 800b908:	4604      	mov	r4, r0
 800b90a:	2301      	movs	r3, #1
 800b90c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b910:	e7f0      	b.n	800b8f4 <_vfiprintf_r+0x1b8>
 800b912:	ab03      	add	r3, sp, #12
 800b914:	9300      	str	r3, [sp, #0]
 800b916:	462a      	mov	r2, r5
 800b918:	4630      	mov	r0, r6
 800b91a:	4b13      	ldr	r3, [pc, #76]	@ (800b968 <_vfiprintf_r+0x22c>)
 800b91c:	a904      	add	r1, sp, #16
 800b91e:	f7fd fb65 	bl	8008fec <_printf_float>
 800b922:	4607      	mov	r7, r0
 800b924:	1c78      	adds	r0, r7, #1
 800b926:	d1d6      	bne.n	800b8d6 <_vfiprintf_r+0x19a>
 800b928:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b92a:	07d9      	lsls	r1, r3, #31
 800b92c:	d405      	bmi.n	800b93a <_vfiprintf_r+0x1fe>
 800b92e:	89ab      	ldrh	r3, [r5, #12]
 800b930:	059a      	lsls	r2, r3, #22
 800b932:	d402      	bmi.n	800b93a <_vfiprintf_r+0x1fe>
 800b934:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b936:	f7fe f93d 	bl	8009bb4 <__retarget_lock_release_recursive>
 800b93a:	89ab      	ldrh	r3, [r5, #12]
 800b93c:	065b      	lsls	r3, r3, #25
 800b93e:	f53f af1f 	bmi.w	800b780 <_vfiprintf_r+0x44>
 800b942:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b944:	e71e      	b.n	800b784 <_vfiprintf_r+0x48>
 800b946:	ab03      	add	r3, sp, #12
 800b948:	9300      	str	r3, [sp, #0]
 800b94a:	462a      	mov	r2, r5
 800b94c:	4630      	mov	r0, r6
 800b94e:	4b06      	ldr	r3, [pc, #24]	@ (800b968 <_vfiprintf_r+0x22c>)
 800b950:	a904      	add	r1, sp, #16
 800b952:	f7fd fde9 	bl	8009528 <_printf_i>
 800b956:	e7e4      	b.n	800b922 <_vfiprintf_r+0x1e6>
 800b958:	0800c180 	.word	0x0800c180
 800b95c:	0800c186 	.word	0x0800c186
 800b960:	0800c18a 	.word	0x0800c18a
 800b964:	08008fed 	.word	0x08008fed
 800b968:	0800b719 	.word	0x0800b719

0800b96c <__swbuf_r>:
 800b96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b96e:	460e      	mov	r6, r1
 800b970:	4614      	mov	r4, r2
 800b972:	4605      	mov	r5, r0
 800b974:	b118      	cbz	r0, 800b97e <__swbuf_r+0x12>
 800b976:	6a03      	ldr	r3, [r0, #32]
 800b978:	b90b      	cbnz	r3, 800b97e <__swbuf_r+0x12>
 800b97a:	f7fd ff81 	bl	8009880 <__sinit>
 800b97e:	69a3      	ldr	r3, [r4, #24]
 800b980:	60a3      	str	r3, [r4, #8]
 800b982:	89a3      	ldrh	r3, [r4, #12]
 800b984:	071a      	lsls	r2, r3, #28
 800b986:	d501      	bpl.n	800b98c <__swbuf_r+0x20>
 800b988:	6923      	ldr	r3, [r4, #16]
 800b98a:	b943      	cbnz	r3, 800b99e <__swbuf_r+0x32>
 800b98c:	4621      	mov	r1, r4
 800b98e:	4628      	mov	r0, r5
 800b990:	f000 f82a 	bl	800b9e8 <__swsetup_r>
 800b994:	b118      	cbz	r0, 800b99e <__swbuf_r+0x32>
 800b996:	f04f 37ff 	mov.w	r7, #4294967295
 800b99a:	4638      	mov	r0, r7
 800b99c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b99e:	6823      	ldr	r3, [r4, #0]
 800b9a0:	6922      	ldr	r2, [r4, #16]
 800b9a2:	b2f6      	uxtb	r6, r6
 800b9a4:	1a98      	subs	r0, r3, r2
 800b9a6:	6963      	ldr	r3, [r4, #20]
 800b9a8:	4637      	mov	r7, r6
 800b9aa:	4283      	cmp	r3, r0
 800b9ac:	dc05      	bgt.n	800b9ba <__swbuf_r+0x4e>
 800b9ae:	4621      	mov	r1, r4
 800b9b0:	4628      	mov	r0, r5
 800b9b2:	f7ff fdc3 	bl	800b53c <_fflush_r>
 800b9b6:	2800      	cmp	r0, #0
 800b9b8:	d1ed      	bne.n	800b996 <__swbuf_r+0x2a>
 800b9ba:	68a3      	ldr	r3, [r4, #8]
 800b9bc:	3b01      	subs	r3, #1
 800b9be:	60a3      	str	r3, [r4, #8]
 800b9c0:	6823      	ldr	r3, [r4, #0]
 800b9c2:	1c5a      	adds	r2, r3, #1
 800b9c4:	6022      	str	r2, [r4, #0]
 800b9c6:	701e      	strb	r6, [r3, #0]
 800b9c8:	6962      	ldr	r2, [r4, #20]
 800b9ca:	1c43      	adds	r3, r0, #1
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d004      	beq.n	800b9da <__swbuf_r+0x6e>
 800b9d0:	89a3      	ldrh	r3, [r4, #12]
 800b9d2:	07db      	lsls	r3, r3, #31
 800b9d4:	d5e1      	bpl.n	800b99a <__swbuf_r+0x2e>
 800b9d6:	2e0a      	cmp	r6, #10
 800b9d8:	d1df      	bne.n	800b99a <__swbuf_r+0x2e>
 800b9da:	4621      	mov	r1, r4
 800b9dc:	4628      	mov	r0, r5
 800b9de:	f7ff fdad 	bl	800b53c <_fflush_r>
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	d0d9      	beq.n	800b99a <__swbuf_r+0x2e>
 800b9e6:	e7d6      	b.n	800b996 <__swbuf_r+0x2a>

0800b9e8 <__swsetup_r>:
 800b9e8:	b538      	push	{r3, r4, r5, lr}
 800b9ea:	4b29      	ldr	r3, [pc, #164]	@ (800ba90 <__swsetup_r+0xa8>)
 800b9ec:	4605      	mov	r5, r0
 800b9ee:	6818      	ldr	r0, [r3, #0]
 800b9f0:	460c      	mov	r4, r1
 800b9f2:	b118      	cbz	r0, 800b9fc <__swsetup_r+0x14>
 800b9f4:	6a03      	ldr	r3, [r0, #32]
 800b9f6:	b90b      	cbnz	r3, 800b9fc <__swsetup_r+0x14>
 800b9f8:	f7fd ff42 	bl	8009880 <__sinit>
 800b9fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba00:	0719      	lsls	r1, r3, #28
 800ba02:	d422      	bmi.n	800ba4a <__swsetup_r+0x62>
 800ba04:	06da      	lsls	r2, r3, #27
 800ba06:	d407      	bmi.n	800ba18 <__swsetup_r+0x30>
 800ba08:	2209      	movs	r2, #9
 800ba0a:	602a      	str	r2, [r5, #0]
 800ba0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba10:	f04f 30ff 	mov.w	r0, #4294967295
 800ba14:	81a3      	strh	r3, [r4, #12]
 800ba16:	e033      	b.n	800ba80 <__swsetup_r+0x98>
 800ba18:	0758      	lsls	r0, r3, #29
 800ba1a:	d512      	bpl.n	800ba42 <__swsetup_r+0x5a>
 800ba1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba1e:	b141      	cbz	r1, 800ba32 <__swsetup_r+0x4a>
 800ba20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba24:	4299      	cmp	r1, r3
 800ba26:	d002      	beq.n	800ba2e <__swsetup_r+0x46>
 800ba28:	4628      	mov	r0, r5
 800ba2a:	f7fe ff31 	bl	800a890 <_free_r>
 800ba2e:	2300      	movs	r3, #0
 800ba30:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba32:	89a3      	ldrh	r3, [r4, #12]
 800ba34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ba38:	81a3      	strh	r3, [r4, #12]
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	6063      	str	r3, [r4, #4]
 800ba3e:	6923      	ldr	r3, [r4, #16]
 800ba40:	6023      	str	r3, [r4, #0]
 800ba42:	89a3      	ldrh	r3, [r4, #12]
 800ba44:	f043 0308 	orr.w	r3, r3, #8
 800ba48:	81a3      	strh	r3, [r4, #12]
 800ba4a:	6923      	ldr	r3, [r4, #16]
 800ba4c:	b94b      	cbnz	r3, 800ba62 <__swsetup_r+0x7a>
 800ba4e:	89a3      	ldrh	r3, [r4, #12]
 800ba50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ba54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba58:	d003      	beq.n	800ba62 <__swsetup_r+0x7a>
 800ba5a:	4621      	mov	r1, r4
 800ba5c:	4628      	mov	r0, r5
 800ba5e:	f000 f882 	bl	800bb66 <__smakebuf_r>
 800ba62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba66:	f013 0201 	ands.w	r2, r3, #1
 800ba6a:	d00a      	beq.n	800ba82 <__swsetup_r+0x9a>
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	60a2      	str	r2, [r4, #8]
 800ba70:	6962      	ldr	r2, [r4, #20]
 800ba72:	4252      	negs	r2, r2
 800ba74:	61a2      	str	r2, [r4, #24]
 800ba76:	6922      	ldr	r2, [r4, #16]
 800ba78:	b942      	cbnz	r2, 800ba8c <__swsetup_r+0xa4>
 800ba7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ba7e:	d1c5      	bne.n	800ba0c <__swsetup_r+0x24>
 800ba80:	bd38      	pop	{r3, r4, r5, pc}
 800ba82:	0799      	lsls	r1, r3, #30
 800ba84:	bf58      	it	pl
 800ba86:	6962      	ldrpl	r2, [r4, #20]
 800ba88:	60a2      	str	r2, [r4, #8]
 800ba8a:	e7f4      	b.n	800ba76 <__swsetup_r+0x8e>
 800ba8c:	2000      	movs	r0, #0
 800ba8e:	e7f7      	b.n	800ba80 <__swsetup_r+0x98>
 800ba90:	20000098 	.word	0x20000098

0800ba94 <_raise_r>:
 800ba94:	291f      	cmp	r1, #31
 800ba96:	b538      	push	{r3, r4, r5, lr}
 800ba98:	4605      	mov	r5, r0
 800ba9a:	460c      	mov	r4, r1
 800ba9c:	d904      	bls.n	800baa8 <_raise_r+0x14>
 800ba9e:	2316      	movs	r3, #22
 800baa0:	6003      	str	r3, [r0, #0]
 800baa2:	f04f 30ff 	mov.w	r0, #4294967295
 800baa6:	bd38      	pop	{r3, r4, r5, pc}
 800baa8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800baaa:	b112      	cbz	r2, 800bab2 <_raise_r+0x1e>
 800baac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bab0:	b94b      	cbnz	r3, 800bac6 <_raise_r+0x32>
 800bab2:	4628      	mov	r0, r5
 800bab4:	f000 f830 	bl	800bb18 <_getpid_r>
 800bab8:	4622      	mov	r2, r4
 800baba:	4601      	mov	r1, r0
 800babc:	4628      	mov	r0, r5
 800babe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bac2:	f000 b817 	b.w	800baf4 <_kill_r>
 800bac6:	2b01      	cmp	r3, #1
 800bac8:	d00a      	beq.n	800bae0 <_raise_r+0x4c>
 800baca:	1c59      	adds	r1, r3, #1
 800bacc:	d103      	bne.n	800bad6 <_raise_r+0x42>
 800bace:	2316      	movs	r3, #22
 800bad0:	6003      	str	r3, [r0, #0]
 800bad2:	2001      	movs	r0, #1
 800bad4:	e7e7      	b.n	800baa6 <_raise_r+0x12>
 800bad6:	2100      	movs	r1, #0
 800bad8:	4620      	mov	r0, r4
 800bada:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bade:	4798      	blx	r3
 800bae0:	2000      	movs	r0, #0
 800bae2:	e7e0      	b.n	800baa6 <_raise_r+0x12>

0800bae4 <raise>:
 800bae4:	4b02      	ldr	r3, [pc, #8]	@ (800baf0 <raise+0xc>)
 800bae6:	4601      	mov	r1, r0
 800bae8:	6818      	ldr	r0, [r3, #0]
 800baea:	f7ff bfd3 	b.w	800ba94 <_raise_r>
 800baee:	bf00      	nop
 800baf0:	20000098 	.word	0x20000098

0800baf4 <_kill_r>:
 800baf4:	b538      	push	{r3, r4, r5, lr}
 800baf6:	2300      	movs	r3, #0
 800baf8:	4d06      	ldr	r5, [pc, #24]	@ (800bb14 <_kill_r+0x20>)
 800bafa:	4604      	mov	r4, r0
 800bafc:	4608      	mov	r0, r1
 800bafe:	4611      	mov	r1, r2
 800bb00:	602b      	str	r3, [r5, #0]
 800bb02:	f7f7 f8b2 	bl	8002c6a <_kill>
 800bb06:	1c43      	adds	r3, r0, #1
 800bb08:	d102      	bne.n	800bb10 <_kill_r+0x1c>
 800bb0a:	682b      	ldr	r3, [r5, #0]
 800bb0c:	b103      	cbz	r3, 800bb10 <_kill_r+0x1c>
 800bb0e:	6023      	str	r3, [r4, #0]
 800bb10:	bd38      	pop	{r3, r4, r5, pc}
 800bb12:	bf00      	nop
 800bb14:	200048f4 	.word	0x200048f4

0800bb18 <_getpid_r>:
 800bb18:	f7f7 b8a0 	b.w	8002c5c <_getpid>

0800bb1c <__swhatbuf_r>:
 800bb1c:	b570      	push	{r4, r5, r6, lr}
 800bb1e:	460c      	mov	r4, r1
 800bb20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb24:	4615      	mov	r5, r2
 800bb26:	2900      	cmp	r1, #0
 800bb28:	461e      	mov	r6, r3
 800bb2a:	b096      	sub	sp, #88	@ 0x58
 800bb2c:	da0c      	bge.n	800bb48 <__swhatbuf_r+0x2c>
 800bb2e:	89a3      	ldrh	r3, [r4, #12]
 800bb30:	2100      	movs	r1, #0
 800bb32:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bb36:	bf14      	ite	ne
 800bb38:	2340      	movne	r3, #64	@ 0x40
 800bb3a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bb3e:	2000      	movs	r0, #0
 800bb40:	6031      	str	r1, [r6, #0]
 800bb42:	602b      	str	r3, [r5, #0]
 800bb44:	b016      	add	sp, #88	@ 0x58
 800bb46:	bd70      	pop	{r4, r5, r6, pc}
 800bb48:	466a      	mov	r2, sp
 800bb4a:	f000 f849 	bl	800bbe0 <_fstat_r>
 800bb4e:	2800      	cmp	r0, #0
 800bb50:	dbed      	blt.n	800bb2e <__swhatbuf_r+0x12>
 800bb52:	9901      	ldr	r1, [sp, #4]
 800bb54:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bb58:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bb5c:	4259      	negs	r1, r3
 800bb5e:	4159      	adcs	r1, r3
 800bb60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb64:	e7eb      	b.n	800bb3e <__swhatbuf_r+0x22>

0800bb66 <__smakebuf_r>:
 800bb66:	898b      	ldrh	r3, [r1, #12]
 800bb68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb6a:	079d      	lsls	r5, r3, #30
 800bb6c:	4606      	mov	r6, r0
 800bb6e:	460c      	mov	r4, r1
 800bb70:	d507      	bpl.n	800bb82 <__smakebuf_r+0x1c>
 800bb72:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bb76:	6023      	str	r3, [r4, #0]
 800bb78:	6123      	str	r3, [r4, #16]
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	6163      	str	r3, [r4, #20]
 800bb7e:	b003      	add	sp, #12
 800bb80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb82:	466a      	mov	r2, sp
 800bb84:	ab01      	add	r3, sp, #4
 800bb86:	f7ff ffc9 	bl	800bb1c <__swhatbuf_r>
 800bb8a:	9f00      	ldr	r7, [sp, #0]
 800bb8c:	4605      	mov	r5, r0
 800bb8e:	4639      	mov	r1, r7
 800bb90:	4630      	mov	r0, r6
 800bb92:	f7fe feef 	bl	800a974 <_malloc_r>
 800bb96:	b948      	cbnz	r0, 800bbac <__smakebuf_r+0x46>
 800bb98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb9c:	059a      	lsls	r2, r3, #22
 800bb9e:	d4ee      	bmi.n	800bb7e <__smakebuf_r+0x18>
 800bba0:	f023 0303 	bic.w	r3, r3, #3
 800bba4:	f043 0302 	orr.w	r3, r3, #2
 800bba8:	81a3      	strh	r3, [r4, #12]
 800bbaa:	e7e2      	b.n	800bb72 <__smakebuf_r+0xc>
 800bbac:	89a3      	ldrh	r3, [r4, #12]
 800bbae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bbb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbb6:	81a3      	strh	r3, [r4, #12]
 800bbb8:	9b01      	ldr	r3, [sp, #4]
 800bbba:	6020      	str	r0, [r4, #0]
 800bbbc:	b15b      	cbz	r3, 800bbd6 <__smakebuf_r+0x70>
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbc4:	f000 f81e 	bl	800bc04 <_isatty_r>
 800bbc8:	b128      	cbz	r0, 800bbd6 <__smakebuf_r+0x70>
 800bbca:	89a3      	ldrh	r3, [r4, #12]
 800bbcc:	f023 0303 	bic.w	r3, r3, #3
 800bbd0:	f043 0301 	orr.w	r3, r3, #1
 800bbd4:	81a3      	strh	r3, [r4, #12]
 800bbd6:	89a3      	ldrh	r3, [r4, #12]
 800bbd8:	431d      	orrs	r5, r3
 800bbda:	81a5      	strh	r5, [r4, #12]
 800bbdc:	e7cf      	b.n	800bb7e <__smakebuf_r+0x18>
	...

0800bbe0 <_fstat_r>:
 800bbe0:	b538      	push	{r3, r4, r5, lr}
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	4d06      	ldr	r5, [pc, #24]	@ (800bc00 <_fstat_r+0x20>)
 800bbe6:	4604      	mov	r4, r0
 800bbe8:	4608      	mov	r0, r1
 800bbea:	4611      	mov	r1, r2
 800bbec:	602b      	str	r3, [r5, #0]
 800bbee:	f7f7 f89b 	bl	8002d28 <_fstat>
 800bbf2:	1c43      	adds	r3, r0, #1
 800bbf4:	d102      	bne.n	800bbfc <_fstat_r+0x1c>
 800bbf6:	682b      	ldr	r3, [r5, #0]
 800bbf8:	b103      	cbz	r3, 800bbfc <_fstat_r+0x1c>
 800bbfa:	6023      	str	r3, [r4, #0]
 800bbfc:	bd38      	pop	{r3, r4, r5, pc}
 800bbfe:	bf00      	nop
 800bc00:	200048f4 	.word	0x200048f4

0800bc04 <_isatty_r>:
 800bc04:	b538      	push	{r3, r4, r5, lr}
 800bc06:	2300      	movs	r3, #0
 800bc08:	4d05      	ldr	r5, [pc, #20]	@ (800bc20 <_isatty_r+0x1c>)
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	4608      	mov	r0, r1
 800bc0e:	602b      	str	r3, [r5, #0]
 800bc10:	f7f7 f899 	bl	8002d46 <_isatty>
 800bc14:	1c43      	adds	r3, r0, #1
 800bc16:	d102      	bne.n	800bc1e <_isatty_r+0x1a>
 800bc18:	682b      	ldr	r3, [r5, #0]
 800bc1a:	b103      	cbz	r3, 800bc1e <_isatty_r+0x1a>
 800bc1c:	6023      	str	r3, [r4, #0]
 800bc1e:	bd38      	pop	{r3, r4, r5, pc}
 800bc20:	200048f4 	.word	0x200048f4

0800bc24 <_init>:
 800bc24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc26:	bf00      	nop
 800bc28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc2a:	bc08      	pop	{r3}
 800bc2c:	469e      	mov	lr, r3
 800bc2e:	4770      	bx	lr

0800bc30 <_fini>:
 800bc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc32:	bf00      	nop
 800bc34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc36:	bc08      	pop	{r3}
 800bc38:	469e      	mov	lr, r3
 800bc3a:	4770      	bx	lr
