Time resolution is 1 ps
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - C_CHANNELS  = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - field_width = 6
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - Copying SCALE_SCH from 6 downto 1 to 6 downto 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - C_CHANNELS  = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - field_width = 8
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - Copying SCALE_SCH from 8 downto 1 to 8 downto 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note: === QUICK VALIDATION START ===
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: 5 scans, notch on scan 3
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 1 ---
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=80km V=-340m/s
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=82km V=-340m/s
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=70km V=-220m/s
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - C_CHANNELS  = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - field_width = 6
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - Copying SCALE_SCH from 6 downto 1 to 6 downto 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - C_CHANNELS  = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - field_width = 8
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - Copying SCALE_SCH from 8 downto 1 to 8 downto 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note: === QUICK VALIDATION START ===
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: 5 scans, notch on scan 3
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 1 ---
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=80km V=-340m/s
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=82km V=-340m/s
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=70km V=-220m/s
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 2 ---
Time: 86595 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=80km V=-340m/s
Time: 86595 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=82km V=-340m/s
Time: 86595 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=70km V=-220m/s
Time: 86595 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 3 ---
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: >>> FIGHTERS NOTCHING <<<
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=79km V=0m/s
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=81km V=0m/s
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=70km V=-220m/s
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 4 ---
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: >>> FIGHTERS RESUME HOT <<<
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=79km V=-340m/s
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=81km V=-340m/s
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=70km V=-220m/s
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - C_CHANNELS  = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - field_width = 6
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - Copying SCALE_SCH from 6 downto 1 to 6 downto 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - C_CHANNELS  = 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - field_width = 8
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - Copying SCALE_SCH from 8 downto 1 to 8 downto 1
Time: 0 ps  Iteration: 0  Process: /ADR_tb_quick/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note: === QUICK VALIDATION START ===
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: 5 scans, notch on scan 3
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 1 ---
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=80km V=-340m/s
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=82km V=-340m/s
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=70km V=-220m/s
Time: 105 ns  Iteration: 2  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 2 ---
Time: 86595 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=80km V=-340m/s
Time: 86595 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=82km V=-340m/s
Time: 86595 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=70km V=-220m/s
Time: 86595 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 3 ---
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: >>> FIGHTERS NOTCHING <<<
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=79km V=0m/s
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=81km V=0m/s
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=70km V=-220m/s
Time: 173085 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 4 ---
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: >>> FIGHTERS RESUME HOT <<<
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=79km V=-340m/s
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=81km V=-340m/s
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=70km V=-220m/s
Time: 259575 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: --- Scan 5 ---
Time: 346065 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F1: R=79km V=-340m/s
Time: 346065 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   F2: R=81km V=-340m/s
Time: 346065 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note:   A1: R=69km V=-220m/s
Time: 346065 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
Note: === QUICK VALIDATION COMPLETE ===
Time: 432555 ns  Iteration: 0  Process: /ADR_tb_quick/stim  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd
INFO: xsimkernel Simulation Memory Usage: 47476 KB (Peak: 47476 KB), Simulation CPU Usage: 84124 ms
