{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757658821402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757658821402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 12:03:41 2025 " "Processing started: Fri Sep 12 12:03:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757658821402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658821402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picorv32-DE2115 -c picorv32-DE2115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off picorv32-DE2115 -c picorv32-DE2115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658821402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757658821622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757658821622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_init.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/mem_init.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gowin_sp/gowin_sp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gowin_sp/gowin_sp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gowin_SP " "Found entity 1: Gowin_SP" {  } { { "src/gowin_sp/gowin_sp.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/gowin_sp/gowin_sp.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrap " "Found entity 1: uart_wrap" {  } { { "src/uart_wrap.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/uart_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tang_nano_9k_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tang_nano_9k_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 tang_leds " "Found entity 1: tang_leds" {  } { { "src/tang_nano_9k_leds.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/tang_nano_9k_leds.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "src/sram.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simpleuart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/simpleuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleuart " "Found entity 1: simpleuart" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reset.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_control " "Found entity 1: reset_control" {  } { { "src/reset.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/reset.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827283 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(331)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827283 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(402)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1038) " "Verilog HDL warning at picorv32.v(1038): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1038 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827284 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1119) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1119)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827284 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1250) " "Verilog HDL warning at picorv32.v(1250): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1251) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1251)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1251) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1251)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1267) " "Verilog HDL warning at picorv32.v(1267): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1267 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1268) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1268)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1268) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1268)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1311) " "Verilog HDL warning at picorv32.v(1311): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1314) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1314)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1349) " "Verilog HDL warning at picorv32.v(1349): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1349 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1404) " "Verilog HDL warning at picorv32.v(1404): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1404 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1405) " "Verilog HDL warning at picorv32.v(1405): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1417) " "Verilog HDL warning at picorv32.v(1417): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1418) " "Verilog HDL warning at picorv32.v(1418): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1436) " "Verilog HDL warning at picorv32.v(1436): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1436 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1437) " "Verilog HDL warning at picorv32.v(1437): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1437 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1440) " "Verilog HDL warning at picorv32.v(1440): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1440 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1455) " "Verilog HDL warning at picorv32.v(1455): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1455 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1485) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1485)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1485) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1485)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1497) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1497)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1497 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1580) " "Verilog HDL warning at picorv32.v(1580): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1580 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1581) " "Verilog HDL warning at picorv32.v(1581): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1583) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1583)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827285 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1627) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1627)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1627) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1627)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1735) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1735)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1735 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1766) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1766)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1766 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1836) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1836)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1836) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1836)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1844) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1844)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1844) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1844)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1859) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1859)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1859) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1859)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1884) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1884)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1884) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1884)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1901) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1901)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1901) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1901)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1974) " "Verilog HDL warning at picorv32.v(1974): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1402) " "Verilog HDL information at picorv32.v(1402): always construct contains both blocking and non-blocking assignments" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1402 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1757658827286 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2467) " "Verilog HDL warning at picorv32.v(2467): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757658827287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file src/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827288 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827288 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827288 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827288 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827288 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827288 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827288 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/countdown_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/countdown_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_timer " "Found entity 1: countdown_timer" {  } { { "src/countdown_timer.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/countdown_timer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757658827289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_valid top.v(194) " "Verilog HDL Implicit Net warning at top.v(194): created implicit net for \"mem_valid\"" {  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757658827290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_instr top.v(195) " "Verilog HDL Implicit Net warning at top.v(195): created implicit net for \"mem_instr\"" {  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757658827290 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "picorv32-DE2115 " "Top-level design entity \"picorv32-DE2115\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1757658827357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Z/projects/RISCV_project/pico/picorv32-quartus/output_files/picorv32-DE2115.map.smsg " "Generated suppressed messages file D:/Z/projects/RISCV_project/pico/picorv32-quartus/output_files/picorv32-DE2115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827385 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757658827419 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 12 12:03:47 2025 " "Processing ended: Fri Sep 12 12:03:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757658827419 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757658827419 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757658827419 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658827419 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 29 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 29 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757658828014 ""}
