--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkIn
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    0.818(R)|    2.300(R)|clk               |   0.000|
ram1Data<0> |   -1.759(R)|    4.363(R)|clk               |   0.000|
ram1Data<1> |   -0.880(R)|    3.659(R)|clk               |   0.000|
ram1Data<2> |   -1.536(R)|    4.186(R)|clk               |   0.000|
ram1Data<3> |   -0.624(R)|    3.457(R)|clk               |   0.000|
ram1Data<4> |   -1.545(R)|    4.192(R)|clk               |   0.000|
ram1Data<5> |   -1.461(R)|    4.127(R)|clk               |   0.000|
ram1Data<6> |   -1.736(R)|    4.346(R)|clk               |   0.000|
ram1Data<7> |   -1.292(R)|    3.989(R)|clk               |   0.000|
ram2Data<0> |   -1.087(R)|    4.314(R)|clk               |   0.000|
ram2Data<1> |   -0.663(R)|    4.614(R)|clk               |   0.000|
ram2Data<2> |   -1.510(R)|    4.599(R)|clk               |   0.000|
ram2Data<3> |   -0.587(R)|    4.075(R)|clk               |   0.000|
ram2Data<4> |   -1.333(R)|    4.022(R)|clk               |   0.000|
ram2Data<5> |   -1.600(R)|    4.785(R)|clk               |   0.000|
ram2Data<6> |   -0.324(R)|    4.186(R)|clk               |   0.000|
ram2Data<7> |   -0.475(R)|    3.911(R)|clk               |   0.000|
ram2Data<8> |   -0.776(R)|    3.995(R)|clk               |   0.000|
ram2Data<9> |   -0.740(R)|    4.986(R)|clk               |   0.000|
ram2Data<10>|   -1.296(R)|    4.618(R)|clk               |   0.000|
ram2Data<11>|   -0.689(R)|    4.558(R)|clk               |   0.000|
ram2Data<12>|   -1.800(R)|    4.478(R)|clk               |   0.000|
ram2Data<13>|   -1.907(R)|    4.967(R)|clk               |   0.000|
ram2Data<14>|   -1.381(R)|    4.660(R)|clk               |   0.000|
ram2Data<15>|   -1.341(R)|    4.152(R)|clk               |   0.000|
tbre        |   -0.115(R)|    3.047(R)|clk               |   0.000|
tsre        |    1.463(R)|    1.784(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |   -0.430(R)|    3.859(R)|clk               |   0.000|
ram1Data<0> |   -3.007(R)|    5.922(R)|clk               |   0.000|
ram1Data<1> |   -2.128(R)|    5.218(R)|clk               |   0.000|
ram1Data<2> |   -2.784(R)|    5.745(R)|clk               |   0.000|
ram1Data<3> |   -1.872(R)|    5.016(R)|clk               |   0.000|
ram1Data<4> |   -2.793(R)|    5.751(R)|clk               |   0.000|
ram1Data<5> |   -2.709(R)|    5.686(R)|clk               |   0.000|
ram1Data<6> |   -2.984(R)|    5.905(R)|clk               |   0.000|
ram1Data<7> |   -2.540(R)|    5.548(R)|clk               |   0.000|
ram2Data<0> |   -2.335(R)|    5.873(R)|clk               |   0.000|
ram2Data<1> |   -1.911(R)|    6.173(R)|clk               |   0.000|
ram2Data<2> |   -2.758(R)|    6.158(R)|clk               |   0.000|
ram2Data<3> |   -1.835(R)|    5.634(R)|clk               |   0.000|
ram2Data<4> |   -2.581(R)|    5.581(R)|clk               |   0.000|
ram2Data<5> |   -2.848(R)|    6.344(R)|clk               |   0.000|
ram2Data<6> |   -1.572(R)|    5.745(R)|clk               |   0.000|
ram2Data<7> |   -1.723(R)|    5.470(R)|clk               |   0.000|
ram2Data<8> |   -2.024(R)|    5.554(R)|clk               |   0.000|
ram2Data<9> |   -1.988(R)|    6.545(R)|clk               |   0.000|
ram2Data<10>|   -2.544(R)|    6.177(R)|clk               |   0.000|
ram2Data<11>|   -1.937(R)|    6.117(R)|clk               |   0.000|
ram2Data<12>|   -3.048(R)|    6.037(R)|clk               |   0.000|
ram2Data<13>|   -3.155(R)|    6.526(R)|clk               |   0.000|
ram2Data<14>|   -2.629(R)|    6.219(R)|clk               |   0.000|
ram2Data<15>|   -2.589(R)|    5.711(R)|clk               |   0.000|
tbre        |   -1.363(R)|    4.606(R)|clk               |   0.000|
tsre        |    0.215(R)|    3.343(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clkIn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1Data<0> |   12.929(R)|clk               |   0.000|
ram1Data<1> |   13.182(R)|clk               |   0.000|
ram1Data<2> |   13.512(R)|clk               |   0.000|
ram1Data<3> |   12.984(R)|clk               |   0.000|
ram1Data<4> |   12.820(R)|clk               |   0.000|
ram1Data<5> |   12.639(R)|clk               |   0.000|
ram1Data<6> |   12.345(R)|clk               |   0.000|
ram1Data<7> |   12.629(R)|clk               |   0.000|
ram2Addr<0> |   13.430(R)|clk               |   0.000|
ram2Addr<1> |   13.407(R)|clk               |   0.000|
ram2Addr<2> |   13.471(R)|clk               |   0.000|
ram2Addr<3> |   13.526(R)|clk               |   0.000|
ram2Addr<4> |   13.437(R)|clk               |   0.000|
ram2Addr<5> |   13.510(R)|clk               |   0.000|
ram2Addr<6> |   13.727(R)|clk               |   0.000|
ram2Addr<7> |   13.766(R)|clk               |   0.000|
ram2Addr<8> |   13.539(R)|clk               |   0.000|
ram2Addr<9> |   13.739(R)|clk               |   0.000|
ram2Addr<10>|   13.748(R)|clk               |   0.000|
ram2Addr<11>|   14.000(R)|clk               |   0.000|
ram2Addr<12>|   14.081(R)|clk               |   0.000|
ram2Addr<13>|   13.894(R)|clk               |   0.000|
ram2Addr<14>|   13.446(R)|clk               |   0.000|
ram2Addr<15>|   14.052(R)|clk               |   0.000|
ram2Data<0> |   13.708(R)|clk               |   0.000|
ram2Data<1> |   14.779(R)|clk               |   0.000|
ram2Data<2> |   13.948(R)|clk               |   0.000|
ram2Data<3> |   14.527(R)|clk               |   0.000|
ram2Data<4> |   13.997(R)|clk               |   0.000|
ram2Data<5> |   14.212(R)|clk               |   0.000|
ram2Data<6> |   14.777(R)|clk               |   0.000|
ram2Data<7> |   13.965(R)|clk               |   0.000|
ram2Data<8> |   14.314(R)|clk               |   0.000|
ram2Data<9> |   15.227(R)|clk               |   0.000|
ram2Data<10>|   13.098(R)|clk               |   0.000|
ram2Data<11>|   13.657(R)|clk               |   0.000|
ram2Data<12>|   14.601(R)|clk               |   0.000|
ram2Data<13>|   15.759(R)|clk               |   0.000|
ram2Data<14>|   13.701(R)|clk               |   0.000|
ram2Data<15>|   14.841(R)|clk               |   0.000|
ram2Oe      |   14.045(R)|clk               |   0.000|
ram2We      |   14.326(R)|clk               |   0.000|
rdn         |   15.019(R)|clk               |   0.000|
wrn         |   15.744(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
digit1<0>   |   23.429(F)|u5/controllerOut_not0001|   0.000|
digit1<1>   |   24.149(F)|u5/controllerOut_not0001|   0.000|
digit1<2>   |   23.750(F)|u5/controllerOut_not0001|   0.000|
digit1<3>   |   22.605(F)|u5/controllerOut_not0001|   0.000|
digit1<4>   |   23.236(F)|u5/controllerOut_not0001|   0.000|
digit1<5>   |   23.912(F)|u5/controllerOut_not0001|   0.000|
digit1<6>   |   24.266(F)|u5/controllerOut_not0001|   0.000|
digit2<0>   |   22.359(F)|u5/controllerOut_not0001|   0.000|
digit2<1>   |   23.123(F)|u5/controllerOut_not0001|   0.000|
digit2<2>   |   19.953(F)|u5/controllerOut_not0001|   0.000|
digit2<3>   |   21.993(F)|u5/controllerOut_not0001|   0.000|
digit2<4>   |   23.889(F)|u5/controllerOut_not0001|   0.000|
digit2<5>   |   21.877(F)|u5/controllerOut_not0001|   0.000|
digit2<6>   |   22.348(F)|u5/controllerOut_not0001|   0.000|
ram1Data<0> |   14.488(R)|clk                     |   0.000|
ram1Data<1> |   14.741(R)|clk                     |   0.000|
ram1Data<2> |   15.071(R)|clk                     |   0.000|
ram1Data<3> |   14.543(R)|clk                     |   0.000|
ram1Data<4> |   14.379(R)|clk                     |   0.000|
ram1Data<5> |   14.198(R)|clk                     |   0.000|
ram1Data<6> |   13.904(R)|clk                     |   0.000|
ram1Data<7> |   14.188(R)|clk                     |   0.000|
ram2Addr<0> |   14.989(R)|clk                     |   0.000|
ram2Addr<1> |   14.966(R)|clk                     |   0.000|
ram2Addr<2> |   15.030(R)|clk                     |   0.000|
ram2Addr<3> |   15.085(R)|clk                     |   0.000|
ram2Addr<4> |   14.996(R)|clk                     |   0.000|
ram2Addr<5> |   15.069(R)|clk                     |   0.000|
ram2Addr<6> |   15.286(R)|clk                     |   0.000|
ram2Addr<7> |   15.325(R)|clk                     |   0.000|
ram2Addr<8> |   15.098(R)|clk                     |   0.000|
ram2Addr<9> |   15.298(R)|clk                     |   0.000|
ram2Addr<10>|   15.307(R)|clk                     |   0.000|
ram2Addr<11>|   15.559(R)|clk                     |   0.000|
ram2Addr<12>|   15.640(R)|clk                     |   0.000|
ram2Addr<13>|   15.453(R)|clk                     |   0.000|
ram2Addr<14>|   15.005(R)|clk                     |   0.000|
ram2Addr<15>|   15.611(R)|clk                     |   0.000|
ram2Data<0> |   15.267(R)|clk                     |   0.000|
ram2Data<1> |   16.338(R)|clk                     |   0.000|
ram2Data<2> |   15.507(R)|clk                     |   0.000|
ram2Data<3> |   16.086(R)|clk                     |   0.000|
ram2Data<4> |   15.556(R)|clk                     |   0.000|
ram2Data<5> |   15.771(R)|clk                     |   0.000|
ram2Data<6> |   16.336(R)|clk                     |   0.000|
ram2Data<7> |   15.524(R)|clk                     |   0.000|
ram2Data<8> |   15.873(R)|clk                     |   0.000|
ram2Data<9> |   16.786(R)|clk                     |   0.000|
ram2Data<10>|   14.657(R)|clk                     |   0.000|
ram2Data<11>|   15.216(R)|clk                     |   0.000|
ram2Data<12>|   16.160(R)|clk                     |   0.000|
ram2Data<13>|   17.318(R)|clk                     |   0.000|
ram2Data<14>|   15.260(R)|clk                     |   0.000|
ram2Data<15>|   16.400(R)|clk                     |   0.000|
ram2Oe      |   15.604(R)|clk                     |   0.000|
ram2We      |   15.885(R)|clk                     |   0.000|
rdn         |   16.578(R)|clk                     |   0.000|
wrn         |   17.303(R)|clk                     |   0.000|
------------+------------+------------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    5.294|         |         |         |
rst            |    5.294|   16.489|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    2.262|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    5.294|         |         |         |
rst            |    5.294|   16.489|   -1.423|   -1.423|
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 26 18:53:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



