INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sim_1/new/adder4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder4bit_tb'
