{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744155332335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744155332336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 19:35:32 2025 " "Processing started: Tue Apr  8 19:35:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744155332336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155332336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DivisionTestFPGA -c top_divide_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off DivisionTestFPGA -c top_divide_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155332336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744155332431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744155332431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/division.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744155335950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155335950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_syn.sv 2 2 " "Found 2 design units, including 2 entities, in source file divide_syn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_divide_fpga " "Found entity 1: top_divide_fpga" {  } { { "divide_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/divide_syn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744155335951 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_display " "Found entity 2: hex_display" {  } { { "divide_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/divide_syn.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744155335951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155335951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_divide_fpga " "Elaborating entity \"top_divide_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744155335986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division division:div_inst " "Elaborating entity \"division\" for hierarchy \"division:div_inst\"" {  } { { "divide_syn.sv" "div_inst" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/divide_syn.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155335986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide division:div_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"division:div_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "division.v" "LPM_DIVIDE_component" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/division.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155335997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "division:div_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"division:div_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "division.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/division.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155335997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "division:div_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"division:div_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744155335997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744155335997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744155335997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744155335997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744155335997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 16 " "Parameter \"lpm_widthn\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744155335997 ""}  } { { "division.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/division.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744155335997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1ut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1ut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1ut " "Found entity 1: lpm_divide_1ut" {  } { { "db/lpm_divide_1ut.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/lpm_divide_1ut.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744155336016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155336016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_1ut division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated " "Elaborating entity \"lpm_divide_1ut\" for hierarchy \"division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155336016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_89h " "Found entity 1: sign_div_unsign_89h" {  } { { "db/sign_div_unsign_89h.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/sign_div_unsign_89h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744155336020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155336020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_89h division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated\|sign_div_unsign_89h:divider " "Elaborating entity \"sign_div_unsign_89h\" for hierarchy \"division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated\|sign_div_unsign_89h:divider\"" {  } { { "db/lpm_divide_1ut.tdf" "divider" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/lpm_divide_1ut.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155336020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_faf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_faf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_faf " "Found entity 1: alt_u_div_faf" {  } { { "db/alt_u_div_faf.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/alt_u_div_faf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744155336029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155336029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_faf division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_faf:divider " "Elaborating entity \"alt_u_div_faf\" for hierarchy \"division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_faf:divider\"" {  } { { "db/sign_div_unsign_89h.tdf" "divider" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/sign_div_unsign_89h.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155336029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744155336049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155336049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_faf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_faf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_faf.tdf" "add_sub_0" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/alt_u_div_faf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155336049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744155336067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155336067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_faf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"division:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_1ut:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_faf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_faf.tdf" "add_sub_1" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/alt_u_div_faf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155336067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:h0 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:h0\"" {  } { { "divide_syn.sv" "h0" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/divide_syn.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155336068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744155336823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744155337059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744155337059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "divide_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/divide_syn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744155337106 "|top_divide_fpga|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "divide_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/divide_syn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744155337106 "|top_divide_fpga|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744155337106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744155337106 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744155337106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Implemented 288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744155337106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744155337106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744155337123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 19:35:37 2025 " "Processing ended: Tue Apr  8 19:35:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744155337123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744155337123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744155337123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744155337123 ""}
