var g_data = {"25":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_tx/fifomem","l":"Verilog","sn":8,"ln":161,"du":{"n":"work.FIFO_memory","s":7,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_tx","s":24,"b":1},{"n":"fifomem","s":25,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[2,2,1],"t":[50,50,1]}}},"26":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_tx/read_pointer_empty","l":"Verilog","sn":8,"ln":172,"du":{"n":"work.read_pointer_empty","s":8,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_tx","s":24,"b":1},{"n":"read_pointer_empty","s":26,"z":1}],"loc":{"cp":96.29,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,46,1]}}},"27":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_tx/write_pointer_full","l":"Verilog","sn":8,"ln":183,"du":{"n":"work.write_pointer_full","s":9,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_tx","s":24,"b":1},{"n":"write_pointer_full","s":27,"z":1}],"loc":{"cp":96.29,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,46,1]}}},"28":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_tx/sync_read_to_write","l":"Verilog","sn":8,"ln":194,"du":{"n":"work.sync_read_to_write","s":10,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_tx","s":24,"b":1},{"n":"sync_read_to_write","s":28,"z":1}],"loc":{"cp":92.85,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,22,1]}}},"29":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_tx/sync_write_to_read","l":"Verilog","sn":8,"ln":202,"du":{"n":"work.sync_write_to_read","s":11,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_tx","s":24,"b":1},{"n":"sync_write_to_read","s":29,"z":1}],"loc":{"cp":92.85,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,22,1]}}},"24":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_tx","l":"Verilog","sn":7,"ln":59,"du":{"n":"work.FIFO_top","s":6,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_tx","s":24,"z":1}],"children":[{"n":"sync_write_to_read","id":29,"zf":1,"tc":92.85,"s":100.00,"b":100.00,"t":78.57},{"n":"sync_read_to_write","id":28,"zf":1,"tc":92.85,"s":100.00,"b":100.00,"t":78.57},{"n":"write_pointer_full","id":27,"zf":1,"tc":96.29,"s":100.00,"b":100.00,"fe":100.00,"t":85.18},{"n":"read_pointer_empty","id":26,"zf":1,"tc":96.29,"s":100.00,"b":100.00,"fe":100.00,"t":85.18},{"n":"fifomem","id":25,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":97.25,"data":{"s":[29,29],"b":[14,14],"fc":[2,2],"fe":[2,2],"t":[204,176]}},"loc":{"cp":91.30,"data":{"t":[92,84,1]}}},"31":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_rx/fifomem","l":"Verilog","sn":8,"ln":161,"du":{"n":"work.FIFO_memory","s":7,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_rx","s":30,"b":1},{"n":"fifomem","s":31,"z":1}],"loc":{"cp":76.00,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[2,1,1],"t":[50,27,1]}}},"32":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_rx/read_pointer_empty","l":"Verilog","sn":8,"ln":172,"du":{"n":"work.read_pointer_empty","s":8,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_rx","s":30,"b":1},{"n":"read_pointer_empty","s":32,"z":1}],"loc":{"cp":81.01,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,13,1]}}},"33":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_rx/write_pointer_full","l":"Verilog","sn":8,"ln":183,"du":{"n":"work.write_pointer_full","s":9,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_rx","s":30,"b":1},{"n":"write_pointer_full","s":33,"z":1}],"loc":{"cp":93.05,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,39,1]}}},"34":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_rx/sync_read_to_write","l":"Verilog","sn":8,"ln":194,"du":{"n":"work.sync_read_to_write","s":10,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_rx","s":30,"b":1},{"n":"sync_read_to_write","s":34,"z":1}],"loc":{"cp":71.42,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,4,1]}}},"35":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_rx/sync_write_to_read","l":"Verilog","sn":8,"ln":202,"du":{"n":"work.sync_write_to_read","s":11,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_rx","s":30,"b":1},{"n":"sync_write_to_read","s":35,"z":1}],"loc":{"cp":92.85,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,22,1]}}},"30":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/fifo_rx","l":"Verilog","sn":7,"ln":76,"du":{"n":"work.FIFO_top","s":6,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"fifo_rx","s":30,"z":1}],"children":[{"n":"sync_write_to_read","id":35,"zf":1,"tc":92.85,"s":100.00,"b":100.00,"t":78.57},{"n":"sync_read_to_write","id":34,"zf":1,"tc":71.42,"s":100.00,"b":100.00,"t":14.28},{"n":"write_pointer_full","id":33,"zf":1,"tc":93.05,"s":100.00,"b":100.00,"fe":100.00,"t":72.22},{"n":"read_pointer_empty","id":32,"zf":1,"tc":81.01,"s":100.00,"b":100.00,"fe":100.00,"t":24.07},{"n":"fifomem","id":31,"zf":1,"tc":76.00,"s":100.00,"b":100.00,"fc":50.00,"t":54.00}],"rec":{"cp":79.21,"data":{"s":[29,29],"b":[14,14],"fc":[2,1],"fe":[2,2],"t":[204,94]}},"loc":{"cp":52.17,"data":{"t":[92,48,1]}}},"36":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/apb","l":"Verilog","sn":7,"ln":93,"du":{"n":"work.apb","s":12,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"apb","s":36,"z":1}],"loc":{"cp":78.88,"data":{"s":[20,20,1],"b":[24,24,1],"fc":[18,17,1],"fe":[2,1,1],"t":[164,82,1]}}},"37":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/i2c","l":"Verilog","sn":7,"ln":114,"du":{"n":"work.i2c_controller","s":13,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"i2c","s":37,"z":1}],"loc":{"cp":91.36,"data":{"s":[87,85,1],"b":[91,87,1],"fc":[21,20,1],"t":[130,100,1]}}},"38":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/converter","l":"Verilog","sn":7,"ln":131,"du":{"n":"work.BitToByteConverter","s":14,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"converter","s":38,"z":1}],"loc":{"cp":98.95,"data":{"s":[8,8,1],"b":[12,12,1],"fc":[3,3,1],"t":[48,46,1]}}},"39":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/clock_gen","l":"Verilog","sn":7,"ln":141,"du":{"n":"work.ClockGenerator","s":15,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"clock_gen","s":39,"z":1}],"loc":{"cp":86.60,"data":{"s":[6,6,1],"b":[4,4,1],"fc":[1,1,1],"t":[28,13,1]}}},"40":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top/slave","l":"Verilog","sn":7,"ln":149,"du":{"n":"work.i2c_slave_model","s":16,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"b":1},{"n":"slave","s":40,"z":1}],"loc":{"cp":64.74,"data":{"s":[72,51,1],"b":[54,33,1],"fc":[11,4,1],"fe":[6,3,1],"fs":[6,6,1],"ft":[12,6,1],"t":[86,73,1]}}},"23":{"st":"inst","pa":0,"n":"/top/DUT/i2c_master_top","l":"Verilog","sn":6,"du":{"n":"work.top_level","s":5,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_master_top","s":23,"z":1}],"children":[{"n":"slave","id":40,"zf":1,"tc":64.74,"s":70.83,"b":61.11,"fc":36.36,"fe":50.00,"fs":100.00,"ft":50.00,"t":84.88},{"n":"clock_gen","id":39,"zf":1,"tc":86.60,"s":100.00,"b":100.00,"fc":100.00,"t":46.42},{"n":"converter","id":38,"zf":1,"tc":98.95,"s":100.00,"b":100.00,"fc":100.00,"t":95.83},{"n":"i2c","id":37,"zf":1,"tc":91.36,"s":97.70,"b":95.60,"fc":95.23,"t":76.92},{"n":"apb","id":36,"zf":1,"tc":78.88,"s":100.00,"b":100.00,"fc":94.44,"fe":50.00,"t":50.00},{"n":"fifo_rx","id":30,"zf":1,"tc":79.21,"s":100.00,"b":100.00,"fc":50.00,"fe":100.00,"t":46.07},{"n":"fifo_tx","id":24,"zf":1,"tc":97.25,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00,"t":86.27}],"rec":{"cp":77.17,"data":{"s":[252,229],"b":[213,188],"fc":[58,48],"fe":[14,9],"fs":[6,6],"ft":[12,6],"t":[834,534]}},"loc":{"cp":68.18,"data":{"s":[1,1,1],"fe":[2,1,1],"t":[220,120,1]}}},"41":{"st":"inst","pa":0,"n":"/top/DUT/i2c_slave","l":"Verilog","sn":6,"du":{"n":"work.i2c_slave_model","s":16,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"b":1},{"n":"i2c_slave","s":41,"z":1}],"loc":{"cp":64.74,"data":{"s":[72,51,1],"b":[54,33,1],"fc":[11,4,1],"fe":[6,3,1],"fs":[6,6,1],"ft":[12,6,1],"t":[86,73,1]}}},"22":{"st":"inst","pa":0,"n":"/top/DUT","l":"Verilog","sn":4,"ln":48,"du":{"n":"work.i2c_dut","s":4,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"DUT","s":22,"z":1}],"children":[{"n":"i2c_slave","id":41,"zf":1,"tc":64.74,"s":70.83,"b":61.11,"fc":36.36,"fe":50.00,"fs":100.00,"ft":50.00,"t":84.88},{"n":"i2c_master_top","id":23,"zf":1,"tc":77.17,"s":90.87,"b":88.26,"fc":82.75,"fe":64.28,"fs":100.00,"ft":50.00,"t":64.02}],"rec":{"cp":74.34,"data":{"s":[324,280],"b":[267,221],"fc":[69,52],"fe":[20,12],"fs":[12,12],"ft":[24,12],"t":[916,603]}},"loc":{"cp":62.12,"data":{"t":[66,41,1]}}},"46":{"st":"inst","pa":0,"n":"/top/dut/fifo_tx/fifomem","l":"Verilog","sn":8,"ln":161,"du":{"n":"work.FIFO_memory","s":7,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_tx","s":45,"b":1},{"n":"fifomem","s":46,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[2,2,1],"t":[50,50,1]}}},"47":{"st":"inst","pa":0,"n":"/top/dut/fifo_tx/read_pointer_empty","l":"Verilog","sn":8,"ln":172,"du":{"n":"work.read_pointer_empty","s":8,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_tx","s":45,"b":1},{"n":"read_pointer_empty","s":47,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,54,1]}}},"48":{"st":"inst","pa":0,"n":"/top/dut/fifo_tx/write_pointer_full","l":"Verilog","sn":8,"ln":183,"du":{"n":"work.write_pointer_full","s":9,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_tx","s":45,"b":1},{"n":"write_pointer_full","s":48,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,54,1]}}},"49":{"st":"inst","pa":0,"n":"/top/dut/fifo_tx/sync_read_to_write","l":"Verilog","sn":8,"ln":194,"du":{"n":"work.sync_read_to_write","s":10,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_tx","s":45,"b":1},{"n":"sync_read_to_write","s":49,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,28,1]}}},"50":{"st":"inst","pa":0,"n":"/top/dut/fifo_tx/sync_write_to_read","l":"Verilog","sn":8,"ln":202,"du":{"n":"work.sync_write_to_read","s":11,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_tx","s":45,"b":1},{"n":"sync_write_to_read","s":50,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,28,1]}}},"45":{"st":"inst","pa":0,"n":"/top/dut/fifo_tx","l":"Verilog","sn":7,"ln":58,"du":{"n":"work.FIFO_top","s":6,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_tx","s":45,"z":1}],"children":[{"n":"sync_write_to_read","id":50,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"sync_read_to_write","id":49,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"write_pointer_full","id":48,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00,"t":100.00},{"n":"read_pointer_empty","id":47,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00,"t":100.00},{"n":"fifomem","id":46,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[29,29],"b":[14,14],"fc":[2,2],"fe":[2,2],"t":[204,204]}},"loc":{"cp":100.00,"data":{"t":[92,92,1]}}},"52":{"st":"inst","pa":0,"n":"/top/dut/fifo_rx/fifomem","l":"Verilog","sn":8,"ln":161,"du":{"n":"work.FIFO_memory","s":7,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_rx","s":51,"b":1},{"n":"fifomem","s":52,"z":1}],"loc":{"cp":39.66,"data":{"s":[3,2,1],"b":[2,1,1],"fc":[2,0,1],"t":[50,21,1]}}},"53":{"st":"inst","pa":0,"n":"/top/dut/fifo_rx/read_pointer_empty","l":"Verilog","sn":8,"ln":172,"du":{"n":"work.read_pointer_empty","s":8,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_rx","s":51,"b":1},{"n":"read_pointer_empty","s":53,"z":1}],"loc":{"cp":57.87,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,0,1],"t":[54,17,1]}}},"54":{"st":"inst","pa":0,"n":"/top/dut/fifo_rx/write_pointer_full","l":"Verilog","sn":8,"ln":183,"du":{"n":"work.write_pointer_full","s":9,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_rx","s":51,"b":1},{"n":"write_pointer_full","s":54,"z":1}],"loc":{"cp":63.42,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,0,1],"t":[54,29,1]}}},"55":{"st":"inst","pa":0,"n":"/top/dut/fifo_rx/sync_read_to_write","l":"Verilog","sn":8,"ln":194,"du":{"n":"work.sync_read_to_write","s":10,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_rx","s":51,"b":1},{"n":"sync_read_to_write","s":55,"z":1}],"loc":{"cp":73.80,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,6,1]}}},"56":{"st":"inst","pa":0,"n":"/top/dut/fifo_rx/sync_write_to_read","l":"Verilog","sn":8,"ln":202,"du":{"n":"work.sync_write_to_read","s":11,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_rx","s":51,"b":1},{"n":"sync_write_to_read","s":56,"z":1}],"loc":{"cp":85.71,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,16,1]}}},"51":{"st":"inst","pa":0,"n":"/top/dut/fifo_rx","l":"Verilog","sn":7,"ln":75,"du":{"n":"work.FIFO_top","s":6,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"fifo_rx","s":51,"z":1}],"children":[{"n":"sync_write_to_read","id":56,"zf":1,"tc":85.71,"s":100.00,"b":100.00,"t":57.14},{"n":"sync_read_to_write","id":55,"zf":1,"tc":73.80,"s":100.00,"b":100.00,"t":21.42},{"n":"write_pointer_full","id":54,"zf":1,"tc":63.42,"s":100.00,"b":100.00,"fe":0.00,"t":53.70},{"n":"read_pointer_empty","id":53,"zf":1,"tc":57.87,"s":100.00,"b":100.00,"fe":0.00,"t":31.48},{"n":"fifomem","id":52,"zf":1,"tc":39.66,"s":66.66,"b":50.00,"fc":0.00,"t":42.00}],"rec":{"cp":45.62,"data":{"s":[29,28],"b":[14,13],"fc":[2,0],"fe":[2,0],"t":[204,79]}},"loc":{"cp":43.47,"data":{"t":[92,40,1]}}},"57":{"st":"inst","pa":0,"n":"/top/dut/apb","l":"Verilog","sn":7,"ln":92,"du":{"n":"work.apb","s":12,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"apb","s":57,"z":1}],"loc":{"cp":58.32,"data":{"s":[20,16,1],"b":[24,17,1],"fc":[18,8,1],"fe":[2,1,1],"t":[164,76,1]}}},"58":{"st":"inst","pa":0,"n":"/top/dut/i2c","l":"Verilog","sn":7,"ln":113,"du":{"n":"work.i2c_controller","s":13,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"i2c","s":58,"z":1}],"loc":{"cp":90.80,"data":{"s":[87,82,1],"b":[91,86,1],"fc":[21,20,1],"t":[130,103,1]}}},"59":{"st":"inst","pa":0,"n":"/top/dut/converter","l":"Verilog","sn":7,"ln":130,"du":{"n":"work.BitToByteConverter","s":14,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"converter","s":59,"z":1}],"loc":{"cp":48.43,"data":{"s":[8,4,1],"b":[12,7,1],"fc":[3,0,1],"t":[48,41,1]}}},"60":{"st":"inst","pa":0,"n":"/top/dut/clock_gen","l":"Verilog","sn":7,"ln":140,"du":{"n":"work.ClockGenerator","s":15,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"b":1},{"n":"clock_gen","s":60,"z":1}],"loc":{"cp":85.71,"data":{"s":[6,6,1],"b":[4,4,1],"fc":[1,1,1],"t":[28,12,1]}}},"44":{"st":"inst","pa":0,"n":"/top/dut","l":"Verilog","sn":4,"ln":65,"du":{"n":"work.top_level","s":5,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"dut","s":44,"z":1}],"children":[{"n":"clock_gen","id":60,"zf":1,"tc":85.71,"s":100.00,"b":100.00,"fc":100.00,"t":42.85},{"n":"converter","id":59,"zf":1,"tc":48.43,"s":50.00,"b":58.33,"fc":0.00,"t":85.41},{"n":"i2c","id":58,"zf":1,"tc":90.80,"s":94.25,"b":94.50,"fc":95.23,"t":79.23},{"n":"apb","id":57,"zf":1,"tc":58.32,"s":80.00,"b":70.83,"fc":44.44,"fe":50.00,"t":46.34},{"n":"fifo_rx","id":51,"zf":1,"tc":45.62,"s":96.55,"b":92.85,"fc":0.00,"fe":0.00,"t":38.72},{"n":"fifo_tx","id":45,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00,"t":100.00}],"rec":{"cp":69.74,"data":{"s":[180,166],"b":[161,142],"fc":[47,31],"fe":[10,4],"t":[752,469]}},"loc":{"cp":56.59,"data":{"s":[1,1,1],"b":[2,1,1],"fe":[4,1,1],"t":[220,113,1]}}},"66":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_tx/fifomem","l":"Verilog","sn":8,"ln":161,"du":{"n":"work.FIFO_memory","s":7,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_tx","s":65,"b":1},{"n":"fifomem","s":66,"z":1}],"loc":{"cp":83.50,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[2,1,1],"t":[50,42,1]}}},"67":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_tx/read_pointer_empty","l":"Verilog","sn":8,"ln":172,"du":{"n":"work.read_pointer_empty","s":8,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_tx","s":65,"b":1},{"n":"read_pointer_empty","s":67,"z":1}],"loc":{"cp":90.74,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,34,1]}}},"68":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_tx/write_pointer_full","l":"Verilog","sn":8,"ln":183,"du":{"n":"work.write_pointer_full","s":9,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_tx","s":65,"b":1},{"n":"write_pointer_full","s":68,"z":1}],"loc":{"cp":64.81,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,0,1],"t":[54,32,1]}}},"69":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_tx/sync_read_to_write","l":"Verilog","sn":8,"ln":194,"du":{"n":"work.sync_read_to_write","s":10,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_tx","s":65,"b":1},{"n":"sync_read_to_write","s":69,"z":1}],"loc":{"cp":84.52,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,15,1]}}},"70":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_tx/sync_write_to_read","l":"Verilog","sn":8,"ln":202,"du":{"n":"work.sync_write_to_read","s":11,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_tx","s":65,"b":1},{"n":"sync_write_to_read","s":70,"z":1}],"loc":{"cp":84.52,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,15,1]}}},"65":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_tx","l":"Verilog","sn":7,"ln":58,"du":{"n":"work.FIFO_top","s":6,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_tx","s":65,"z":1}],"children":[{"n":"sync_write_to_read","id":70,"zf":1,"tc":84.52,"s":100.00,"b":100.00,"t":53.57},{"n":"sync_read_to_write","id":69,"zf":1,"tc":84.52,"s":100.00,"b":100.00,"t":53.57},{"n":"write_pointer_full","id":68,"zf":1,"tc":64.81,"s":100.00,"b":100.00,"fe":0.00,"t":59.25},{"n":"read_pointer_empty","id":67,"zf":1,"tc":90.74,"s":100.00,"b":100.00,"fe":100.00,"t":62.96},{"n":"fifomem","id":66,"zf":1,"tc":83.50,"s":100.00,"b":100.00,"fc":50.00,"t":84.00}],"rec":{"cp":72.74,"data":{"s":[29,29],"b":[14,14],"fc":[2,1],"fe":[2,1],"t":[204,130]}},"loc":{"cp":71.73,"data":{"t":[92,66,1]}}},"72":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_rx/fifomem","l":"Verilog","sn":8,"ln":161,"du":{"n":"work.FIFO_memory","s":7,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_rx","s":71,"b":1},{"n":"fifomem","s":72,"z":1}],"loc":{"cp":67.00,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[2,1,1],"t":[50,9,1]}}},"73":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_rx/read_pointer_empty","l":"Verilog","sn":8,"ln":172,"du":{"n":"work.read_pointer_empty","s":8,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_rx","s":71,"b":1},{"n":"read_pointer_empty","s":73,"z":1}],"loc":{"cp":78.70,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,8,1]}}},"74":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_rx/write_pointer_full","l":"Verilog","sn":8,"ln":183,"du":{"n":"work.write_pointer_full","s":9,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_rx","s":71,"b":1},{"n":"write_pointer_full","s":74,"z":1}],"loc":{"cp":62.96,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,0,1],"t":[54,28,1]}}},"75":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_rx/sync_read_to_write","l":"Verilog","sn":8,"ln":194,"du":{"n":"work.sync_read_to_write","s":10,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_rx","s":71,"b":1},{"n":"sync_read_to_write","s":75,"z":1}],"loc":{"cp":70.23,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,3,1]}}},"76":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_rx/sync_write_to_read","l":"Verilog","sn":8,"ln":202,"du":{"n":"work.sync_write_to_read","s":11,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_rx","s":71,"b":1},{"n":"sync_write_to_read","s":76,"z":1}],"loc":{"cp":84.52,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,15,1]}}},"71":{"st":"inst","pa":0,"n":"/top/TOP/dut/fifo_rx","l":"Verilog","sn":7,"ln":75,"du":{"n":"work.FIFO_top","s":6,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"fifo_rx","s":71,"z":1}],"children":[{"n":"sync_write_to_read","id":76,"zf":1,"tc":84.52,"s":100.00,"b":100.00,"t":53.57},{"n":"sync_read_to_write","id":75,"zf":1,"tc":70.23,"s":100.00,"b":100.00,"t":10.71},{"n":"write_pointer_full","id":74,"zf":1,"tc":62.96,"s":100.00,"b":100.00,"fe":0.00,"t":51.85},{"n":"read_pointer_empty","id":73,"zf":1,"tc":78.70,"s":100.00,"b":100.00,"fe":100.00,"t":14.81},{"n":"fifomem","id":72,"zf":1,"tc":67.00,"s":100.00,"b":100.00,"fc":50.00,"t":18.00}],"rec":{"cp":65.29,"data":{"s":[29,29],"b":[14,14],"fc":[2,1],"fe":[2,1],"t":[204,54]}},"loc":{"cp":23.91,"data":{"t":[92,22,1]}}},"77":{"st":"inst","pa":0,"n":"/top/TOP/dut/apb","l":"Verilog","sn":7,"ln":92,"du":{"n":"work.apb","s":12,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"apb","s":77,"z":1}],"loc":{"cp":57.84,"data":{"s":[20,16,1],"b":[24,17,1],"fc":[18,9,1],"fe":[2,1,1],"t":[164,63,1]}}},"78":{"st":"inst","pa":0,"n":"/top/TOP/dut/i2c","l":"Verilog","sn":7,"ln":113,"du":{"n":"work.i2c_controller","s":13,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"i2c","s":78,"z":1}],"loc":{"cp":89.09,"data":{"s":[87,81,1],"b":[91,85,1],"fc":[21,20,1],"t":[130,97,1]}}},"79":{"st":"inst","pa":0,"n":"/top/TOP/dut/converter","l":"Verilog","sn":7,"ln":130,"du":{"n":"work.BitToByteConverter","s":14,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"converter","s":79,"z":1}],"loc":{"cp":90.10,"data":{"s":[8,8,1],"b":[12,12,1],"fc":[3,3,1],"t":[48,29,1]}}},"80":{"st":"inst","pa":0,"n":"/top/TOP/dut/clock_gen","l":"Verilog","sn":7,"ln":140,"du":{"n":"work.ClockGenerator","s":15,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"b":1},{"n":"clock_gen","s":80,"z":1}],"loc":{"cp":83.92,"data":{"s":[6,6,1],"b":[4,4,1],"fc":[1,1,1],"t":[28,10,1]}}},"64":{"st":"inst","pa":0,"n":"/top/TOP/dut","l":"Verilog","sn":28,"ln":18,"du":{"n":"work.top_level","s":5,"b":1},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"b":1},{"n":"dut","s":64,"z":1}],"children":[{"n":"clock_gen","id":80,"zf":1,"tc":83.92,"s":100.00,"b":100.00,"fc":100.00,"t":35.71},{"n":"converter","id":79,"zf":1,"tc":90.10,"s":100.00,"b":100.00,"fc":100.00,"t":60.41},{"n":"i2c","id":78,"zf":1,"tc":89.09,"s":93.10,"b":93.40,"fc":95.23,"t":74.61},{"n":"apb","id":77,"zf":1,"tc":57.84,"s":80.00,"b":70.83,"fc":50.00,"fe":50.00,"t":38.41},{"n":"fifo_rx","id":71,"zf":1,"tc":65.29,"s":100.00,"b":100.00,"fc":50.00,"fe":50.00,"t":26.47},{"n":"fifo_tx","id":65,"zf":1,"tc":72.74,"s":100.00,"b":100.00,"fc":50.00,"fe":50.00,"t":63.72}],"rec":{"cp":71.39,"data":{"s":[180,170],"b":[161,148],"fc":[47,35],"fe":[10,5],"t":[752,347]}},"loc":{"cp":72.72,"data":{"s":[1,1,1],"b":[2,2,1],"fe":[4,2,1],"t":[220,90,1]}}},"63":{"st":"inst","pa":0,"n":"/top/TOP","l":"Verilog","sn":4,"ln":48,"du":{"n":"work.i2c_dut_slave_model","s":19,"b":0},"bc":[{"n":"top","s":20,"b":1},{"n":"TOP","s":63,"z":1}],"children":[{"n":"dut","id":64,"zf":1,"tc":71.39,"s":94.44,"b":91.92,"fc":74.46,"fe":50.00,"t":46.14}],"rec":{"cp":71.39,"data":{"s":[180,170],"b":[161,148],"fc":[47,35],"fe":[10,5],"t":[752,347]}}},"20":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":4,"ln":0,"du":{"n":"work.top","s":2,"b":0},"bc":[{"n":"top","s":20,"z":1}],"children":[{"n":"TOP","id":63,"zf":1,"tc":71.39,"s":94.44,"b":91.92,"fc":74.46,"fe":50.00,"t":46.14},{"n":"dut","id":44,"zf":1,"tc":69.74,"s":92.22,"b":88.19,"fc":65.95,"fe":40.00,"t":62.36},{"n":"DUT","id":22,"zf":1,"tc":74.34,"s":86.41,"b":82.77,"fc":75.36,"fe":60.00,"fs":100.00,"ft":50.00,"t":65.82}],"rec":{"cp":72.90,"data":{"s":[684,616],"b":[589,511],"fc":[163,118],"fe":[40,21],"fs":[12,12],"ft":[24,12],"t":[2420,1419]}}},"14":{"st":"du","pa":0,"n":"work.BitToByteConverter","l":"Verilog","sn":11,"ln":1,"loc":{"cp":98.95,"data":{"s":[8,8,1],"b":[12,12,1],"fc":[3,3,1],"t":[48,46,1]}}},"15":{"st":"du","pa":0,"n":"work.ClockGenerator","l":"Verilog","sn":12,"ln":1,"loc":{"cp":86.60,"data":{"s":[6,6,1],"b":[4,4,1],"fc":[1,1,1],"t":[28,13,1]}}},"7":{"st":"du","pa":0,"n":"work.FIFO_memory","l":"Verilog","sn":8,"ln":1,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[2,2,1],"t":[50,50,1]}}},"6":{"st":"du","pa":0,"n":"work.FIFO_top","l":"Verilog","sn":8,"ln":137,"loc":{"cp":100.00,"data":{"t":[92,92,1]}}},"12":{"st":"du","pa":0,"n":"work.apb","l":"Verilog","sn":9,"ln":1,"loc":{"cp":79.49,"data":{"s":[20,20,1],"b":[24,24,1],"fc":[18,17,1],"fe":[2,1,1],"t":[164,87,1]}}},"13":{"st":"du","pa":0,"n":"work.i2c_controller","l":"Verilog","sn":10,"ln":1,"loc":{"cp":92.89,"data":{"s":[87,86,1],"b":[91,88,1],"fc":[21,20,1],"t":[130,105,1]}}},"4":{"st":"du","pa":0,"n":"work.i2c_dut","l":"Verilog","sn":6,"one_inst":22,"loc":{"cp":62.12,"data":{"t":[66,41,1]}}},"16":{"st":"du","pa":0,"n":"work.i2c_slave_model","l":"Verilog","sn":13,"loc":{"cp":64.74,"data":{"s":[72,51,1],"b":[54,33,1],"fc":[11,4,1],"fe":[6,3,1],"fs":[6,6,1],"ft":[12,6,1],"t":[86,73,1]}}},"8":{"st":"du","pa":0,"n":"work.read_pointer_empty","l":"Verilog","sn":8,"ln":61,"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,54,1]}}},"10":{"st":"du","pa":0,"n":"work.sync_read_to_write","l":"Verilog","sn":8,"ln":101,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,28,1]}}},"11":{"st":"du","pa":0,"n":"work.sync_write_to_read","l":"Verilog","sn":8,"ln":119,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[28,28,1]}}},"5":{"st":"du","pa":0,"n":"work.top_level","l":"Verilog","sn":7,"ln":7,"loc":{"cp":76.59,"data":{"s":[2,2,1],"b":[2,2,1],"fe":[6,3,1],"t":[220,124,1]}}},"9":{"st":"du","pa":0,"n":"work.write_pointer_full","l":"Verilog","sn":8,"ln":26,"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1],"fe":[1,1,1],"t":[54,54,1]}}}};
processSummaryData(g_data);