
*** Running vivado
    with args -log PROCESSOR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PROCESSOR.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source PROCESSOR.tcl -notrace
Command: synth_design -top PROCESSOR -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.371 ; gain = 28.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:17]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PRESCALER' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:92]
	Parameter size bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PRESCALER' (1#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:92]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:106]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:106]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:136]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:136]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:159]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:178]
WARNING: [Synth 8-567] referenced signal 'f' should be on the sensitivity list [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:176]
WARNING: [Synth 8-567] referenced signal 'A' should be on the sensitivity list [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:176]
WARNING: [Synth 8-567] referenced signal 'B' should be on the sensitivity list [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:176]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:159]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:191]
	Parameter size bound to: 16 - type: integer 
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:211]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:225]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (5#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:191]
INFO: [Synth 8-6157] synthesizing module 'ADRregister' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:383]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADRregister' (6#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:383]
INFO: [Synth 8-6157] synthesizing module 'OUT' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:406]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OUT' (7#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:406]
INFO: [Synth 8-6157] synthesizing module 'IN' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:424]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IN' (8#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:424]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:437]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:467]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:479]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:493]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:507]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:521]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:535]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:549]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:563]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:578]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:592]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:613]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:631]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:645]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:659]
WARNING: [Synth 8-567] referenced signal 'T' should be on the sensitivity list [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:466]
WARNING: [Synth 8-567] referenced signal 'inst' should be on the sensitivity list [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:466]
WARNING: [Synth 8-567] referenced signal 'Zflag' should be on the sensitivity list [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:466]
WARNING: [Synth 8-567] referenced signal 'Eq' should be on the sensitivity list [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:466]
INFO: [Synth 8-6155] done synthesizing module 'CU' (9#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:437]
INFO: [Synth 8-6155] done synthesizing module 'PROCESSOR' (10#1) [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1191.031 ; gain = 102.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1191.031 ; gain = 102.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1191.031 ; gain = 102.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1191.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/constrs_1/new/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/constrs_1/new/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PROCESSOR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PROCESSOR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1288.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1288.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1288.688 ; gain = 200.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1288.688 ; gain = 200.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1288.688 ; gain = 200.168
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Pick_reg' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:208]
WARNING: [Synth 8-327] inferring latch for variable 'CMD_reg' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:453]
WARNING: [Synth 8-327] inferring latch for variable 'Tcheck_reg' [C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.srcs/sources_1/new/main.v:470]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1288.688 ; gain = 200.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               16 Bit    Registers := 6     
	                4 Bit    Registers := 1     
+---RAMs : 
	            1020K Bit	(65280 X 16 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   17 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 41    
	   7 Input   16 Bit        Muxes := 13    
	 117 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 39    
	   7 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP nolabel_line79/R0, operation Mode is: A2*B.
DSP Report: register nolabel_line78/R_reg is absorbed into DSP nolabel_line79/R0.
DSP Report: operator nolabel_line79/R0 is absorbed into DSP nolabel_line79/R0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1288.688 ; gain = 200.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------------+-----------+----------------------+-------------------+
|PROCESSOR   | nolabel_line81/ram_reg | Implied   | 64 K x 16            | RAM256X1S x 4080	 | 
+------------+------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PROCESSOR   | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1321.828 ; gain = 233.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1327.613 ; gain = 239.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------------+-----------+----------------------+-------------------+
|PROCESSOR   | nolabel_line81/ram_reg | Implied   | 64 K x 16            | RAM256X1S x 4080	 | 
+------------+------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1352.527 ; gain = 264.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1366.309 ; gain = 277.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1366.309 ; gain = 277.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1366.309 ; gain = 277.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1366.309 ; gain = 277.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1366.309 ; gain = 277.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1366.309 ; gain = 277.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |    99|
|3     |DSP48E1   |     1|
|4     |LUT1      |    33|
|5     |LUT2      |   131|
|6     |LUT3      |   284|
|7     |LUT4      |    72|
|8     |LUT5      |    79|
|9     |LUT6      |  1426|
|10    |MUXF7     |   536|
|11    |MUXF8     |   260|
|12    |RAM256X1S |  4080|
|13    |FDRE      |   136|
|14    |LD        |    16|
|15    |LDP       |     1|
|16    |IBUF      |    18|
|17    |OBUF      |    17|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1366.309 ; gain = 277.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:11 . Memory (MB): peak = 1366.309 ; gain = 180.133
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1366.309 ; gain = 277.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1378.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4993 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
WARNING: [Netlist 29-101] Netlist 'PROCESSOR' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 15 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1389.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4097 instances were transformed.
  LD => LDCE: 1 instance 
  LD => LDCE (inverted pins: G): 15 instances
  LDP => LDPE: 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4080 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1389.996 ; gain = 301.477
INFO: [Common 17-1381] The checkpoint 'C:/Users/Filip/Documents/Xilinix projects/Processor/Processor with rst/Processor with rst quad spi upload.runs/synth_1/PROCESSOR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PROCESSOR_utilization_synth.rpt -pb PROCESSOR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 29 14:29:01 2022...
