{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647884703129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647884703130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 13:45:03 2022 " "Processing started: Mon Mar 21 13:45:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647884703130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884703130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884703130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647884703270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647884703270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g40_modulo33401.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g40_modulo33401.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g40_modulo33401-g40_modulo33401_arch " "Found design unit 1: g40_modulo33401-g40_modulo33401_arch" {  } { { "g40_modulo33401.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_modulo33401.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647884708090 ""} { "Info" "ISGN_ENTITY_NAME" "1 g40_modulo33401 " "Found entity 1: g40_modulo33401" {  } { { "g40_modulo33401.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_modulo33401.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647884708090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g40_mod_exp.vhd 2 1 " "Using design file g40_mod_exp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g40_mod_exp-g40_mod_exp_arch " "Found design unit 1: g40_mod_exp-g40_mod_exp_arch" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647884708113 ""} { "Info" "ISGN_ENTITY_NAME" "1 g40_mod_exp " "Found entity 1: g40_mod_exp" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647884708113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647884708113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g40_mod_exp " "Elaborating entity \"g40_mod_exp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Afloor33401 g40_mod_exp.vhd(34) " "Verilog HDL or VHDL warning at g40_mod_exp.vhd(34): object \"Afloor33401\" assigned a value but never read" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g40_mod_exp.vhd(56) " "VHDL Process Statement warning at g40_mod_exp.vhd(56): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Amod33401 g40_mod_exp.vhd(85) " "VHDL Process Statement warning at g40_mod_exp.vhd(85): signal \"Amod33401\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s g40_mod_exp.vhd(76) " "VHDL Process Statement warning at g40_mod_exp.vhd(76): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ready g40_mod_exp.vhd(76) " "VHDL Process Statement warning at g40_mod_exp.vhd(76): inferring latch(es) for signal or variable \"ready\", which holds its previous value in one or more paths through the process" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready g40_mod_exp.vhd(76) " "Inferred latch for \"ready\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[0\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[1\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[2\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[3\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[4\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708114 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[5\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[6\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[7\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[8\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[9\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[10\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[11\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[12\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[13\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[14\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[15\]\" at g40_mod_exp.vhd(76)" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 "|g40_mod_exp"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g40_modulo33401 g40_modulo33401:modulator " "Elaborating entity \"g40_modulo33401\" for hierarchy \"g40_modulo33401:modulator\"" {  } { { "g40_mod_exp.vhd" "modulator" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647884708115 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.calculating_state state.calculating_state~_emulated state.calculating_state~1 " "Register \"state.calculating_state\" is converted into an equivalent circuit using register \"state.calculating_state~_emulated\" and latch \"state.calculating_state~1\"" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647884708447 "|g40_mod_exp|state.calculating_state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.reset_state state.reset_state~_emulated state.reset_state~1 " "Register \"state.reset_state\" is converted into an equivalent circuit using register \"state.reset_state~_emulated\" and latch \"state.reset_state~1\"" {  } { { "g40_mod_exp.vhd" "" { Text "/home/cedric/Documents/ECSE325/lab3/g40_mod_exp.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647884708447 "|g40_mod_exp|state.reset_state"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1647884708447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647884708534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647884708709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647884708709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647884708743 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647884708743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Implemented 266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647884708743 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647884708743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647884708743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647884708747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 13:45:08 2022 " "Processing ended: Mon Mar 21 13:45:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647884708747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647884708747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647884708747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647884708747 ""}
