Start Snps Version Data
CSgfxDisplay
2
CSgfxInstShape
2
CSgfxSymbolShape
6
CSgfxSheet
3
CSheAddPrimCircleOp
2
CSheAddPrimRectOp
2
CSheAddPrimPolylineOp
2
CSheDesign
6
CSheSheet
3
CSheSheetGroup
2
CSheCell
2
CSheState
2
CSheNet
2
CSheTransArcRelText
2
CSheTextInstSpecData
2
CShePin
2
CSheSymbolEditPin
2
CSheSymbol
4
CSheIntf
3
CShePrimCircle
2
CShePrimRect
2
CShePrimPolyline
2
CSheSCPin
2
CSheSCPortPin
2
CSheSCSymbolEditPin
2
CSheSCIntfPin
2
CSgfxKDTreeLayer
5
EgDBCell
2
EgDBCsdf
3
EgDBHierSystemC
2
EgDBImpl
6
EgDBInstInfo
4
EgDBIntfPort
5
EgDBModel
7
EgDBPage
2
EgDBParameter
2
EgDBPlainSystemC
2
EgDBPort
2
EgDBPrimImpl
2
EgDBPrimModel
2
EgDBPrimSystemC
3
EgDBSds
2
EgDBSymbol
2
End Snps Version Data
<MODEL>
2147483655
1
<type>
11
</type>
<ver>

</ver>
<ts>
1015627891
1059072459
1035832345
</ts>
<desc>
\
This is the example test design for the ARM946 DesignWare Processor Model.

This example design supports 8, 16, and 32 bit reads and 
writes, and nIRQ, nFIQ, and nRESET interrupts. It contains
the following modules:
 
     Instance Name       Purpose
	 =============       =======
	 arm946       -      Processor Model.
     ahb_bus             Processor data and instruction bus.
	 ProgMem      -      Program Memory - memory that holds. 
	                     the ARM target code. Target code is copied
						 to and read from this location via the ARM 
						 debugger and CCM. Address range 0x0 - 0x1ffff.
     StackMem     -      Stack Memory - memory the arm946 processor
	                     needs for stack read and writes. Address range
						 0x10000000 - 0x1000ffff.
     DataMem      -      Data Memory - Memory location for testing basic
	                     reads and writes.  Address range 
						 0x90000000 - 0x900003ff
     IntrGen      -      Interrupt Generator - Target code writes to this
	  					 module when testing interrupts. Address range
						 0xb0000000 - 0xb00003ff. See module description
						 for bit assignments.
     Itcm         -      Instruction Tightly Coupled Memory - Memory for 
	                     Instruction TCM. Address range is 4K starting at
						 address 0xff000.
     Dtcm         -      Data Tightly Coupled Memory - Memory for Data TCM. 
	                     Address range is 4K starting at address 0x20000.
							 

A configuration control file (examples.scf) is located at 
dw_arm_processors_sc/dw_arm_processors_examples. It can
be used to modify all design parameters from their default
design values.  These include changing which of several ARM debugger 
to use, the endianism of the design (big or little),
to preload a target program file into program memory, to 
set wait states on memory modules, and to turn on and off 
System Studio monitor tracing.


Example pre-compiled ARM target code, named "examples.axf",  
is located at:

    dw_arm_processors_sc/dw_arm_processors_examples/arm946_target

This target code performs basic read/writes and asserts the
nIRQ, nFIQ, and nRESET interrupts.

To load and run the software:

1) Start the simulation from the simulation control panel, in
   either -pause mode or non-pause mode. If -pause mode is used
   you will have to continue simulation with the pause/continue
   simulation button at the appropriate time.
   
2) When the simulation is correctly launched, ARM's debugger 
   will appear. When the ARM debugger is fully launched (the
   "Execution Window" shows memory locations starting from 0x0), 
   load the arm946_target/examples.axf image via the following 
   memory pull down window of the ARM debugger:

        File->Load Image

   You will have to navigate to the target binary location to load it.

3) Once the target code is loaded into the ARM debugger, breakpoints 
   can be set at 
   different locations in this target code. To run or continue the
   the target program, simply type "go" at the "Debug:" prompt in the 
   ARM debugger's "Command Window", or by using the "Go" button on the 
   ARM debugger's toolbar.

   Below is a list of function names where break points can be set:
      main       - main function of program
      ram8test   - test for 8 bit memory accesses
      ram16test  - test for 16 bit memory accesses.
      ram32test  - test for 32 bit memory accesses.
      irqtest    - nIRQ interrupt test. Program will jump to the 
	               irq_hndlr when an IRQ interrupt occurs.
      fiqtest    - nFIQ interrupt test. Program will jump to the 
	               fiq_hndlr when an FIQ interrupt occurs.
      irq_hndlr  - nIRQ interrupt handler. Program execution will 
	               jump to this handler when an IRQ interrupt occurs 
				   (part of irqtest).
      fiq_hndlr  - nFIQ interrupt handler. Program execution will jump 
	               to this handler when an FIQ interrupt occurs 
				   (part of fiqtest).
      dataaborttest - test for data abort handling (program will jump 
	                  to the DABORTHandler() when a data abort occurs).
      DABORTHandler - Data Abort interrupt handler (program execution 
	                  will jump to this handler when a data abort occurs 
					  (part of the dataaborttest). NOTE: The debugger will
					  issue a data abort error message in the Command Window
					  when a Data Abort occurs.  Just continue of step through
					  the program to get through the data abort interrupt handler.
      resettest     - test for reset. The target program will jump to 
	                  the RESETHandler when a reset is detected.
      RESETHandler  - nRESET interrupt handler. Program execution jumps 
	                  to this handler when a reset is detected. Continuing to 
					  step through the code will show that the RESETHandler was hit.


4) Once a breakpoint is hit, you can step through the code by either typing
   "step" the "Debug:" prompt in the Command Window, or using the 
    ARM debugger's step buttons.

For more information about running the ARM debuggers and running the simulation, please see the
supplied documentation at dw_arm_processors_sc/doc
\
</desc>
<s_desc>
Arm946 Basic Test Design
</s_desc>
<header>

</header>
<source>

</source>
<class>
<STR_ARRAY>
0
0
</STR_ARRAY>
</class>
<base>
0


</base>
<params>
23
<PARAM>
2147483650
2
<name>
ProgMemStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Low address of program memory address range.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
2 </PARAM>
<PARAM>
2147483650
3
<name>
ProgMemEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
High address of program memory adddress range
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x1ffff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
3 </PARAM>
<PARAM>
2147483650
4
<name>
ProgMemImageFile
</name>
<data_type>
sc_string
</data_type>
<desc>
File name for initialization of memory
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
""
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
4 </PARAM>
<PARAM>
2147483650
5
<name>
ProgName
</name>
<data_type>
sc_string
</data_type>
<desc>
ProgName is the name of the Arm-compiled target application
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
""
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
5 </PARAM>
<PARAM>
2147483650
6
<name>
BigEndian
</name>
<data_type>
bool
</data_type>
<desc>
BigEndian==true will invoke armsd in big endian byte order.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
6 </PARAM>
<PARAM>
2147483650
7
<name>
Debugger
</name>
<data_type>
sc_string
</data_type>
<desc>

</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
"axd"
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
7 </PARAM>
<PARAM>
2147483650
8
<name>
DoTrace
</name>
<data_type>
bool
</data_type>
<desc>

</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
8 </PARAM>
<PARAM>
2147483650
9
<name>
ProgMemReadWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
9 </PARAM>
<PARAM>
2147483650
10
<name>
ProgMemWriteWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
10 </PARAM>
<PARAM>
2147483650
11
<name>
StackMemStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Low address for processor stack memory
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x10000000
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
11 </PARAM>
<PARAM>
2147483650
12
<name>
StackMemEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
High address for processor stack memory
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x1000ffff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
12 </PARAM>
<PARAM>
2147483650
13
<name>
StackMemReadWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
13 </PARAM>
<PARAM>
2147483650
14
<name>
StackMemWriteWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
14 </PARAM>
<PARAM>
2147483650
15
<name>
DataMemStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Low address for data memory - arm target code reads and writes to this memory.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x90000000
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
15 </PARAM>
<PARAM>
2147483650
16
<name>
DataMemEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
High address for data memory - arm target code reads and writes to this memory
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x900003ff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
16 </PARAM>
<PARAM>
2147483650
17
<name>
DataMemReadWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
17 </PARAM>
<PARAM>
2147483650
18
<name>
DataMemWriteWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
18 </PARAM>
<PARAM>
2147483650
19
<name>
IntrGenStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Address for the Interrupt Generator to enable and disable interrupts
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0xb0000000
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
19 </PARAM>
<PARAM>
2147483650
20
<name>
IntrGenEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
High address of Interrupt Generator.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0xb00003ff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
20 </PARAM>
<PARAM>
2147483650
21
<name>
TraceStartTime
</name>
<data_type>
double
</data_type>
<desc>
Start time of the file trace.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0.0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
21 </PARAM>
<PARAM>
2147483650
22
<name>
TraceEndTime
</name>
<data_type>
double
</data_type>
<desc>
\
End time of the file trace. To disable the trace end time enter
a value less than zero.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0.0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
22 </PARAM>
<PARAM>
2147483650
23
<name>
dbus_ratio
</name>
<data_type>
unsigned int
</data_type>
<desc>
dbus clock enable ratio
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
1
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
23 </PARAM>
<PARAM>
2147483650
24
<name>
ibus_ratio
</name>
<data_type>
unsigned int
</data_type>
<desc>
ibus clock enable ratio
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
1
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
24 </PARAM>
<MAP_S2O>
0
23
ibus_ratio
#24
TraceEndTime
#22
ProgMemReadWaitStates
#9
StackMemStartAddr
#11
TraceStartTime
#21
DoTrace
#8
DataMemWriteWaitStates
#18
Debugger
#7
ProgName
#5
dbus_ratio
#23
StackMemReadWaitStates
#13
StackMemWriteWaitStates
#14
IntrGenStartAddr
#19
ProgMemStartAddr
#2
IntrGenEndAddr
#20
ProgMemImageFile
#4
DataMemStartAddr
#15
DataMemReadWaitStates
#17
BigEndian
#6
ProgMemEndAddr
#3
ProgMemWriteWaitStates
#10
StackMemEndAddr
#12
DataMemEndAddr
#16
</MAP_S2O>
</params>
<constructor>
<STR_ARRAY>
0
1
DW_arm946_example(sc_module_name name_)
</STR_ARRAY>
</constructor>
<protected_constructor>
<STR_ARRAY>
0
0
</STR_ARRAY>
</protected_constructor>
<private_constructor>
<STR_ARRAY>
0
0
</STR_ARRAY>
</private_constructor>
<intfgate>
0
</intfgate>
<syms>
<CSheDesign>
2147483654
25
1
0
1
1
1
1
1
1
1
1

3
1
0
<OB_LIST>
0
0
</OB_LIST>

0

0

0

0
<OB_LIST>
0
0
</OB_LIST>
<CSheIntf>
2147483651
26



0
0
1
0

<OB_ARRAY>
0
0
</OB_ARRAY>
#0
#25
<OB_LIST>
0
2
<SYMBOL>
2147483650
27

__df_sym__

1


0

3
700000000
0
200000001
0
200000002
1
3
2
-5120 -2560
-5120 2560
2
5120 -2560
5120 2560
0
0
0
0
0
-5120 -3072 5120 3072
0
0
3
0
0
0
0
1
9
-5120 -2560
-4608 -3072
4608 -3072
5120 -2560
5120 2560
4608 3072
-4608 3072
-5120 2560
-5120 -2560
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#25
<ts>
1015438538
</ts>
0
0
27 </SYMBOL>
<SYMBOL>
2147483650
28

__fsm_sym__

1


0

1
100000000
0
1
0
0
0
1
0 0 10240 10240
0
0
0
0 0 10240 10240
0
0
1
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#25
<ts>
1015438538
</ts>
1
0
28 </SYMBOL>
</OB_LIST>
26 </CSheIntf>
#0
#0
#0
#0
25 </CSheDesign>
__df_sym__
__fsm_sym__
</syms>
<attrs>
0
</attrs>
<impl>
<SCHIERARCHICAL_MODEL>
2147483650
29
<desc>

</desc>
<model>
#1
</model>
<lib_r>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lib_r>
<lib_r_d>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lib_r_d>
<src_r>
<STR_ARRAY>
0
0
</STR_ARRAY>
</src_r>
<locals>
<MAP_S2O>
0
0
</MAP_S2O>
</locals>
<locals_idx>
0
</locals_idx>
<attr>
0
</attr>
<cflags_keys>
<STR_ARRAY>
0
8
hp32|optimized
gccsparcOS5|debug
sparcOS5|debug
sparcOS5|optimized
hp32|debug
linux|optimized
gccsparcOS5|optimized
linux|debug
</STR_ARRAY>
</cflags_keys>
<cflags_values>
<STR_ARRAY>
0
8
-DNDEBUG
-DMONITOR
-DMONITOR
-DNDEBUG
-DMONITOR
-DNDEBUG
-DNDEBUG
-DMONITOR
</STR_ARRAY>
</cflags_values>
<lflags_keys>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lflags_keys>
<lflags_values>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lflags_values>
<cmode>
2
</cmode>
<headermmt_keys>
<STR_ARRAY>
0
318
311
300
179
146
135
99
88
77
66
11
44
55
102
124
113
33
157
168
22
201
212
223
234
245
256
267
278
289
322
23
312
301
169
147
136
89
78
67
12
45
56
103
125
114
34
158
202
213
224
235
246
257
268
279
323
313
24
302
148
137
79
68
57
13
46
104
126
115
35
159
203
214
225
236
247
258
269
324
314
303
36
69
14
47
105
25
116
127
138
149
58
204
215
226
237
248
259
325
304
139
59
15
26
37
48
106
117
128
205
216
227
238
249
315
326
305
16
27
38
49
107
118
129
206
217
228
239
316
327
306
108
28
39
17
119
190
207
218
229
317
328
307
180
109
29
18
191
208
219
290
318
308
181
170
90
19
209
192
280
291
319
309
182
171
91
80
160
193
270
281
292
293
183
92
81
70
150
161
172
194
260
271
282
294
184
93
82
71
60
140
151
162
173
195
250
261
272
283
295
185
94
83
61
50
72
130
141
152
163
174
196
240
251
262
273
284
296
175
95
84
73
62
40
51
120
131
142
164
153
186
197
230
241
252
263
274
285
297
176
154
85
96
74
63
30
41
52
110
121
132
143
165
187
198
220
231
242
253
264
275
286
298
177
100
97
86
75
64
53
31
42
111
122
133
144
20
155
166
188
199
210
221
232
243
254
265
276
287
320
310
299
178
32
101
98
87
76
65
54
112
123
134
145
43
156
21
167
189
200
211
222
233
244
255
266
277
288
321
</STR_ARRAY>
</headermmt_keys>
<headermmt_values>
<STR_ARRAY>
0
318
interface /DataMemEndAddr
interface /ProgMemWriteWaitStates
interface /ProgMemEndAddr
interface /StackMemStartAddr
interface /ProgMemStartAddr
interface /SharedMemReadOnly
interface /SharedMemReadWaitStates
interface /ProgMemEndAddr
interface /SharedMemLowAddr
open dw_amba_ahb/DW_AHB_Arbiter
schematic /C204
schematic /nRESET
interface /StackMemReadWaitStates
interface /ProgMemImageFile
schematic /C173
schematic /C173
interface /StackMemWriteWaitStates
interface /ProgName
open dw_arm_processors_aux/HClkGen
interface /StackMemStartAddr
interface /StackMemWriteWaitStates
interface /DataMemReadWaitStates
interface /IntrGenEndAddr
schematic /C193
schematic /HCLK
open dw_arm_processors_aux/HClkGen
open dw_arm_processors_aux/DW_TCMemory
interface /ProgName
interface /TraceStartTime
open dw_amba_ahb/DW_AHB_Memory
interface /DataMemEndAddr
interface /StackMemStartAddr
interface /ProgMemStartAddr
interface /BigEndian
open dw_amba_ahb/DW_AHB_Memory
interface /StackMemEndAddr
interface /SharedMemHighAddr
interface /SharedMemLowAddr
open arm926_aux/TCM_Memory
schematic /C205
schematic /nRESET
interface /DataMemEndAddr
interface /ProgMemImageFile
interface /IntrGenStartAddr
schematic /C175
interface /ProgName
interface /StackMemStartAddr
interface /StackMemWriteWaitStates
interface /DataMemReadWaitStates
interface /TraceStartTime
interface /ibus_ratio
schematic /High
open dw_amba_ahb/DW_AHB_Memory
open dw_arm_processors_aux/DW_TCMemory
interface /TraceEndTime
interface /DataMemReadWaitStates
open source_sc/ConstGen
interface /StackMemStartAddr
interface /StackMemEndAddr
open source_sc/ConstGen
interface /ProgMemReadWaitStates
interface /ProgName
schematic /clock
open dw_amba_ahb/DW_AHB_Monitor
schematic /C206
interface /StackMemEndAddr
schematic /High
interface /DataMemStartAddr
schematic /C173
interface /ProgMemStartAddr
interface /StackMemStartAddr
interface /StackMemWriteWaitStates
interface /IntrGenStartAddr
interface /TraceStartTime
schematic /C205
schematic /INITRAM
open source_sc/ConstGen
interface /TraceEndTime
interface /DataMemReadWaitStates
interface /StackMemEndAddr
schematic /C175
interface /SharedMemHighAddr
open dw_amba_ahb/DW_AHB_Memory
schematic /C207
interface /SharedMemReadWaitStates
open dw_arm_processors_aux/DW_IntrGen
schematic /C187
interface /ProgName
interface /ProgMemEndAddr
interface /StackMemEndAddr
schematic /nFIQ
interface /StackMemEndAddr
interface /DataMemStartAddr
interface /DataMemWriteWaitStates
interface /TraceStartTime
schematic /C206
schematic /VINITHI
interface /dbus_ratio
interface /StackMemEndAddr
interface /ProgMemReadWaitStates
interface /ProgMemStartAddr
open dw_amba_ahb/DW_AHB_Monitor
open dw_amba_ahb/DW_ahb_tlm
schematic /C173
schematic /HCLK
interface /StackMemWriteWaitStates
interface /IntrGenEndAddr
interface /ProgName
interface /StackMemEndAddr
interface /DataMemStartAddr
interface /DataMemWriteWaitStates
schematic /C175
schematic /C173
interface /DataMemWriteWaitStates
interface /dbus_ratio
interface /StackMemReadWaitStates
open dw_amba_ahb/DW_AHB_Memory
open dw_amba_ahb/DW_AHB_Arbiter
schematic /C173
schematic /High
interface /DataMemReadWaitStates
interface /ProgMemStartAddr
schematic /VINITHI
interface /StackMemEndAddr
interface /DataMemStartAddr
interface /DataMemWriteWaitStates
interface /TraceEndTime
interface /DataMemWriteWaitStates
interface /ibus_ratio
interface /StackMemReadWaitStates
interface /StackMemReadWaitStates
open dw_arm_processors/DW_arm946es
schematic /C175
open dw_amba_ahb/DW_AHB_Monitor
interface /ProgMemStartAddr
interface /Debugger
interface /StackMemWriteWaitStates
interface /DataMemEndAddr
interface /IntrGenStartAddr
interface /IntrGenStartAddr
interface /ibus_ratio
interface /StackMemWriteWaitStates
interface /ProgMemEndAddr
interface /SharedMemWriteWaitStates
open dw_amba_ahb/DW_AHB_Decoder
open dw_amba_ahb/DW_AHB_Monitor
interface /DoTrace
interface /StackMemReadWaitStates
interface /DataMemEndAddr
interface /ProgName
interface /IntrGenStartAddr
interface /StackMemWriteWaitStates
interface /ProgMemEndAddr
interface /ProgMemStartAddr
interface /DoTrace
open dw_amba_ahb/DW_AHB_Memory
interface /StackMemReadWaitStates
interface /DoTrace
interface /ProgMemEndAddr
interface /BigEndian
interface /IntrGenEndAddr
interface /DataMemStartAddr
interface /ProgMemImageFile
interface /ProgMemStartAddr
interface /SharedMemWriteWaitStates
interface /ProgMemImageFile
interface /DataMemStartAddr
interface /ProgMemWriteWaitStates
open dw_arm_processors_aux/DW_IntrGen
interface /ProgMemImageFile
interface /BigEndian
interface /Debugger
interface /ProgMemImageFile
interface /SharedMemWriteWaitStates
interface /SharedMemImageFile
interface /SharedMemHighAddr
interface /Debugger
interface /Debugger
interface /ProgMemStartAddr
interface /ProgMemReadWaitStates
schematic /clk
open dw_amba_ahb/DW_AHB_Memory
interface /ProgMemImageFile
interface /Debugger
interface /ProgMemImageFile
interface /StackMemReadWaitStates
interface /SharedMemHighAddr
interface /BigEndian
schematic /nRESET
open dw_amba_ahb/DW_AHB_Memory
interface /DoTrace
interface /ProgMemEndAddr
interface /ProgMemStartAddr
interface /ProgMemReadWaitStates
schematic /C175
schematic /nFIQ
open source_sc/ConstGen
interface /ProgMemStartAddr
interface /DoTrace
interface /ProgName
interface /ProgMemReadWaitStates
interface /ProgMemWriteWaitStates
schematic /remap
schematic /INITRAM
interface /SharedMemImageFile
interface /BigEndian
interface /ProgMemImageFile
interface /StackMemReadWaitStates
interface /ProgMemStartAddr
interface /ProgMemStartAddr
interface /ProgMemReadWaitStates
interface /TraceEndTime
schematic /C193
schematic /nIRQ
open dw_amba_ahb/DW_AHB_Memory
interface /ProgMemStartAddr
interface /DoTrace
interface /ProgMemEndAddr
interface /SharedMemReadOnly
interface /SharedMemBigEndian
interface /SharedMemImageFile
interface /ProgMemEndAddr
schematic /C173
schematic /VINITHI
schematic /C173
interface /BigEndian
interface /ProgMemWriteWaitStates
interface /ProgMemStartAddr
interface /StackMemReadWaitStates
interface /ProgName
interface /StackMemStartAddr
interface /IntrGenStartAddr
interface /TraceEndTime
schematic /C204
schematic /nRESET
open dw_amba_ahb/DW_ahb_tlm
interface /ProgMemEndAddr
interface /ProgMemReadWaitStates
interface /ProgMemStartAddr
interface /ProgMemEndAddr
interface /SharedMemImageFile
interface /SharedMemWriteWaitStates
interface /Debugger
interface /SharedMemLowAddr
open dw_arm_processors_aux/DW_TCMemory
schematic /C173
schematic /clk
interface /DataMemReadWaitStates
interface /ProgMemEndAddr
schematic /nIRQ
interface /ProgMemWriteWaitStates
interface /ProgMemImageFile
interface /ProgName
interface /ProgMemWriteWaitStates
interface /DataMemEndAddr
interface /IntrGenStartAddr
schematic /C173
schematic /C205
open dw_arm_processors_aux/DW_IntrGen
open dw_amba_ahb/DW_AHB_Arbiter
interface /ProgMemEndAddr
interface /ProgMemReadWaitStates
interface /ProgMemStartAddr
interface /DataMemStartAddr
interface /StackMemWriteWaitStates
interface /StackMemStartAddr
interface /DoTrace
interface /SharedMemLowAddr
schematic /nFIQ
schematic /C173
schematic /C175
interface /DataMemWriteWaitStates
interface /ProgMemEndAddr
interface /Debugger
interface /ProgName
open dw_amba_ahb/DW_AHB_Monitor
interface /ProgMemReadWaitStates
interface /ProgMemEndAddr
interface /BigEndian
interface /ProgMemWriteWaitStates
interface /StackMemReadWaitStates
interface /DataMemWriteWaitStates
interface /IntrGenEndAddr
interface /dbus_ratio
schematic /C206
open dw_amba_ahb/DW_AHB_Memory
open dw_arm_processors/DW_arm946es
interface /ProgMemImageFile
interface /IntrGenEndAddr
interface /DataMemStartAddr
interface /ProgMemWriteWaitStates
interface /ProgMemStartAddr
schematic /C173
interface /StackMemStartAddr
interface /ProgMemWriteWaitStates
interface /SharedMemReadWaitStates
interface /SharedMemBigEndian
interface /ProgMemImageFile
schematic /nIRQ
interface /StackMemWriteWaitStates
schematic /C187
interface /Debugger
interface /StackMemStartAddr
schematic /C193
interface /StackMemWriteWaitStates
open dw_amba_ahb/DW_AHB_Monitor
interface /ProgMemEndAddr
interface /BigEndian
interface /ProgMemWriteWaitStates
interface /DataMemStartAddr
interface /DataMemReadWaitStates
interface /IntrGenEndAddr
schematic /C175
schematic /C207
open dw_amba_ahb/DW_AHB_Monitor
open dw_amba_ahb/DW_AHB_Decoder
interface /ProgMemImageFile
interface /TraceStartTime
</STR_ARRAY>
</headermmt_values>
<sourcemmt_keys>
<STR_ARRAY>
0
325
201
179
168
102
99
66
3
22
33
44
55
77
88
113
124
135
146
157
11
212
223
234
245
256
267
278
289
311
322
202
169
158
103
67
4
12
23
34
45
56
78
89
114
125
136
147
213
224
235
246
257
268
279
312
323
203
159
115
5
13
24
35
46
57
79
68
104
126
137
148
225
236
247
258
269
302
313
324
204
116
6
14
25
36
58
47
69
105
127
138
149
215
226
237
248
259
303
314
325
205
117
7
15
37
59
26
48
106
128
139
216
227
238
249
304
315
326
206
118
8
16
27
38
49
107
129
217
228
239
305
316
327
190
17
28
39
9
108
119
207
218
229
306
317
328
191
180
18
29
109
208
219
290
307
318
329
192
181
170
19
90
209
280
291
308
319
193
182
171
160
91
80
270
281
292
309
194
183
172
161
92
81
70
150
260
271
282
293
195
184
173
162
93
82
60
71
140
151
250
261
272
283
294
196
174
163
94
83
50
61
72
130
141
152
185
240
251
262
273
284
295
197
175
164
95
40
51
62
73
84
120
131
142
153
186
230
241
252
263
274
285
296
198
176
165
96
30
41
52
63
74
85
110
121
132
143
154
187
220
231
242
253
264
275
286
297
330
199
188
177
166
100
97
20
31
42
53
64
75
86
111
122
133
144
155
210
221
232
243
254
265
276
287
298
320
200
189
178
167
101
98
21
32
43
54
65
76
87
2
112
10
123
134
145
156
211
222
233
244
255
266
277
288
310
321
</STR_ARRAY>
</sourcemmt_keys>
<sourcemmt_values>
<STR_ARRAY>
0
325
schematic /itcm
schematic /arm946/nFIQ
schematic /DataMem/hresetn
schematic /arbiter/EBTEN
schematic /arbiter/SlaveID
schematic /ProgMem/WriteWaitStates
open dw_amba_ahb/DW_AHB_Memory
schematic /AHBMonitor/StatisticsTrace
schematic /DataMem/SlaveID
schematic /DataMem/DoTrace
schematic /IntrGen/ReadOnly
schematic /ResetGen/#
schematic /StackMem/DoTrace
schematic /arm946/#
schematic /dtcm/ReadOnly
schematic /itcm/WriteWaitStates
schematic /arm946/dtcm
schematic /arbiter/pause
open dw_arm_processors/DW_arm946es
schematic /mem3/DoTrace
schematic /icm_arbiter/ahb_wt_mask
schematic /ibiu_bus/hresetn
schematic /mem1_946/hresetn
schematic /intr_gen_946/VINITHI
schematic /ICM1/decoder_port
schematic /intr_gen1/INITRAM
schematic /intr_gen1/nFIQ
schematic /armiss
schematic /intr_gen1
schematic /mem2_946/#
schematic /ahb_bus/hresetn
schematic /arm946/DHClkEn
schematic /arbiter/EBTEN
schematic /ProgMem/WriteWaitStates
open dw_amba_ahb/DW_AHB_Monitor
open dw_amba_ahb/DW_AHB_Decoder
schematic /AHBMonitor/StatisticsInterval
schematic /DataMem/SlaveID
schematic /DataMem/#
schematic /IntrGen/ReadOnly
schematic /StackMem/SlaveID
schematic /StackMem/DoTrace
schematic /decoder/DoTrace
schematic /dtcm/DoTrace
schematic /itcm/ReadOnly
schematic /arm946/itcm
schematic /mem3/#
schematic /icm_arbiter/ahbarbint
schematic /ResetTrue/Out
schematic /ahb_bus_946/slave_port
schematic /arm946/INITRAM
schematic /ICM1/slave_port
schematic /intr_gen1/VINITHI
schematic /dbiu_arbiter
schematic /intr_gen_946
schematic /mem3/SlaveID
schematic /ClockGen/DBusHClkEn
schematic /decoder/DoTrace
open dw_arm_processors_aux/HClkGen
open dw_arm_processors_aux/DW_TCMemory
schematic /AHBMonitor/StatisticsInterval
schematic /DataMem/ReadWaitStates
schematic /FalseGen/ConstValue
schematic /IntrGen/DisableMonitor
schematic /StackMem/SlaveID
schematic /ProgMem/ReadOnly
schematic /arbiter/AHB_WTEN
schematic /dtcm/DoTrace
schematic /itcm/ReadOnly
schematic /ahb_bus/decoder_port
schematic /FalseGen/Out
schematic /dbiu_bus/hresetn
schematic /ahb_bus_946/slave_port
schematic /intr_gen_946/INITRAM
schematic /dbiu_bus/decoder_port
schematic /DtcmMem
schematic /dbiu_bus
schematic /itcm_946
schematic /mem3/SlaveID
schematic /decoder/#
open dw_amba_ahb/DW_AHB_Memory
schematic /AHBMonitor/MonitorTrace
schematic /AHBMonitor/FileTraceStartTime
schematic /DataMem/ReadWaitStates
schematic /IntrGen/DisableMonitor
schematic /FalseGen/ConstValue
schematic /ProgMem/ReadOnly
schematic /arbiter/AHB_WTEN
schematic /dtcm/WarningEnable
schematic /itcm/DoTrace
schematic /ahb_bus/arbiter_port
schematic /armiss/dtcm
schematic /ibiu_arbiter/pause
schematic /ahb_bus_946/hresetn
schematic /ahb_bus_946/slave_port
schematic /ahb_bus_946/slave_port
schematic /FalseGen
schematic /dbiu_decoder
schematic /m3m3_946
schematic /mem3/ReadWaitStates
schematic /dtcm/SlaveID
open source_sc/ConstGen
schematic /AHBMonitor/MonitorTrace
schematic /DataMem/WriteWaitStates
schematic /IntrGen/DoTrace
schematic /AHBMonitor/FileTraceStartTime
schematic /FalseGen/#
schematic /arbiter/DoTrace
schematic /dtcm/WarningEnable
schematic /itcm/DoTrace
schematic /dbiu_arbiter/ahb_wt_aps
schematic /dbiu_arbiter/pause
schematic /arm946/biu
schematic /arm946/nIRQ
schematic /ICM1
schematic /decoder_946
schematic /mem1
schematic /mem3/ReadWaitStates
schematic /dtcm/SlaveID
open dw_arm_processors_aux/DW_IntrGen
schematic /AHBMonitor/MonitorTrace
schematic /AHBMonitor/FileTraceEndTime
schematic /DataMem/WriteWaitStates
schematic /IntrGen/SlaveID
schematic /arbiter/DoTrace
schematic /dtcm/#
schematic /dbiu_arbiter/ahb_wt_mask
schematic /icm_arbiter/pause
schematic /arm946/dtcm
schematic /ItcmMem
schematic /dtcm_946
schematic /mem1_946
schematic /DataMem
schematic /AHBMonitor/MonitorTrace
schematic /AHBMonitor/FileTraceEndTime
schematic /DataMem/ReadOnly
open dw_amba_ahb/DW_ahb_tlm
schematic /arbiter/CombinatoricMode
schematic /dtcm/ReadWaitStates
schematic /mem3/WriteWaitStates
schematic /dbiu_arbiter/ahbarbint
schematic /arbiter_946/pause
schematic /RemapGen
schematic /ibiu_arbiter
schematic /mem2
schematic /FalseGen
schematic /IntrGen/nFIQ
schematic /AHBMonitor/MonitorTrace
schematic /AHBMonitor/FileTraceTimeUnit
schematic /arbiter/CombinatoricMode
schematic /mem3/WriteWaitStates
schematic /ibiu_arbiter/ahb_wt_aps
schematic /armiss/nIRQ
schematic /ResetTrue
schematic /ibiu_bus
schematic /mem2_946
schematic /IntrGen
schematic /arm946/nIRQ
schematic /ResetGen/Out
schematic /AHBMonitor/SignalTrace
schematic /StackMem/#
schematic /mem3/ReadOnly
schematic /armiss/VINITHI
schematic /intr_gen1/nIRQ
schematic /ahb_bus_946
schematic /ibiu_decoder
schematic /ProgMem
schematic /IntrGen/nIRQ
schematic /decoder/remap_n
schematic /ClockGen/IBusHClk
schematic /ahb_bus/BusID
schematic /StackMem/ReadWaitStates
schematic /dbiu_bus/arbiter_port
schematic /armiss/clock
schematic /armiss/nRESET
schematic /arbiter_946
schematic /ResetGen
schematic /arm946/nRESET
schematic /ClockGen/n_reset
schematic /ClockGen/IBusHClkEn
schematic /ahb_bus/BusID
schematic /StackMem/ReadWaitStates
schematic /ProgMem/DisableMonitor
schematic /arbiter/ahb_wt_aps
schematic /mem2_946/hresetn
schematic /ibiu_bus/arbiter_port
schematic /intr_gen1/clk
schematic /intr_gen1/nRESET
schematic /StackMem
schematic /IntrGen/nRESET
schematic /arm946/INITRAM
schematic /arbiter/ahb_wt_mask
schematic /ahb_bus/Priority
schematic /StackMem/WriteWaitStates
schematic /IntrGen/DoTrace
schematic /ProgMem/DisableMonitor
schematic /itcm/WarningEnable
schematic /arbiter/ahbarbint
schematic /intr_gen_946/nIRQ
schematic /m3m3_946/hresetn
schematic /ibiu_bus/decoder_port
schematic /dbiu_bus/hclk
schematic /RemapGen/Out
schematic /ahb_bus
schematic /IntrGen/INITRAM
schematic /ahb_bus/hclk
schematic /ahb_bus/Priority
schematic /StackMem/WriteWaitStates
schematic /IntrGen/SlaveID
schematic /IntrGen/#
schematic /ProgMem/DoTrace
schematic /itcm/SlaveID
schematic /itcm/WarningEnable
schematic /ahb_bus/slave_port
schematic /arm946
schematic /arm946/itcm
schematic /arm946/nFIQ
schematic /arbiter_946/ahb_wt_mask
schematic /dbiu_bus/slave_port
schematic /ibiu_bus/hclk
schematic /icm_decoder/remap_n
schematic /arbiter
schematic /arm946/VINITHI
schematic /IntrGen/clk
schematic /ahb_bus/MonitorDelay
schematic /DataMem/ReadOnly
schematic /IntrGen/ReadWaitStates
schematic /ProgMem/SlaveID
schematic /ProgMem/DoTrace
schematic /StackMem/ReadOnly
schematic /dtcm/ReadWaitStates
schematic /itcm/SlaveID
schematic /itcm/#
schematic /ahb_bus/slave_port
schematic /decoder
schematic /armiss/dbiu
schematic /ahb_bus_946/decoder_port
schematic /intr_gen_946/nFIQ
schematic /armiss/ibiu
schematic /dbiu_bus/slave_port
schematic /ahb_bus_946/hclk
schematic /ibiu_decoder/remap_n
schematic /arm946
schematic /IntrGen/VINITHI
schematic /ClockGen/DBusHClk
schematic /ahb_bus/MonitorDelay
schematic /AHBMonitor/FileTraceTimeUnit
schematic /DataMem/DisableMonitor
schematic /IntrGen/ReadWaitStates
schematic /ProgMem/SlaveID
schematic /ProgMem/#
schematic /StackMem/ReadOnly
schematic /arbiter/#
schematic /dtcm/WriteWaitStates
schematic /itcm/ReadWaitStates
schematic /ahb_bus/slave_port
schematic /ahb_bus/slave_port
schematic /AHBMonitor
schematic /ibiu_arbiter/ahb_wt_mask
schematic /mem3/hresetn
schematic /ahb_bus_946/arbiter_port
schematic /arm946/nRESET
schematic /dbiu_bus/slave_port
schematic /ICM1/arbiter_port
schematic /intr_gen_946/clk
schematic /dbiu_decoder/remap_n
schematic /mem3
schematic /decoder
schematic /AHBMonitor
schematic /arm946/clock
schematic /ProgMem/hresetn
schematic /arbiter/AHB_FULL_INCR
schematic /ahb_bus/#
schematic /AHBMonitor/SignalTrace
schematic /AHBMonitor/#
schematic /DataMem/DisableMonitor
schematic /IntrGen/WriteWaitStates
schematic /ProgMem/ReadWaitStates
schematic /ResetGen/ConstValue
schematic /StackMem/DisableMonitor
schematic /arm946/MasterIDbiu
schematic /dtcm/WriteWaitStates
schematic /itcm/ReadWaitStates
schematic /AHBMonitor/p
schematic /ahb_bus/slave_port
schematic /mem3/ReadOnly
schematic /ibiu_arbiter/ahbarbint
schematic /mem1/hresetn
schematic /arbiter_946/ahb_wt_aps
schematic /intr_gen_946/nRESET
schematic /dbiu_bus/slave_port
schematic /armiss/itcm
schematic /arm946/clock
schematic /decoder_946/remap_n
schematic /icm_arbiter
schematic /dtcm
schematic /ClockGen
schematic /ClockGen/Clk
schematic /StackMem/hresetn
schematic /arbiter/AHB_FULL_INCR
schematic /arbiter/SlaveID
schematic /AHBMonitor/StatisticsTrace
schematic /ClockGen/#
schematic /DataMem/DoTrace
schematic /IntrGen/WriteWaitStates
schematic /ProgMem/ReadWaitStates
schematic /ResetGen/ConstValue
schematic /StackMem/DisableMonitor
open dw_amba_ahb/DW_AHB_Monitor
schematic /arm946/MasterIDbiu
open dw_amba_ahb/DW_AHB_Arbiter
schematic /dtcm/ReadOnly
schematic /itcm/WriteWaitStates
schematic /arm946/biu
schematic /FalseGen/Out
schematic /mem3/DoTrace
schematic /icm_arbiter/ahb_wt_aps
schematic /mem2/hresetn
schematic /arbiter_946/ahbarbint
schematic /arm946/VINITHI
schematic /ibiu_bus/slave_port
schematic /armiss/INITRAM
schematic /armiss/nFIQ
schematic /arm946
schematic /icm_decoder
</STR_ARRAY>
</sourcemmt_values>
<pages>
<OB_ARRAY>
0
1
<PAGE>
2147483650
30
1
0
126
73
1
1
1
32
208
32
SystemC Schematic
4
2
0
<OB_LIST>
0
1
<SHEET>
1
31
SystemC Schematic
1024
#30
2
30
16777215
1
16777215
0
1
0
0
0
0
1024
5
<CSgfxPassStyle>
1
32
1
0
0
0
0
1
0
1
1
2048
32 </CSgfxPassStyle>
<CSgfxPassStyle>
1
33
1
0
0
0
0
1
10526880
1
1
2048
33 </CSgfxPassStyle>
#0
#0
kdtree layers
256
<OB_ARRAY>
0
30
<CSheEditKDTreeLayer>
1
34
Prim_Layer
#31
0
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
35
#0
<CSgfxPassStyle>
1
36
1
0
0
0
8384
0
0
36 </CSgfxPassStyle>
#0
#0
35 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
37
#0
<CSgfxPassStyle>
1
38
1
0
0
0
16711680
1
16711680
0
38 </CSgfxPassStyle>
#0
#0
37 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
39
1
0
0
0
10040064
1
12632256
1
1
2048
39 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
34 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
40
Cell_Layer
#31
1
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
41
#0
<CSgfxPassStyle>
1
42
1
0
150
0
8384
1
65535
0
42 </CSgfxPassStyle>
#0
#0
41 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
43
1
0
150
0
0
1
15651252
0
43 </CSgfxPassStyle>
#0
#0
14
Begin Nodes in KDTree
<CELL>
2147483650
44
ahb_bus
-26624 36864
7
<SYMBOL>
2147483650
45
dw_amba_ahb
DW_ahb_tlm/__df_sym__

0


1
m_pFilledRects 0
<CShePrimInstSpecData>
1
46
16776960
-268435456
-1
1024 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
46 </CShePrimInstSpecData>

1
800000000
0
1
0
0
0
0
0
0
0
-2048 -22528 2048 22528
1
0
1
0
0
0
1
-2048 -22528 2048 22528
0
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
47
3
1024 -22528
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#45
1
0
0
47 </CSheSymbolPin>
<CSheSymbolPin>
1
48
3
-1024 -22528
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#45
1
0
0
48 </CSheSymbolPin>
<CSheSymbolPin>
1
49
2
2048 0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#45
1
0
0
49 </CSheSymbolPin>
<CSheSymbolPin>
1
50
4
-1024 22528
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#45
1
0
0
50 </CSheSymbolPin>
<CSheSymbolPin>
1
51
4
1024 22528
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#45
1
0
0
51 </CSheSymbolPin>
<CSheSymbolPin>
1
52
1
-2048 0
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#45
1
0
0
52 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1046338105
</ts>
0
1
45 </SYMBOL>
<OB_ARRAY>
0
11
<SCPIN>
1
53
0
<OB_ARRAY>
0
2
<CSheRelText>
1
54
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
55
0
0
-28195 58188
hclk
<OB_ARRAY>
0
0
</OB_ARRAY>
#54
1
0
0
55 </CSheEditText>
</OB_ARRAY>
#53
1
0
0
54 </CSheRelText>
<CSheRelText>
1
56
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
57
1
0
-28363 59894
HCLK
<OB_ARRAY>
0
0
</OB_ARRAY>
#56
1
0
0
57 </CSheEditText>
</OB_ARRAY>
#53
1
0
0
56 </CSheRelText>
</OB_ARRAY>
#44
1
0
0
<CHANNEL>
1
58

HCLK
<OB_ARRAY>
0
7
<CSheSCNetLine>
1
59
-83968 53248
-80896 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
59 </CSheSCNetLine>
<CSheSCNetLine>
1
60
-27648 59392
-27648 62464
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
60 </CSheSCNetLine>
<CSheSCNetLine>
1
61
-80896 62464
-27648 62464
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
61 </CSheSCNetLine>
<CSheSCNetLine>
1
62
-80896 62464
-80896 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
62 </CSheSCNetLine>
<CSheSCNetLine>
1
63
-80896 53248
-80896 49152
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
63 </CSheSCNetLine>
<CSheSCNetLine>
1
64
-80896 49152
-75776 49152
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
64 </CSheSCNetLine>
<CSheSolderDot>
1
65
-80896 53248
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
65 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
<CSheSheetGroup>
2147483650
66
SystemC Schematic
#30
<OB_LIST>
0
1
#31
</OB_LIST>

14
dtcm
<CELL>
2147483650
67
dtcm
-35840 43008
6
<SYMBOL>
2147483650
68
dw_arm_processors_aux
DW_TCMemory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
2
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
69
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#68
1
0
0
69 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
68 </SYMBOL>
<OB_ARRAY>
0
3
<SCPIN>
1
70
0
<OB_ARRAY>
0
1
<CSheRelText>
1
71
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
72
1
0
-41832 41906
dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#71
1
0
0
72 </CSheEditText>
</OB_ARRAY>
#70
1
0
0
71 </CSheRelText>
</OB_ARRAY>
#67
1
0
0
<CHANNEL>
1
73

C169
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
74
-48128 43008
-39936 43008
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#73
1
0
0
74 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
<SCPIN>
1
75
9
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
76
2
0 -6144
<OB_ARRAY>
0
0
</OB_ARRAY>
#75
1
0
0
76 </CShePinInstSpecData>
<CSheRelText>
1
77
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
78
0
0
-50126 42708
dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#77
1
0
0
78 </CSheEditText>
</OB_ARRAY>
#75
1
0
0
77 </CSheRelText>
<CSheRelText>
1
79
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
80
1
0
-47626 41906
dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#79
1
0
0
80 </CSheEditText>
</OB_ARRAY>
#75
1
0
0
79 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
81
arm946
-53248 47104
1
<SYMBOL>
2147483650
82
dw_arm_processors
DW_arm946es/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -9216 5120 9216
1
0
1
0
0
0
0
1
9
-5120 -8704
-4608 -9216
4608 -9216
5120 -8704
5120 8704
4608 9216
-4608 9216
-5120 8704
-5120 -8704
<OB_ARRAY>
0
10
<CSheSymbolPin>
1
83
1
-5120 -6144
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
83 </CSheSymbolPin>
<CSheSymbolPin>
1
84
1
-5120 -4096
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
84 </CSheSymbolPin>
<CSheSymbolPin>
1
85
1
-5120 -2048
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
85 </CSheSymbolPin>
<CSheSymbolPin>
1
86
1
-5120 6144
clock
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
86 </CSheSymbolPin>
<CSheSymbolPin>
1
87
1
-5120 4096
DHClkEn
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
87 </CSheSymbolPin>
<CSheSymbolPin>
1
88
2
5120 -2048
biu
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
88 </CSheSymbolPin>
<CSheSymbolPin>
1
89
1
-5120 0
VINITHI
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
89 </CSheSymbolPin>
<CSheSymbolPin>
1
90
1
-5120 2048
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
90 </CSheSymbolPin>
<CSheSymbolPin>
1
91
2
5120 0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
91 </CSheSymbolPin>
<CSheSymbolPin>
1
92
2
5120 2048
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#82
1
0
0
92 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1058379165
</ts>
0
1
82 </SYMBOL>
<OB_ARRAY>
0
12
<SCPIN>
1
93
0
<OB_ARRAY>
0
2
<CSheRelText>
1
94
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
95
0
0
-57764 40660
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#94
1
0
0
95 </CSheEditText>
</OB_ARRAY>
#93
1
0
0
94 </CSheRelText>
<CSheRelText>
1
96
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
97
1
0
-60105 39858
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#96
1
0
0
97 </CSheEditText>
</OB_ARRAY>
#93
1
0
0
96 </CSheRelText>
</OB_ARRAY>
#81
1
0
0
<CHANNEL>
1
98

nIRQ
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
99
-69632 40960
-58368 40960
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#98
1
0
0
99 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
#93
<SCPIN>
1
100
1
<OB_ARRAY>
0
2
<CSheRelText>
1
101
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
102
0
0
-71471 40660
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#101
1
0
0
102 </CSheEditText>
</OB_ARRAY>
#100
1
0
0
101 </CSheRelText>
<CSheRelText>
1
103
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
104
1
0
-69130 39858
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#103
1
0
0
104 </CSheEditText>
</OB_ARRAY>
#100
1
0
0
103 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
105
IntrGen
-66560 49152
1
<SYMBOL>
2147483650
106
dw_arm_processors_aux
DW_IntrGen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-9216 -10240 -3072 2048
1
0
1
0
0
0
0
1
5
-9216 2048
-9216 -10240
-3072 -10240
-3072 2048
-9216 2048
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
107
2
-3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#106
1
0
0
107 </CSheSymbolPin>
<CSheSymbolPin>
1
108
2
-3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#106
1
0
0
108 </CSheSymbolPin>
<CSheSymbolPin>
1
109
2
-3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#106
1
0
0
109 </CSheSymbolPin>
<CSheSymbolPin>
1
110
2
-3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#106
1
0
0
110 </CSheSymbolPin>
<CSheSymbolPin>
1
111
1
-9216 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#106
1
0
0
111 </CSheSymbolPin>
<CSheSymbolPin>
1
112
2
-3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#106
1
0
0
112 </CSheSymbolPin>
<CSheSymbolPin>
1
113
1
-9216 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#106
1
0
0
113 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1057684063
</ts>
0
1
106 </SYMBOL>
<OB_ARRAY>
0
9
<SCPIN>
1
114
0
<OB_ARRAY>
0
2
<CSheRelText>
1
115
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
116
0
0
-71418 42708
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#115
1
0
0
116 </CSheEditText>
</OB_ARRAY>
#114
1
0
0
115 </CSheRelText>
<CSheRelText>
1
117
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
118
1
0
-69130 41906
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#117
1
0
0
118 </CSheEditText>
</OB_ARRAY>
#114
1
0
0
117 </CSheRelText>
</OB_ARRAY>
#105
1
0
0
<CHANNEL>
1
119

nFIQ
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
120
-69632 43008
-58368 43008
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#119
1
0
0
120 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
<SCPIN>
1
121
1
<OB_ARRAY>
0
2
<CSheRelText>
1
122
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
123
0
0
-57764 42708
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#122
1
0
0
123 </CSheEditText>
</OB_ARRAY>
#121
1
0
0
122 </CSheRelText>
<CSheRelText>
1
124
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
125
1
0
-60052 41906
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#124
1
0
0
125 </CSheEditText>
</OB_ARRAY>
#121
1
0
0
124 </CSheRelText>
</OB_ARRAY>
#81
1
0
0
#119
-1
#0
0
121 </SCPIN>
#114
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
119 </CHANNEL>
-1
#0
0
114 </SCPIN>
#100
<SCPIN>
1
126
2
<OB_ARRAY>
0
2
<CSheRelText>
1
127
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
128
0
0
-72248 44756
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#127
1
0
0
128 </CSheEditText>
</OB_ARRAY>
#126
1
0
0
127 </CSheRelText>
<CSheRelText>
1
129
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
130
1
0
-69130 43954
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#129
1
0
0
130 </CSheEditText>
</OB_ARRAY>
#126
1
0
0
129 </CSheRelText>
</OB_ARRAY>
#105
1
0
0
<CHANNEL>
1
131

nRESET
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
132
-69632 45056
-58368 45056
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#131
1
0
0
132 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
<SCPIN>
1
133
2
<OB_ARRAY>
0
2
<CSheRelText>
1
134
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
135
0
0
-57764 44756
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#134
1
0
0
135 </CSheEditText>
</OB_ARRAY>
#133
1
0
0
134 </CSheRelText>
<CSheRelText>
1
136
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
137
1
0
-60882 43954
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#136
1
0
0
137 </CSheEditText>
</OB_ARRAY>
#133
1
0
0
136 </CSheRelText>
</OB_ARRAY>
#81
1
0
0
#131
-1
#0
0
133 </SCPIN>
#126
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
131 </CHANNEL>
-1
#0
0
126 </SCPIN>
<SCPIN>
1
138
3
<OB_ARRAY>
0
2
<CSheRelText>
1
139
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
140
0
0
-72036 46804
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#139
1
0
0
140 </CSheEditText>
</OB_ARRAY>
#138
1
0
0
139 </CSheRelText>
<CSheRelText>
1
141
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
142
1
0
-69130 46002
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#141
1
0
0
142 </CSheEditText>
</OB_ARRAY>
#138
1
0
0
141 </CSheRelText>
</OB_ARRAY>
#105
1
0
0
<CHANNEL>
1
143

VINITHI
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
144
-69632 47104
-58368 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#143
1
0
0
144 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
<SCPIN>
1
145
4
<OB_ARRAY>
0
2
<CSheRelText>
1
146
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
147
0
0
-57764 46804
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#146
1
0
0
147 </CSheEditText>
</OB_ARRAY>
#145
1
0
0
146 </CSheRelText>
<CSheRelText>
1
148
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
149
1
0
-60670 46002
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#148
1
0
0
149 </CSheEditText>
</OB_ARRAY>
#145
1
0
0
148 </CSheRelText>
</OB_ARRAY>
#81
1
0
0
#143
-1
#0
0
145 </SCPIN>
#138
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
143 </CHANNEL>
-1
#0
0
138 </SCPIN>
<SCPIN>
1
150
4
<OB_ARRAY>
0
2
<CSheRelText>
1
151
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
152
0
0
-75172 48852
clk
<OB_ARRAY>
0
0
</OB_ARRAY>
#151
1
0
0
152 </CSheEditText>
</OB_ARRAY>
#150
1
0
0
151 </CSheRelText>
<CSheRelText>
1
153
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
154
1
0
-77707 48050
HCLK
<OB_ARRAY>
0
0
</OB_ARRAY>
#153
1
0
0
154 </CSheEditText>
</OB_ARRAY>
#150
1
0
0
153 </CSheRelText>
</OB_ARRAY>
#105
1
0
0
#58
-1
#0
0
150 </SCPIN>
<SCPIN>
1
155
5
<OB_ARRAY>
0
2
<CSheRelText>
1
156
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
157
0
0
-72301 48852
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#156
1
0
0
157 </CSheEditText>
</OB_ARRAY>
#155
1
0
0
156 </CSheRelText>
<CSheRelText>
1
158
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
159
1
0
-69130 48050
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#158
1
0
0
159 </CSheEditText>
</OB_ARRAY>
#155
1
0
0
158 </CSheRelText>
</OB_ARRAY>
#105
1
0
0
<CHANNEL>
1
160

INITRAM
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
161
-69632 49152
-58368 49152
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#160
1
0
0
161 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
<SCPIN>
1
162
5
<OB_ARRAY>
0
2
<CSheRelText>
1
163
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
164
0
0
-57764 48852
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#163
1
0
0
164 </CSheEditText>
</OB_ARRAY>
#162
1
0
0
163 </CSheRelText>
<CSheRelText>
1
165
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
166
1
0
-60935 48050
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#165
1
0
0
166 </CSheEditText>
</OB_ARRAY>
#162
1
0
0
165 </CSheRelText>
</OB_ARRAY>
#81
1
0
0
#160
-1
#0
0
162 </SCPIN>
#155
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
160 </CHANNEL>
-1
#0
0
155 </SCPIN>
<SCPIN>
1
167
6
<OB_ARRAY>
0
1
<CSheRelText>
1
168
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
169
1
0
-78219 43954
IntrGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#168
1
0
0
169 </CSheEditText>
</OB_ARRAY>
#167
1
0
0
168 </CSheRelText>
</OB_ARRAY>
#105
1
0
0
<CHANNEL>
1
170

C186
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
171
-21504 63488
-21504 55296
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
171 </CSheSCNetLine>
<CSheSCNetLine>
1
172
-24576 55296
-21504 55296
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
172 </CSheSCNetLine>
<CSheSCNetLine>
1
173
-101376 63488
-101376 45056
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
173 </CSheSCNetLine>
<CSheSCNetLine>
1
174
-101376 45056
-75776 45056
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
174 </CSheSCNetLine>
<CSheSCNetLine>
1
175
-21504 63488
-101376 63488
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
175 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
<SCPIN>
1
176
19
<OB_ARRAY>
0
2
<CSheRelText>
1
177
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
178
0
0
-27951 54996
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#177
1
0
0
178 </CSheEditText>
</OB_ARRAY>
#176
1
0
0
177 </CSheRelText>
<CSheRelText>
1
179
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
180
1
0
-24074 54194
IntrGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#179
1
0
0
180 </CSheEditText>
</OB_ARRAY>
#176
1
0
0
179 </CSheRelText>
</OB_ARRAY>
#44
1
0
0
#170
2
<CSheSymbolPin>
1
181
2
2048 -18432
slave_port_19
19
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
181 </CSheSymbolPin>
0
176 </SCPIN>
#167
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
170 </CHANNEL>
-1
#0
0
167 </SCPIN>
<CSheRelText>
1
182
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
183
0
0
-75234 45056
DW_IntrGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#182
1
0
0
183 </CSheEditText>
</OB_ARRAY>
#105
1
0
0
182 </CSheRelText>
<CSheRelText>
1
184
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
185
0
0
-74904 43391
IntrGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#184
1
0
0
185 </CSheEditText>
</OB_ARRAY>
#105
1
0
0
184 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
186
dw_arm_processors_aux
DW_IntrGen

0
0
0
1

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
187
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#186
1
0
0
0
187 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
188
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#186
1
0
0
0
188 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
189
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#186
1
0
0
0
189 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
190
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#186
1
0
0
0
190 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
191
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#186
1
0
0
0
191 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
192
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#186
1
0
0
0
192 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
193

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#186
1
0
0
2
193 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
186 </CSheIntf>
15
<ts>
1057683677
</ts>
<ctor>
$name,IntrGenStartAddr,IntrGenEndAddr
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
WriteWaitStates
<STR_ARRAY>
0
1
0 
</STR_ARRAY>
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
0 
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
3
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
12
M72/INITRAM
<VALUES_BY_NAME>
1
194
0
194 </VALUES_BY_NAME>
IntrGen/clk
<VALUES_BY_NAME>
1
195
0
195 </VALUES_BY_NAME>
IntrGen/INITRAM
<VALUES_BY_NAME>
1
196
0
196 </VALUES_BY_NAME>
M72/nRESET
<VALUES_BY_NAME>
1
197
0
197 </VALUES_BY_NAME>
M72/VINITHI
<VALUES_BY_NAME>
1
198
0
198 </VALUES_BY_NAME>
IntrGen/nIRQ
<VALUES_BY_NAME>
1
199
0
199 </VALUES_BY_NAME>
M72/nIRQ
<VALUES_BY_NAME>
1
200
0
200 </VALUES_BY_NAME>
IntrGen/VINITHI
<VALUES_BY_NAME>
1
201
0
201 </VALUES_BY_NAME>
IntrGen/nRESET
<VALUES_BY_NAME>
1
202
0
202 </VALUES_BY_NAME>
IntrGen/nFIQ
<VALUES_BY_NAME>
1
203
0
203 </VALUES_BY_NAME>
M72/nFIQ
<VALUES_BY_NAME>
1
204
0
204 </VALUES_BY_NAME>
M72/clk
<VALUES_BY_NAME>
1
205
0
205 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#105
</inst>
<isSystemC>
1
</isSystemC>
105 </CELL>
1
0
0
#98
-1
#0
0
100 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
98 </CHANNEL>
-1
#0
0
93 </SCPIN>
#121
#133
<SCPIN>
1
206
3
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
207
2
0 2048
<OB_ARRAY>
0
0
</OB_ARRAY>
#206
1
0
0
207 </CShePinInstSpecData>
<CSheRelText>
1
208
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
209
0
0
-49544 46804
biu
<OB_ARRAY>
0
0
</OB_ARRAY>
#208
1
0
0
209 </CSheEditText>
</OB_ARRAY>
#206
1
0
0
208 </CSheRelText>
<CSheRelText>
1
210
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
211
1
0
-47626 46002
ahb_bus
<OB_ARRAY>
0
0
</OB_ARRAY>
#210
1
0
0
211 </CSheEditText>
</OB_ARRAY>
#206
1
0
0
210 </CSheRelText>
</OB_ARRAY>
#81
1
0
0
<CHANNEL>
1
212

C168
<OB_ARRAY>
0
3
<CSheSCNetLine>
1
213
-35840 53248
-35840 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#212
1
0
0
213 </CSheSCNetLine>
<CSheSCNetLine>
1
214
-28672 47104
-48128 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#212
1
0
0
214 </CSheSCNetLine>
<CSheSolderDot>
1
215
-35840 47104
<OB_ARRAY>
0
0
</OB_ARRAY>
#212
1
0
0
215 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
#66
3
<SCPIN>
1
216
0
<OB_ARRAY>
0
2
<CSheRelText>
1
217
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
218
0
0
-36008 53852
p
<OB_ARRAY>
0
0
</OB_ARRAY>
#217
1
0
0
218 </CSheEditText>
</OB_ARRAY>
#216
1
0
0
217 </CSheRelText>
<CSheRelText>
1
219
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
220
1
0
-36970 52146
ahb_bus
<OB_ARRAY>
0
0
</OB_ARRAY>
#219
1
0
0
220 </CSheEditText>
</OB_ARRAY>
#216
1
0
0
219 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
221
AHBMonitor
-35840 56320
1
<SYMBOL>
2147483650
222
dw_amba_ahb
DW_AHB_Monitor/__df_sym__

0


13
m_pFilledPts 0
<CShePrimInstSpecData>
1
223
15780518
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
223 </CShePrimInstSpecData>
m_pFilledPts 2
<CShePrimInstSpecData>
1
224
12632256
8421504
-1
0 512
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
224 </CShePrimInstSpecData>
m_pFilledPts 3
<CShePrimInstSpecData>
1
225
16776960
16776960
-1
-1151 256
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
225 </CShePrimInstSpecData>
m_pFilledPts 4
<CShePrimInstSpecData>
1
226
8421504
8421504
-1
-2431 1664
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
226 </CShePrimInstSpecData>
m_pText 2
<CSheTextInstSpecData>
2147483650
227
512
10789024
-1
0
2191 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
227 </CSheTextInstSpecData>
m_pFilledPts 5
<CShePrimInstSpecData>
1
228
8421504
8421504
-1
2432 1664
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
228 </CShePrimInstSpecData>
m_pPts 0
<CShePrimInstSpecData>
1
229
16777215
10789024
-1
-1151 256
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
229 </CShePrimInstSpecData>
m_pText 5
<CSheTextInstSpecData>
2147483650
230
1024
10789024
-1
0
2334 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
230 </CSheTextInstSpecData>
m_pText 4
<CSheTextInstSpecData>
2147483650
231
1024
10789024
-1
0
1566 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
231 </CSheTextInstSpecData>
m_pText 1
<CSheTextInstSpecData>
2147483650
232
512
10789024
-1
0
1679 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
232 </CSheTextInstSpecData>
m_pText 3
<CSheTextInstSpecData>
2147483650
233
512
10789024
-1
0
2703 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
233 </CSheTextInstSpecData>
m_pFilledPts 1
<CShePrimInstSpecData>
1
234
8421504
8421504
-1
0 -767
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
234 </CShePrimInstSpecData>
m_pText 0
<CSheTextInstSpecData>
2147483650
235
512
10789024
-1
0
1167 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
235 </CSheTextInstSpecData>

13
700000000
0
700000001
1
700000002
2
700000003
3
700000004
4
700000005
5
300000006
0
500000007
0
500000008
1
500000009
2
500000010
3
500000011
4
500000012
5
13
0
0
0
0
0
0
0
-4096 -3072 4096 3072
1
1
20
-2816 0
-2560 0
-2304 0
-2304 512
-1792 512
-1792 0
-1536 0
-1536 512
-1280 512
-1280 0
-1024 0
-1024 512
-256 512
-256 0
0 0
0 512
256 512
256 0
512 0
512 0
13
6
o
o
o
o
o
o
6
1024 -256 1310 256
1536 -256 1822 256
2048 -256 2334 256
2560 -256 2846 256
1280 512 1852 1536
2048 512 2620 1536
0
0
6
9
-4096 -2560
-3584 -3072
3584 -3072
4096 -2560
4096 2560
3584 3072
-3584 3072
-4096 2560
-4096 -2560
5
-3072 -512
-2560 -1024
2560 -1024
3072 -512
-3072 -512
6
-3072 -512
-3072 1536
3072 1536
3072 -512
3072 -512
-3072 -512
5
-2816 -256
512 -256
512 768
-2816 768
-2816 -256
5
-2816 1536
-2048 1536
-2048 1792
-2816 1792
-2816 1536
5
2048 1536
2816 1536
2816 1792
2048 1792
2048 1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
236
3
0 -3072
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#222
1
0
0
236 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1013096019
</ts>
0
1
222 </SYMBOL>
<OB_ARRAY>
0
3
#216
<CSheRelText>
1
237
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
238
0
0
-39745 56320
DW_AHB_Monitor
<OB_ARRAY>
0
0
</OB_ARRAY>
#237
1
0
0
238 </CSheEditText>
</OB_ARRAY>
#221
1
0
0
237 </CSheRelText>
<CSheRelText>
1
239
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
240
0
0
-39580 54655
AHBMonitor
<OB_ARRAY>
0
0
</OB_ARRAY>
#239
1
0
0
240 </CSheEditText>
</OB_ARRAY>
#221
1
0
0
239 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
241
dw_amba_ahb
DW_AHB_Monitor

0
0
0
1

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
242
sc_port<ahb_monitor_if>
0
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#241
1
0
0
0
242 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
241 </CSheIntf>
2
<ts>
1018332748
</ts>
<ctor>
$name,"AHBTraceFile","AHBStatFile"
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
MonitorTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
StatisticsTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
FileTraceStartTime
<STR_ARRAY>
0
1
TraceStartTime
</STR_ARRAY>
FileTraceTimeUnit
<STR_ARRAY>
0
1
SC_NS
</STR_ARRAY>
FileTraceEndTime
<STR_ARRAY>
0
1
TraceEndTime
</STR_ARRAY>
StatisticsInterval
<STR_ARRAY>
0
1
128
</STR_ARRAY>
SignalTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
2
M68/p
<VALUES_BY_NAME>
1
243
0
243 </VALUES_BY_NAME>
AHBMonitor/p
<VALUES_BY_NAME>
1
244
0
244 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#221
</inst>
<isSystemC>
1
</isSystemC>
221 </CELL>
1
0
0
#212
-1
#0
0
216 </SCPIN>
#206
<SCPIN>
1
245
5
<OB_ARRAY>
0
2
<CShePinInstSpecData>
1
246
1
0 -10240
<OB_ARRAY>
0
0
</OB_ARRAY>
#245
1
0
0
246 </CShePinInstSpecData>
<CSheRelText>
1
247
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
248
1
0
-31433 46002
ahb_bus
<OB_ARRAY>
0
0
</OB_ARRAY>
#247
1
0
0
248 </CSheEditText>
</OB_ARRAY>
#245
1
0
0
247 </CSheRelText>
</OB_ARRAY>
#44
1
0
0
#212
-1
#0
0
245 </SCPIN>
<type>
sc_signal<long unsigned int>
</type>
<attrs>
0
</attrs>
212 </CHANNEL>
-1
#0
0
206 </SCPIN>
#145
#162
<SCPIN>
1
249
6
<OB_ARRAY>
0
2
<CSheRelText>
1
250
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
251
0
0
-57764 50900
DHClkEn
<OB_ARRAY>
0
0
</OB_ARRAY>
#250
1
0
0
251 </CSheEditText>
</OB_ARRAY>
#249
1
0
0
250 </CSheRelText>
<CSheRelText>
1
252
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
253
1
0
-60299 50098
C204
<OB_ARRAY>
0
0
</OB_ARRAY>
#252
1
0
0
253 </CSheEditText>
</OB_ARRAY>
#249
1
0
0
252 </CSheRelText>
</OB_ARRAY>
#81
1
0
0
<CHANNEL>
1
254

C204
<OB_ARRAY>
0
3
<CSheSCNetLine>
1
255
-62464 51200
-58368 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#254
1
0
0
255 </CSheSCNetLine>
<CSheSCNetLine>
1
256
-62464 55296
-62464 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#254
1
0
0
256 </CSheSCNetLine>
<CSheSCNetLine>
1
257
-83968 55296
-62464 55296
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#254
1
0
0
257 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
#249
<SCPIN>
1
258
5
<OB_ARRAY>
0
2
<CSheRelText>
1
259
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
260
0
0
-87819 54996
DBusHClkEn
<OB_ARRAY>
0
0
</OB_ARRAY>
#259
1
0
0
260 </CSheEditText>
</OB_ARRAY>
#258
1
0
0
259 </CSheRelText>
<CSheRelText>
1
261
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
262
1
0
-83466 54194
C204
<OB_ARRAY>
0
0
</OB_ARRAY>
#261
1
0
0
262 </CSheEditText>
</OB_ARRAY>
#258
1
0
0
261 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
263
ClockGen
-89088 52224
1
<SYMBOL>
2147483650
264
dw_arm_processors_aux
HClkGen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
1
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
265
1
-5120 -1024
Clk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#264
1
0
0
265 </CSheSymbolPin>
<CSheSymbolPin>
1
266
1
-5120 1024
n_reset
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#264
1
0
0
266 </CSheSymbolPin>
<CSheSymbolPin>
1
267
2
5120 -3072
IBusHClk
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#264
1
0
0
267 </CSheSymbolPin>
<CSheSymbolPin>
1
268
2
5120 -1024
IBusHClkEn
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#264
1
0
0
268 </CSheSymbolPin>
<CSheSymbolPin>
1
269
2
5120 1024
DBusHClk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#264
1
0
0
269 </CSheSymbolPin>
<CSheSymbolPin>
1
270
2
5120 3072
DBusHClkEn
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#264
1
0
0
270 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1043980354
</ts>
0
0
264 </SYMBOL>
<OB_ARRAY>
0
8
<SCPIN>
1
271
0
<OB_ARRAY>
0
2
<CSheRelText>
1
272
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
273
0
0
-93604 50900
Clk
<OB_ARRAY>
0
0
</OB_ARRAY>
#272
1
0
0
273 </CSheEditText>
</OB_ARRAY>
#271
1
0
0
272 </CSheRelText>
<CSheRelText>
1
274
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
275
1
0
-95469 50098
clk
<OB_ARRAY>
0
0
</OB_ARRAY>
#274
1
0
0
275 </CSheEditText>
</OB_ARRAY>
#271
1
0
0
274 </CSheRelText>
</OB_ARRAY>
#263
1
0
0
<CHANNEL>
1
276

clk
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
277
-61440 53248
-58368 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#276
1
0
0
277 </CSheSCNetLine>
<CSheSCNetLine>
1
278
-61440 60416
-61440 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#276
1
0
0
278 </CSheSCNetLine>
<CSheSCNetLine>
1
279
-99328 60416
-61440 60416
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#276
1
0
0
279 </CSheSCNetLine>
<CSheSCNetLine>
1
280
-99328 51200
-99328 60416
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#276
1
0
0
280 </CSheSCNetLine>
<CSheSCNetLine>
1
281
-94208 51200
-99328 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#276
1
0
0
281 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
<SCPIN>
1
282
7
<OB_ARRAY>
0
2
<CSheRelText>
1
283
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
284
0
0
-57764 52948
clock
<OB_ARRAY>
0
0
</OB_ARRAY>
#283
1
0
0
284 </CSheEditText>
</OB_ARRAY>
#282
1
0
0
283 </CSheRelText>
<CSheRelText>
1
285
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
286
1
0
-59629 52146
clk
<OB_ARRAY>
0
0
</OB_ARRAY>
#285
1
0
0
286 </CSheEditText>
</OB_ARRAY>
#282
1
0
0
285 </CSheRelText>
</OB_ARRAY>
#81
1
0
0
#276
-1
#0
0
282 </SCPIN>
#271
<type>
sc_clock
</type>
<attrs>
0
</attrs>
276 </CHANNEL>
-1
#0
0
271 </SCPIN>
<SCPIN>
1
287
1
<OB_ARRAY>
0
2
<CSheRelText>
1
288
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
289
0
0
-93604 52948
n_reset
<OB_ARRAY>
0
0
</OB_ARRAY>
#288
1
0
0
289 </CSheEditText>
</OB_ARRAY>
#287
1
0
0
288 </CSheRelText>
<CSheRelText>
1
290
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
291
1
0
-95910 52146
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#290
1
0
0
291 </CSheEditText>
</OB_ARRAY>
#287
1
0
0
290 </CSheRelText>
</OB_ARRAY>
#263
1
0
0
<CHANNEL>
1
292

High
<OB_ARRAY>
0
8
<CSheSCNetLine>
1
293
-13312 20480
-13312 23552
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
294
-13312 20480
<OB_ARRAY>
0
1
<CSheRelText>
1
295
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
296
0
1
-13912 19368
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#295
1
0
0
296 </CSheEditText>
</OB_ARRAY>
#294
1
0
0
295 </CSheRelText>
</OB_ARRAY>
#293
1
0
0
294 </CSheNetEndPt>
</OB_ARRAY>
#292
1
0
0
293 </CSheSCNetLine>
<CSheSCNetLine>
1
297
-13312 31744
-13312 32768
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
298
-13312 31744
<OB_ARRAY>
0
1
<CSheRelText>
1
299
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
300
0
1
-13912 30632
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#299
1
0
0
300 </CSheEditText>
</OB_ARRAY>
#298
1
0
0
299 </CSheRelText>
</OB_ARRAY>
#297
1
0
0
298 </CSheNetEndPt>
</OB_ARRAY>
#292
1
0
0
297 </CSheSCNetLine>
<CSheSCNetLine>
1
301
-13312 39936
-13312 41984
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
302
-13312 39936
<OB_ARRAY>
0
1
<CSheRelText>
1
303
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
304
0
1
-13912 38824
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#303
1
0
0
304 </CSheEditText>
</OB_ARRAY>
#302
1
0
0
303 </CSheRelText>
</OB_ARRAY>
#301
1
0
0
302 </CSheNetEndPt>
</OB_ARRAY>
#292
1
0
0
301 </CSheSCNetLine>
<CSheSCNetLine>
1
305
-25600 59392
-25600 62464
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
306
-25600 62464
<OB_ARRAY>
0
1
<CSheRelText>
1
307
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
308
0
1
-26200 62976
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#307
1
0
0
308 </CSheEditText>
</OB_ARRAY>
#306
1
0
0
307 </CSheRelText>
</OB_ARRAY>
#305
1
0
0
306 </CSheNetEndPt>
</OB_ARRAY>
#292
1
0
0
305 </CSheSCNetLine>
<CSheSCNetLine>
1
309
-63488 15360
-32768 15360
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
310
-32768 15360
<OB_ARRAY>
0
1
<CSheRelText>
1
311
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
312
0
1
-33368 14248
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#311
1
0
0
312 </CSheEditText>
</OB_ARRAY>
#310
1
0
0
311 </CSheRelText>
</OB_ARRAY>
#309
1
0
0
310 </CSheNetEndPt>
</OB_ARRAY>
#292
1
0
0
309 </CSheSCNetLine>
<CSheSCNetLine>
1
313
-35840 15360
-35840 19456
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#292
1
0
0
313 </CSheSCNetLine>
<CSheSolderDot>
1
314
-35840 15360
<OB_ARRAY>
0
0
</OB_ARRAY>
#292
1
0
0
314 </CSheSolderDot>
<CSheSCNetLine>
1
315
-98304 53248
-94208 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
316
-98304 53248
<OB_ARRAY>
0
1
<CSheRelText>
1
317
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
318
0
1
-98904 52136
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#317
1
0
0
318 </CSheEditText>
</OB_ARRAY>
#316
1
0
0
317 </CSheRelText>
</OB_ARRAY>
#315
1
0
0
316 </CSheNetEndPt>
</OB_ARRAY>
#292
1
0
0
315 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
7
<SCPIN>
1
319
0
<OB_ARRAY>
0
2
<CSheRelText>
1
320
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
321
0
0
-14336 24156
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#320
1
0
0
321 </CSheEditText>
</OB_ARRAY>
#319
1
0
0
320 </CSheRelText>
<CSheRelText>
1
322
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
323
1
0
-13912 22450
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#322
1
0
0
323 </CSheEditText>
</OB_ARRAY>
#319
1
0
0
322 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
324
ProgMem
-13312 26624
2
<SYMBOL>
2147483650
325
dw_amba_ahb
DW_AHB_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
3
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
326
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#325
1
0
0
326 </CSheSymbolPin>
<CSheSymbolPin>
1
327
2
3072 0
hresetn
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#325
1
0
0
327 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1022850175
</ts>
0
1
325 </SYMBOL>
<OB_ARRAY>
0
4
<SCPIN>
1
328
1
<OB_ARRAY>
0
1
<CSheRelText>
1
329
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
330
1
0
-20451 25522
ProgMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#329
1
0
0
330 </CSheEditText>
</OB_ARRAY>
#328
1
0
0
329 </CSheRelText>
</OB_ARRAY>
#324
1
0
0
<CHANNEL>
1
331

C178
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
332
-24576 26624
-17408 26624
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#331
1
0
0
332 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
#328
<SCPIN>
1
333
15
<OB_ARRAY>
0
2
<CSheRelText>
1
334
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
335
0
0
-27951 26324
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#334
1
0
0
335 </CSheEditText>
</OB_ARRAY>
#333
1
0
0
334 </CSheRelText>
<CSheRelText>
1
336
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
337
1
0
-24074 25522
ProgMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#336
1
0
0
337 </CSheEditText>
</OB_ARRAY>
#333
1
0
0
336 </CSheRelText>
</OB_ARRAY>
#44
1
0
0
#331
2
<CSheSymbolPin>
1
338
2
2048 10240
slave_port_15
15
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
338 </CSheSymbolPin>
0
333 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
331 </CHANNEL>
-1
#0
0
328 </SCPIN>
#319
<CSheRelText>
1
339
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
340
0
0
-17162 26624
DW_AHB_Memory
<OB_ARRAY>
0
0
</OB_ARRAY>
#339
1
0
0
340 </CSheEditText>
</OB_ARRAY>
#324
1
0
0
339 </CSheRelText>
<CSheRelText>
1
341
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
342
0
0
-16227 24959
ProgMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#341
1
0
0
342 </CSheEditText>
</OB_ARRAY>
#324
1
0
0
341 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
343
dw_amba_ahb
DW_AHB_Memory

0
0
0
3

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
344

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#343
1
0
0
2
344 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
345
sc_in<bool>
1
hresetn
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#343
1
0
0
0
345 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
343 </CSheIntf>
12
<ts>
1049791543
</ts>
<ctor>
$name, ProgMemStartAddr,ProgMemEndAddr, ProgMemImageFile, BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
WriteWaitStates
<STR_ARRAY>
0
1
ProgMemWriteWaitStates
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
ProgMemReadWaitStates
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
1
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
1
ProgMem/hresetn
<VALUES_BY_NAME>
1
346
0
346 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#324
</inst>
<isSystemC>
1
</isSystemC>
324 </CELL>
1
0
0
#292
-1
#0
0
319 </SCPIN>
<SCPIN>
1
347
0
<OB_ARRAY>
0
2
<CSheRelText>
1
348
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
349
0
0
-14336 33372
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#348
1
0
0
349 </CSheEditText>
</OB_ARRAY>
#347
1
0
0
348 </CSheRelText>
<CSheRelText>
1
350
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
351
1
0
-13912 31666
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#350
1
0
0
351 </CSheEditText>
</OB_ARRAY>
#347
1
0
0
350 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
352
StackMem
-13312 35840
2
#325
<OB_ARRAY>
0
4
<SCPIN>
1
353
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#352
1
0
0
<CHANNEL>
1
354

C179
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
355
-24576 35840
-17408 35840
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#354
1
0
0
355 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
#353
<SCPIN>
1
356
2
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
357
2
0 1024
<OB_ARRAY>
0
0
</OB_ARRAY>
#356
1
0
0
357 </CShePinInstSpecData>
<CSheRelText>
1
358
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
359
0
0
-27951 35540
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#358
1
0
0
359 </CSheEditText>
</OB_ARRAY>
#356
1
0
0
358 </CSheRelText>
<CSheRelText>
1
360
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
361
1
0
-24074 34738
StackMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#360
1
0
0
361 </CSheEditText>
</OB_ARRAY>
#356
1
0
0
360 </CSheRelText>
</OB_ARRAY>
#44
1
0
0
#354
-1
#0
0
356 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
354 </CHANNEL>
-1
#0
0
353 </SCPIN>
#347
<CSheRelText>
1
362
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
363
0
0
-17162 35840
DW_AHB_Memory
<OB_ARRAY>
0
0
</OB_ARRAY>
#362
1
0
0
363 </CSheEditText>
</OB_ARRAY>
#352
1
0
0
362 </CSheRelText>
<CSheRelText>
1
364
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
365
0
0
-16502 34175
StackMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#364
1
0
0
365 </CSheEditText>
</OB_ARRAY>
#352
1
0
0
364 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#343
9
<ts>
1049791543
</ts>
<ctor>
$name, StackMemStartAddr, StackMemEndAddr, "", BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
WriteWaitStates
<STR_ARRAY>
0
1
StackMemWriteWaitStates
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
StackMemReadWaitStates
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
2
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
1
StackMem/hresetn
<VALUES_BY_NAME>
1
366
0
366 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#352
</inst>
<isSystemC>
1
</isSystemC>
352 </CELL>
1
0
0
#292
-1
#0
0
347 </SCPIN>
<SCPIN>
1
367
0
<OB_ARRAY>
0
2
<CSheRelText>
1
368
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
369
0
0
-14336 42588
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#368
1
0
0
369 </CSheEditText>
</OB_ARRAY>
#367
1
0
0
368 </CSheRelText>
<CSheRelText>
1
370
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
371
1
0
-13912 40882
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#370
1
0
0
371 </CSheEditText>
</OB_ARRAY>
#367
1
0
0
370 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
372
DataMem
-13312 45056
2
#325
<OB_ARRAY>
0
4
<SCPIN>
1
373
1
<OB_ARRAY>
0
1
<CSheRelText>
1
374
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
375
1
0
-20434 43954
DataMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#374
1
0
0
375 </CSheEditText>
</OB_ARRAY>
#373
1
0
0
374 </CSheRelText>
</OB_ARRAY>
#372
1
0
0
<CHANNEL>
1
376

C180
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
377
-24576 45056
-17408 45056
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#376
1
0
0
377 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
#373
<SCPIN>
1
378
16
<OB_ARRAY>
0
2
<CSheRelText>
1
379
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
380
0
0
-27951 44756
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#379
1
0
0
380 </CSheEditText>
</OB_ARRAY>
#378
1
0
0
379 </CSheRelText>
<CSheRelText>
1
381
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
382
1
0
-24074 43954
DataMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#381
1
0
0
382 </CSheEditText>
</OB_ARRAY>
#378
1
0
0
381 </CSheRelText>
</OB_ARRAY>
#44
1
0
0
#376
2
<CSheSymbolPin>
1
383
2
2048 -8192
slave_port_16
16
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
383 </CSheSymbolPin>
0
378 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
376 </CHANNEL>
-1
#0
0
373 </SCPIN>
#367
<CSheRelText>
1
384
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
385
0
0
-17162 45056
DW_AHB_Memory
<OB_ARRAY>
0
0
</OB_ARRAY>
#384
1
0
0
385 </CSheEditText>
</OB_ARRAY>
#372
1
0
0
384 </CSheRelText>
<CSheRelText>
1
386
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
387
0
0
-16227 43391
DataMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#386
1
0
0
387 </CSheEditText>
</OB_ARRAY>
#372
1
0
0
386 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#343
7
<ts>
1049791543
</ts>
<ctor>
$name,DataMemStartAddr, DataMemEndAddr, "", BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
WriteWaitStates
<STR_ARRAY>
0
1
DataMemWriteWaitStates
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
DataMemReadWaitStates
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
4
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
1
DataMem/hresetn
<VALUES_BY_NAME>
1
388
0
388 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#372
</inst>
<isSystemC>
1
</isSystemC>
372 </CELL>
1
0
0
#292
-1
#0
0
367 </SCPIN>
<SCPIN>
1
389
1
<OB_ARRAY>
0
2
<CSheRelText>
1
390
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
391
0
0
-26624 58188
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#390
1
0
0
391 </CSheEditText>
</OB_ARRAY>
#389
1
0
0
390 </CSheRelText>
<CSheRelText>
1
392
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
393
1
0
-26200 59894
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#392
1
0
0
393 </CSheEditText>
</OB_ARRAY>
#389
1
0
0
392 </CSheRelText>
</OB_ARRAY>
#44
1
0
0
#292
-1
#0
0
389 </SCPIN>
<SCPIN>
1
394
0
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
395
2
0 0
<OB_ARRAY>
0
0
</OB_ARRAY>
#394
1
0
0
395 </CShePinInstSpecData>
<CSheRelText>
1
396
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
397
0
0
-65027 15060
Out
<OB_ARRAY>
0
0
</OB_ARRAY>
#396
1
0
0
397 </CSheEditText>
</OB_ARRAY>
#394
1
0
0
396 </CSheRelText>
<CSheRelText>
1
398
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
399
1
0
-62986 14258
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#398
1
0
0
399 </CSheEditText>
</OB_ARRAY>
#394
1
0
0
398 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
400
ResetGen
-68608 15360
7
<SYMBOL>
2147483650
401
source_sc
ConstGen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -3072 5120 3072
2
0
1
0
0
0
0
1
9
-5120 -2560
-4608 -3072
4608 -3072
5120 -2560
5120 2560
4608 3072
-4608 3072
-5120 2560
-5120 -2560
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
402
2
5120 0
Out
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#401
1
0
0
402 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1006249447
</ts>
0
0
401 </SYMBOL>
<OB_ARRAY>
0
3
#394
<CSheRelText>
1
403
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
404
0
0
-70698 15360
ConstGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#403
1
0
0
404 </CSheEditText>
</OB_ARRAY>
#400
1
0
0
403 </CSheRelText>
<CSheRelText>
1
405
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
406
0
0
-71578 13695
ResetGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#405
1
0
0
406 </CSheEditText>
</OB_ARRAY>
#400
1
0
0
405 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
407
source_sc
ConstGen

0
0
0
2

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
408
sc_out<T>
2
Out
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#407
1
0
0
0
408 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
407 </CSheIntf>
2
<ts>
1006249371
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
ConstValue
<STR_ARRAY>
0
1
true
</STR_ARRAY>
T
<STR_ARRAY>
0
1
bool
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
10
M55/Out
<VALUES_BY_NAME>
1
409
0
409 </VALUES_BY_NAME>
ResetGen/Out
<VALUES_BY_NAME>
1
410
0
410 </VALUES_BY_NAME>
ResetTrue/Out
<VALUES_BY_NAME>
1
411
0
411 </VALUES_BY_NAME>
ResetLow/Out
<VALUES_BY_NAME>
1
412
0
412 </VALUES_BY_NAME>
RestLow/Out
<VALUES_BY_NAME>
1
413
0
413 </VALUES_BY_NAME>
High1/Out
<VALUES_BY_NAME>
1
414
0
414 </VALUES_BY_NAME>
M31/Out
<VALUES_BY_NAME>
1
415
0
415 </VALUES_BY_NAME>
High/Out
<VALUES_BY_NAME>
1
416
0
416 </VALUES_BY_NAME>
M32/Out
<VALUES_BY_NAME>
1
417
0
417 </VALUES_BY_NAME>
FalseGen/Out
<VALUES_BY_NAME>
1
418
0
418 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#400
</inst>
<isSystemC>
1
</isSystemC>
400 </CELL>
1
0
0
#292
-1
#0
0
394 </SCPIN>
<SCPIN>
1
419
0
<OB_ARRAY>
0
2
<CSheRelText>
1
420
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
421
0
0
-37023 20060
remap_n
<OB_ARRAY>
0
0
</OB_ARRAY>
#420
1
0
0
421 </CSheEditText>
</OB_ARRAY>
#419
1
0
0
420 </CSheRelText>
<CSheRelText>
1
422
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
423
1
0
-36440 18354
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#422
1
0
0
423 </CSheEditText>
</OB_ARRAY>
#419
1
0
0
422 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
424
decoder
-35840 22528
4
<SYMBOL>
2147483650
425
dw_amba_ahb
DW_AHB_Decoder/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
426
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
426 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
1
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
427
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#425
1
0
0
427 </CSheSymbolPin>
<CSheSymbolPin>
1
428
1
-3072 0
remap_n
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#425
1
0
0
428 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1022849692
</ts>
0
1
425 </SYMBOL>
<OB_ARRAY>
0
4
<SCPIN>
1
429
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#424
1
0
0
<CHANNEL>
1
430

C171
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
431
-31744 22528
-28672 22528
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#430
1
0
0
431 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
#429
<SCPIN>
1
432
4
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
433
1
-3072 -8192
<OB_ARRAY>
0
0
</OB_ARRAY>
#432
1
0
0
433 </CShePinInstSpecData>
<CSheRelText>
1
434
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
435
0
0
-28068 22228
decoder_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#434
1
0
0
435 </CSheEditText>
</OB_ARRAY>
#432
1
0
0
434 </CSheRelText>
<CSheRelText>
1
436
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
437
1
0
-31362 21426
decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#436
1
0
0
437 </CSheEditText>
</OB_ARRAY>
#432
1
0
0
436 </CSheRelText>
</OB_ARRAY>
#44
1
0
0
#430
-1
#0
0
432 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
430 </CHANNEL>
-1
#0
0
429 </SCPIN>
#419
<CSheRelText>
1
438
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
439
0
0
-39800 22528
DW_AHB_Decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#438
1
0
0
439 </CSheEditText>
</OB_ARRAY>
#424
1
0
0
438 </CSheRelText>
<CSheRelText>
1
440
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
441
0
0
-38370 20863
decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#440
1
0
0
441 </CSheEditText>
</OB_ARRAY>
#424
1
0
0
440 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
442
dw_amba_ahb
DW_AHB_Decoder

0
0
0
1

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
443

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#442
1
0
0
2
443 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
444
sc_port<sc_signal_in_if<bool>,2>
0
remap_n
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#442
1
0
0
0
444 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
442 </CSheIntf>
7
<ts>
1027928945
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
1
DoTrace
<STR_ARRAY>
0
1
true
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
3
dec_946/remap_n
<VALUES_BY_NAME>
1
445
0
445 </VALUES_BY_NAME>
decoder_946/remap_n
<VALUES_BY_NAME>
1
446
0
446 </VALUES_BY_NAME>
decoder/remap_n
<VALUES_BY_NAME>
1
447
0
447 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#424
</inst>
<isSystemC>
1
</isSystemC>
424 </CELL>
1
0
0
#292
-1
#0
0
419 </SCPIN>
#287
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
292 </CHANNEL>
-1
#0
0
287 </SCPIN>
<SCPIN>
1
448
2
<OB_ARRAY>
0
2
<CSheRelText>
1
449
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
450
0
0
-86919 48852
IBusHClk
<OB_ARRAY>
0
0
</OB_ARRAY>
#449
1
0
0
450 </CSheEditText>
</OB_ARRAY>
#448
1
0
0
449 </CSheRelText>
<CSheRelText>
1
451
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
452
1
0
-83466 48050
C205
<OB_ARRAY>
0
0
</OB_ARRAY>
#451
1
0
0
452 </CSheEditText>
</OB_ARRAY>
#448
1
0
0
451 </CSheRelText>
</OB_ARRAY>
#263
1
0
0
<CHANNEL>
1
453

C205
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
454
-83968 49152
-82944 49152
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
455
-82944 49152
<OB_ARRAY>
0
0
</OB_ARRAY>
#454
1
0
0
455 </CSheNetEndPt>
</OB_ARRAY>
#453
1
0
0
454 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
1
#448
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
453 </CHANNEL>
-1
#0
0
448 </SCPIN>
<SCPIN>
1
456
3
<OB_ARRAY>
0
2
<CSheRelText>
1
457
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
458
0
0
-87590 50900
IBusHClkEn
<OB_ARRAY>
0
0
</OB_ARRAY>
#457
1
0
0
458 </CSheEditText>
</OB_ARRAY>
#456
1
0
0
457 </CSheRelText>
<CSheRelText>
1
459
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
460
1
0
-83466 50098
C206
<OB_ARRAY>
0
0
</OB_ARRAY>
#459
1
0
0
460 </CSheEditText>
</OB_ARRAY>
#456
1
0
0
459 </CSheRelText>
</OB_ARRAY>
#263
1
0
0
<CHANNEL>
1
461

C206
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
462
-83968 51200
-82944 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
463
-82944 51200
<OB_ARRAY>
0
0
</OB_ARRAY>
#462
1
0
0
463 </CSheNetEndPt>
</OB_ARRAY>
#461
1
0
0
462 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
1
#456
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
461 </CHANNEL>
-1
#0
0
456 </SCPIN>
<SCPIN>
1
464
4
<OB_ARRAY>
0
2
<CSheRelText>
1
465
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
466
0
0
-87148 52948
DBusHClk
<OB_ARRAY>
0
0
</OB_ARRAY>
#465
1
0
0
466 </CSheEditText>
</OB_ARRAY>
#464
1
0
0
465 </CSheRelText>
<CSheRelText>
1
467
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
468
1
0
-83466 52146
HCLK
<OB_ARRAY>
0
0
</OB_ARRAY>
#467
1
0
0
468 </CSheEditText>
</OB_ARRAY>
#464
1
0
0
467 </CSheRelText>
</OB_ARRAY>
#263
1
0
0
#58
-1
#0
0
464 </SCPIN>
#258
<CSheRelText>
1
469
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
470
0
0
-90903 52224
HClkGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#469
1
0
0
470 </CSheEditText>
</OB_ARRAY>
#263
1
0
0
469 </CSheRelText>
<CSheRelText>
1
471
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
472
0
0
-92113 50559
ClockGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#471
1
0
0
472 </CSheEditText>
</OB_ARRAY>
#263
1
0
0
471 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
473
dw_arm_processors_aux
HClkGen

0
0
0
1

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
474
sc_in_clk
1
Clk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#473
1
0
0
0
474 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
475
sc_out<bool>
2
IBusHClkEn
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#473
1
0
0
0
475 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
476
sc_out<bool>
2
DBusHClkEn
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#473
1
0
0
0
476 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
477
sc_out<bool>
2
DBusHClk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#473
1
0
0
0
477 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
478
sc_out<bool>
2
IBusHClk
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#473
1
0
0
0
478 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
479
sc_in<bool>
1
n_reset
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#473
1
0
0
0
479 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
473 </CSheIntf>
12
<ts>
1044040673
</ts>
<ctor>
$name,dbus_ratio, ibus_ratio
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
0
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
12
ClockGen/DBusHClkEn
<VALUES_BY_NAME>
1
480
0
480 </VALUES_BY_NAME>
ClockGen/Clk
<VALUES_BY_NAME>
1
481
0
481 </VALUES_BY_NAME>
ClockGen/IBusHClk
<VALUES_BY_NAME>
1
482
0
482 </VALUES_BY_NAME>
M70/DBusHClkEn
<VALUES_BY_NAME>
1
483
0
483 </VALUES_BY_NAME>
M70/n_reset
<VALUES_BY_NAME>
1
484
0
484 </VALUES_BY_NAME>
ClockGen/n_reset
<VALUES_BY_NAME>
1
485
0
485 </VALUES_BY_NAME>
ClockGen/IBusHClkEn
<VALUES_BY_NAME>
1
486
0
486 </VALUES_BY_NAME>
ClockGen/DBusHClk
<VALUES_BY_NAME>
1
487
0
487 </VALUES_BY_NAME>
M70/IBusHClk
<VALUES_BY_NAME>
1
488
0
488 </VALUES_BY_NAME>
M70/IBusHClkEn
<VALUES_BY_NAME>
1
489
0
489 </VALUES_BY_NAME>
M70/Clk
<VALUES_BY_NAME>
1
490
0
490 </VALUES_BY_NAME>
M70/DBusHClk
<VALUES_BY_NAME>
1
491
0
491 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#263
</inst>
<isSystemC>
1
</isSystemC>
263 </CELL>
1
0
0
#254
-1
#0
0
258 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
254 </CHANNEL>
-1
#0
0
249 </SCPIN>
#282
<SCPIN>
1
492
8
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
493
2
0 -6144
<OB_ARRAY>
0
0
</OB_ARRAY>
#492
1
0
0
493 </CShePinInstSpecData>
<CSheRelText>
1
494
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
495
0
0
-49932 40660
itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#494
1
0
0
495 </CSheEditText>
</OB_ARRAY>
#492
1
0
0
494 </CSheRelText>
<CSheRelText>
1
496
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
497
1
0
-47626 39858
itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#496
1
0
0
497 </CSheEditText>
</OB_ARRAY>
#492
1
0
0
496 </CSheRelText>
</OB_ARRAY>
#81
1
0
0
<CHANNEL>
1
498

C170
<OB_ARRAY>
0
3
<CSheSCNetLine>
1
499
-48128 40960
-45056 40960
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#498
1
0
0
499 </CSheSCNetLine>
<CSheSCNetLine>
1
500
-45056 40960
-45056 35840
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#498
1
0
0
500 </CSheSCNetLine>
<CSheSCNetLine>
1
501
-45056 35840
-39936 35840
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#498
1
0
0
501 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
#492
<SCPIN>
1
502
0
<OB_ARRAY>
0
1
<CSheRelText>
1
503
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
504
1
0
-41638 34738
itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#503
1
0
0
504 </CSheEditText>
</OB_ARRAY>
#502
1
0
0
503 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
505
itcm
-35840 35840
6
#68
<OB_ARRAY>
0
3
#502
<CSheRelText>
1
506
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
507
0
0
-38975 35840
DW_TCMemory
<OB_ARRAY>
0
0
</OB_ARRAY>
#506
1
0
0
507 </CSheEditText>
</OB_ARRAY>
#505
1
0
0
506 </CSheRelText>
<CSheRelText>
1
508
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
509
0
0
-37050 34175
itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#508
1
0
0
509 </CSheEditText>
</OB_ARRAY>
#505
1
0
0
508 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
510
dw_arm_processors_aux
DW_TCMemory

0
0
0
2

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
511

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#510
1
0
0
2
511 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
510 </CSheIntf>
11
<ts>
1029279202
</ts>
<ctor>
$name, TCM_4KB, 0xff000
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
WriteWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
WarningEnable
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#505
</inst>
<isSystemC>
1
</isSystemC>
505 </CELL>
1
0
0
#498
-1
#0
0
502 </SCPIN>
<type>
sc_signal<long unsigned int>
</type>
<attrs>
0
</attrs>
498 </CHANNEL>
-1
#0
0
492 </SCPIN>
#75
<CSheRelText>
1
512
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
513
0
0
-56218 47104
DW_arm946es
<OB_ARRAY>
0
0
</OB_ARRAY>
#512
1
0
0
513 </CSheEditText>
</OB_ARRAY>
#81
1
0
0
512 </CSheRelText>
<CSheRelText>
1
514
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
515
0
0
-55503 45439
arm946
<OB_ARRAY>
0
0
</OB_ARRAY>
#514
1
0
0
515 </CSheEditText>
</OB_ARRAY>
#81
1
0
0
514 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
516
dw_arm_processors
DW_arm946es

0
0
0
1

<OB_ARRAY>
0
10
<CSheSCIntfPin>
2147483650
517
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
517 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
518
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
518 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
519
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
519 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
520
sc_in_clk
1
clock
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
520 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
521
sc_in<bool>
1
DHClkEn
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
521 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
522
ahb_master_port
0
biu
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
522 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
523
sc_in<bool>
1
VINITHI
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
523 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
524
sc_in<bool>
1
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
524 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
525
sc_port<tcm_slave_if, 1>
0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
525 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
526
sc_port<tcm_slave_if, 1>
0
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
0
526 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
516 </CSheIntf>
30
<ts>
1058227667
</ts>
<ctor>
$name,1, true, BigEndian, ProgName, Debugger
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
1
MasterIDbiu
<STR_ARRAY>
0
1
1
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
10
arm946/nFIQ
<VALUES_BY_NAME>
1
527
0
527 </VALUES_BY_NAME>
arm946/itcm
<VALUES_BY_NAME>
1
528
0
528 </VALUES_BY_NAME>
arm946/INITRAM
<VALUES_BY_NAME>
1
529
0
529 </VALUES_BY_NAME>
arm946/clock
<VALUES_BY_NAME>
1
530
0
530 </VALUES_BY_NAME>
arm946/dtcm
<VALUES_BY_NAME>
1
531
0
531 </VALUES_BY_NAME>
arm946/biu
<VALUES_BY_NAME>
1
532
0
532 </VALUES_BY_NAME>
arm946/VINITHI
<VALUES_BY_NAME>
1
533
0
533 </VALUES_BY_NAME>
arm946/nIRQ
<VALUES_BY_NAME>
1
534
0
534 </VALUES_BY_NAME>
arm946/nRESET
<VALUES_BY_NAME>
1
535
0
535 </VALUES_BY_NAME>
arm946/DHClkEn
<VALUES_BY_NAME>
1
536
0
536 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#81
</inst>
<isSystemC>
1
</isSystemC>
81 </CELL>
1
0
0
#73
-1
#0
0
75 </SCPIN>
#70
<type>
sc_signal<long unsigned int>
</type>
<attrs>
0
</attrs>
73 </CHANNEL>
-1
#0
0
70 </SCPIN>
<CSheRelText>
1
537
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
538
0
0
-38975 43008
DW_TCMemory
<OB_ARRAY>
0
0
</OB_ARRAY>
#537
1
0
0
538 </CSheEditText>
</OB_ARRAY>
#67
1
0
0
537 </CSheRelText>
<CSheRelText>
1
539
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
540
0
0
-37270 41343
dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#539
1
0
0
540 </CSheEditText>
</OB_ARRAY>
#67
1
0
0
539 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#510
10
<ts>
1029279202
</ts>
<ctor>
$name, TCM_4KB, 0x20000
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
WriteWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
WarningEnable
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#67
</inst>
<isSystemC>
1
</isSystemC>
67 </CELL>
decoder
#424
StackMem
#352
itcm
#505
ProgMem
#324
DataMem
#372
FalseGen
<CELL>
2147483650
541
FalseGen
-68608 23552
1
#401
<OB_ARRAY>
0
3
<SCPIN>
1
542
0
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
543
2
0 0
<OB_ARRAY>
0
0
</OB_ARRAY>
#542
1
0
0
543 </CShePinInstSpecData>
<CSheRelText>
1
544
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
545
0
0
-65027 23252
Out
<OB_ARRAY>
0
0
</OB_ARRAY>
#544
1
0
0
545 </CSheEditText>
</OB_ARRAY>
#542
1
0
0
544 </CSheRelText>
<CSheRelText>
1
546
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
547
1
0
-62986 22450
C193
<OB_ARRAY>
0
0
</OB_ARRAY>
#546
1
0
0
547 </CSheEditText>
</OB_ARRAY>
#542
1
0
0
546 </CSheRelText>
</OB_ARRAY>
#541
1
0
0
<CHANNEL>
1
548

C193
<OB_ARRAY>
0
2
<CSheSCNetLine>
1
549
-54272 25600
-54272 23552
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#548
1
0
0
549 </CSheSCNetLine>
<CSheSCNetLine>
1
550
-54272 23552
-63488 23552
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#548
1
0
0
550 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
#542
<SCPIN>
1
551
0
<OB_ARRAY>
0
2
<CSheRelText>
1
552
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
553
0
0
-55084 26204
pause
<OB_ARRAY>
0
0
</OB_ARRAY>
#552
1
0
0
553 </CSheEditText>
</OB_ARRAY>
#551
1
0
0
552 </CSheRelText>
<CSheRelText>
1
554
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
555
1
0
-54987 24498
C193
<OB_ARRAY>
0
0
</OB_ARRAY>
#554
1
0
0
555 </CSheEditText>
</OB_ARRAY>
#551
1
0
0
554 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
556
arbiter
-54272 28672
4
<SYMBOL>
2147483650
557
dw_amba_ahb
DW_AHB_Arbiter/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
558
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
558 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -6144 3072 6144
1
0
1
0
0
0
0
1
7
-3072 -3584
0 -6144
3072 -3584
3072 3584
0 6144
-3072 3584
-3072 -3584
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
559
3
0 -6144
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#557
1
0
0
559 </CSheSymbolPin>
<CSheSymbolPin>
1
560
1
-3072 0
pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#557
1
0
0
560 </CSheSymbolPin>
<CSheSymbolPin>
1
561
2
3072 0
ahb_wt_mask
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#557
1
0
0
561 </CSheSymbolPin>
<CSheSymbolPin>
1
562
2
3072 2048
ahb_wt_aps
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#557
1
0
0
562 </CSheSymbolPin>
<CSheSymbolPin>
1
563
2
3072 -2048
ahbarbint
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#557
1
0
0
563 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1022849758
</ts>
0
1
557 </SYMBOL>
<OB_ARRAY>
0
7
<SCPIN>
1
564
2
<OB_ARRAY>
0
2
<CSheRelText>
1
565
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
566
0
0
-56090 30540
ahb_wt_mask
<OB_ARRAY>
0
0
</OB_ARRAY>
#565
1
0
0
566 </CSheEditText>
</OB_ARRAY>
#564
1
0
0
565 </CSheRelText>
<CSheRelText>
1
567
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
568
1
0
-54987 32246
C207
<OB_ARRAY>
0
0
</OB_ARRAY>
#567
1
0
0
568 </CSheEditText>
</OB_ARRAY>
#564
1
0
0
567 </CSheRelText>
</OB_ARRAY>
#556
1
0
0
<CHANNEL>
1
569

C207
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
570
-54272 31744
-54272 35840
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
571
-54272 35840
<OB_ARRAY>
0
1
<CSheRelText>
1
572
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
573
0
1
-54987 36096
C207
<OB_ARRAY>
0
0
</OB_ARRAY>
#572
1
0
0
573 </CSheEditText>
</OB_ARRAY>
#571
1
0
0
572 </CSheRelText>
</OB_ARRAY>
#570
1
0
0
571 </CSheNetEndPt>
</OB_ARRAY>
#569
1
0
0
570 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
1
#564
<type>
sc_signal<sc_bv<NUM_MASTERS> >
</type>
<attrs>
0
</attrs>
569 </CHANNEL>
-1
#0
0
564 </SCPIN>
#551
<SCPIN>
1
574
1
<OB_ARRAY>
0
2
<CSheRelText>
1
575
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
576
0
0
-53521 30540
ahbarbint
<OB_ARRAY>
0
0
</OB_ARRAY>
#575
1
0
0
576 </CSheEditText>
</OB_ARRAY>
#574
1
0
0
575 </CSheRelText>
<CSheRelText>
1
577
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
578
1
0
-52939 32246
C175
<OB_ARRAY>
0
0
</OB_ARRAY>
#577
1
0
0
578 </CSheEditText>
</OB_ARRAY>
#574
1
0
0
577 </CSheRelText>
</OB_ARRAY>
#556
1
0
0
<CHANNEL>
1
579

C175
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
580
-52224 31744
-52224 35840
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
581
-52224 35840
<OB_ARRAY>
0
1
<CSheRelText>
1
582
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
583
0
1
-52939 36096
C175
<OB_ARRAY>
0
0
</OB_ARRAY>
#582
1
0
0
583 </CSheEditText>
</OB_ARRAY>
#581
1
0
0
582 </CSheRelText>
</OB_ARRAY>
#580
1
0
0
581 </CSheNetEndPt>
</OB_ARRAY>
#579
1
0
0
580 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
1
#574
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
579 </CHANNEL>
-1
#0
0
574 </SCPIN>
<SCPIN>
1
584
3
<OB_ARRAY>
0
2
<CSheRelText>
1
585
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
586
0
0
-57891 30540
ahb_wt_aps
<OB_ARRAY>
0
0
</OB_ARRAY>
#585
1
0
0
586 </CSheEditText>
</OB_ARRAY>
#584
1
0
0
585 </CSheRelText>
<CSheRelText>
1
587
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
588
1
0
-57035 32246
C173
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
588 </CSheEditText>
</OB_ARRAY>
#584
1
0
0
587 </CSheRelText>
</OB_ARRAY>
#556
1
0
0
<CHANNEL>
1
589

C173
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
590
-56320 31744
-56320 35840
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
591
-56320 35840
<OB_ARRAY>
0
1
<CSheRelText>
1
592
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
593
0
1
-57035 36096
C173
<OB_ARRAY>
0
0
</OB_ARRAY>
#592
1
0
0
593 </CSheEditText>
</OB_ARRAY>
#591
1
0
0
592 </CSheRelText>
</OB_ARRAY>
#590
1
0
0
591 </CSheNetEndPt>
</OB_ARRAY>
#589
1
0
0
590 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
1
#584
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
589 </CHANNEL>
-1
#0
0
584 </SCPIN>
<SCPIN>
1
594
4
<OB_ARRAY>
0
2
<CShePinInstSpecData>
1
595
3
0 0
<OB_ARRAY>
0
0
</OB_ARRAY>
#594
1
0
0
595 </CShePinInstSpecData>
<CSheRelText>
1
596
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
597
1
0
-47626 27570
arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#596
1
0
0
597 </CSheEditText>
</OB_ARRAY>
#594
1
0
0
596 </CSheRelText>
</OB_ARRAY>
#556
1
0
0
<CHANNEL>
1
598

C172
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
599
-48128 28672
-28672 28672
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#598
1
0
0
599 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#66
2
<SCPIN>
1
600
3
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
601
1
-1024 -14336
<OB_ARRAY>
0
0
</OB_ARRAY>
#600
1
0
0
601 </CShePinInstSpecData>
<CSheRelText>
1
602
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
603
0
0
-28068 28372
arbiter_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#602
1
0
0
603 </CSheEditText>
</OB_ARRAY>
#600
1
0
0
602 </CSheRelText>
<CSheRelText>
1
604
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
605
1
0
-30974 27570
arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#604
1
0
0
605 </CSheEditText>
</OB_ARRAY>
#600
1
0
0
604 </CSheRelText>
</OB_ARRAY>
#44
1
0
0
#598
-1
#0
0
600 </SCPIN>
#594
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
598 </CHANNEL>
-1
#0
0
594 </SCPIN>
<CSheRelText>
1
606
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
607
0
0
-57957 28672
DW_AHB_Arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#606
1
0
0
607 </CSheEditText>
</OB_ARRAY>
#556
1
0
0
606 </CSheRelText>
<CSheRelText>
1
608
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
609
0
0
-56197 27007
arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#608
1
0
0
609 </CSheEditText>
</OB_ARRAY>
#556
1
0
0
608 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
610
dw_amba_ahb
DW_AHB_Arbiter

0
0
0
1

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
611
sc_port<sc_signal_in_if<bool>,2>
0
pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#610
1
0
0
0
611 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
612

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#610
1
0
0
2
612 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
613
sc_out<bool>
2
ahbarbint
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#610
1
0
0
0
613 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
614
sc_out<sc_bv<NUM_MASTERS> >
2
ahb_wt_mask
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#610
1
0
0
0
614 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
615
sc_out<bool>
2
ahb_wt_aps
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#610
1
0
0
0
615 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
610 </CSheIntf>
10
<ts>
1033998073
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
AHB_FULL_INCR
<STR_ARRAY>
0
1
false
</STR_ARRAY>
AHB_WTEN
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
EBTEN
<STR_ARRAY>
0
1
false
</STR_ARRAY>
CombinatoricMode
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#556
</inst>
<isSystemC>
1
</isSystemC>
556 </CELL>
1
0
0
#548
-1
#0
0
551 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
548 </CHANNEL>
-1
#0
0
542 </SCPIN>
<CSheRelText>
1
616
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
617
0
0
-70698 23552
ConstGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#616
1
0
0
617 </CSheEditText>
</OB_ARRAY>
#541
1
0
0
616 </CSheRelText>
<CSheRelText>
1
618
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
619
0
0
-71578 21887
FalseGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#618
1
0
0
619 </CSheEditText>
</OB_ARRAY>
#541
1
0
0
618 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#407
2
<ts>
1006249371
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
ConstValue
<STR_ARRAY>
0
1
false
</STR_ARRAY>
T
<STR_ARRAY>
0
1
bool
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
7
M66/Out
<VALUES_BY_NAME>
1
620
0
620 </VALUES_BY_NAME>
ResetGen/Out
<VALUES_BY_NAME>
1
621
0
621 </VALUES_BY_NAME>
ResetLow/Out
<VALUES_BY_NAME>
1
622
0
622 </VALUES_BY_NAME>
RestLow/Out
<VALUES_BY_NAME>
1
623
0
623 </VALUES_BY_NAME>
M31/Out
<VALUES_BY_NAME>
1
624
0
624 </VALUES_BY_NAME>
M32/Out
<VALUES_BY_NAME>
1
625
0
625 </VALUES_BY_NAME>
FalseGen/Out
<VALUES_BY_NAME>
1
626
0
626 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#541
</inst>
<isSystemC>
1
</isSystemC>
541 </CELL>
ResetGen
#400
AHBMonitor
#221
ahb_bus
#44
arm946
#81
arbiter
#556
ClockGen
#263
IntrGen
#105

24
VINITHI
#143
C178
#331
nIRQ
#98
C169
#73
C172
#598
C175
#579
C168
#212
C173
#589
C171
#430
High
#292
INITRAM
#160
nFIQ
#119
C186
#170
C193
#548
C170
#498
C180
#376
nRESET
#131
C179
#354
HCLK
#58
clk
#276
C204
#254
C205
#453
C206
#461
C207
#569

0

0

0

0

0
66 </CSheSheetGroup>
3
#53
#150
#464
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
58 </CHANNEL>
-1
#0
0
53 </SCPIN>
#389
#356
#600
#432
#245
<CSheRelText>
1
627
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
628
0
0
-29264 36864
DW_ahb_tlm
<OB_ARRAY>
0
0
</OB_ARRAY>
#627
1
0
0
628 </CSheEditText>
</OB_ARRAY>
#44
1
0
0
627 </CSheRelText>
<CSheRelText>
1
629
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
630
0
0
-29264 35199
ahb_bus
<OB_ARRAY>
0
0
</OB_ARRAY>
#629
1
0
0
630 </CSheEditText>
</OB_ARRAY>
#44
1
0
0
629 </CSheRelText>
#333
#378
#176
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
631
dw_amba_ahb
DW_ahb_tlm

0
0
0
1

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
632
sc_in<bool>
1
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#631
1
0
0
0
632 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
633
sc_port<SIF, AHB_NUM_SLAVES>
0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#631
1
0
0
0
633 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
634
sc_port<ahb_arbiter_if,1>
0
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#631
1
0
0
0
634 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
635

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#631
1
0
0
2
635 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
636
sc_port<ahb_decoder_if,1>
0
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#631
1
0
0
0
636 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
637
sc_in<bool>
1
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#631
1
0
0
0
637 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
631 </CSheIntf>
24
<ts>
1046338105
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
5
MIF
<STR_ARRAY>
0
1
ahb_bus_if
</STR_ARRAY>
Priority
<STR_ARRAY>
0
1
1
</STR_ARRAY>
BusID
<STR_ARRAY>
0
1
1
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
MonitorDelay
<STR_ARRAY>
0
1
SC_ZERO_TIME
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#44
</inst>
<isSystemC>
1
</isSystemC>
44 </CELL>
#372
#352
#324
#67
#221
#263
#556
#81
#505
#424
#541
#105
#400
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
40 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
638
Port_Layer
#31
2
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
639
#0
<CSgfxPassStyle>
1
640
1
0
150
0
8384
1
65535
0
640 </CSgfxPassStyle>
#0
#0
639 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
641
1
0
150
0
0
1
14601919
0
641 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
638 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
642
Hier_Chan_Layer
#31
3
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
643
#0
<CSgfxPassStyle>
1
644
1
0
150
0
8384
1
65535
0
644 </CSgfxPassStyle>
#0
#0
643 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
645
1
0
150
0
14601919
1
0
0
645 </CSgfxPassStyle>
#0
#0
17
Begin Nodes in KDTree
#332
#171
#377
#172
#355
#175
#215
#214
#431
#599
#173
#213
#500
#501
#74
#174
#499
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
642 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
646
Prim_Chan_Layer
#31
4
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
647
#0
<CSgfxPassStyle>
1
648
1
0
250
0
8384
1
65535
0
648 </CSgfxPassStyle>
#0
#0
647 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
649
1
0
250
0
10485760
1
10485760
0
649 </CSgfxPassStyle>
#0
#0
46
Begin Nodes in KDTree
#305
#306
#293
#301
#297
#302
#298
#294
#61
#60
#279
#62
#278
#277
#580
#314
#313
#310
#581
#570
#571
#549
#590
#591
#280
#281
#256
#257
#255
#315
#65
#59
#316
#99
#144
#161
#132
#550
#309
#120
#63
#462
#463
#64
#455
#454
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
646 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
650
MultiPort_Connector_Layer
#31
5
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
651
#0
<CSgfxPassStyle>
1
652
1
0
150
0
8384
1
65535
0
652 </CSgfxPassStyle>
#0
#0
651 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
653
1
0
150
0
10526880
1
10526880
0
653 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
650 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
654
Bus_Net_Layer
#31
6
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
655
#0
<CSgfxPassStyle>
1
656
1
0
256
0
255
0
0
656 </CSgfxPassStyle>
#0
#0
655 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
657
1
0
256
0
0
1
0
0
657 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
654 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
658
Net_Layer
#31
7
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
659
#0
<CSgfxPassStyle>
1
660
1
0
184
0
255
0
0
660 </CSgfxPassStyle>
#0
#0
659 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
661
1
0
184
0
0
1
0
0
661 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
658 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
662
Pin_Layer
#31
8
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
663
<CSgfxPassStyle>
1
664
1
0
0
0
16777215
1
16777215
0
664 </CSgfxPassStyle>
<CSgfxPassStyle>
1
665
1
0
0
0
8384
1
65535
0
665 </CSgfxPassStyle>
#0
#0
663 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
666
<CSgfxPassStyle>
1
667
1
0
0
0
15793151
1
15793151
0
667 </CSgfxPassStyle>
<CSgfxPassStyle>
1
668
1
0
0
0
0
1
0
0
668 </CSgfxPassStyle>
#0
#0
666 </CSgfxLayerStyle>
</OB_ARRAY>
<CSgfxPassStyle>
1
669
1
0
0
0
16777215
1
16777215
0
669 </CSgfxPassStyle>
<CSgfxPassStyle>
1
670
1
0
0
0
0
1
0
0
670 </CSgfxPassStyle>
#0
#0
50
Begin Nodes in KDTree
#328
#373
#353
#347
#367
#319
#389
#378
#176
#121
#216
#53
#245
#133
#145
#162
#249
#282
#206
#271
#287
#464
#258
#456
#448
#138
#155
#150
#75
#70
#126
#167
#114
#93
#492
#502
#356
#429
#432
#333
#600
#419
#564
#574
#594
#542
#551
#584
#394
#100
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
662 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
671
State_Layer
#31
9
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
672
#0
<CSgfxPassStyle>
1
673
1
0
1000
0
255
1
65535
0
673 </CSgfxPassStyle>
#0
#0
672 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
674
#0
<CSgfxPassStyle>
1
675
1
0
1000
0
0
1
16777215
0
675 </CSgfxPassStyle>
#0
#0
674 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
676
1
0
1000
0
0
1
16777215
0
676 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
671 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
677
State_Shadow_Layer
#31
10
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
678
#0
<CSgfxPassStyle>
1
679
1
0
0
0
8421504
1
8421504
0
679 </CSgfxPassStyle>
#0
#0
678 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
680
1
0
0
0
8421504
1
8421504
0
680 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
677 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
681
State_Extras_Layer
#31
11
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
682
#0
<CSgfxPassStyle>
1
683
1
0
0
0
255
0
0
683 </CSgfxPassStyle>
#0
#0
682 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
684
#0
<CSgfxPassStyle>
1
685
1
0
0
0
0
0
0
685 </CSgfxPassStyle>
#0
#0
684 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
686
1
0
0
0
0
0
0
686 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
681 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
687
State_3D_Shadow_Layer
#31
12
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
#0
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
687 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
688
State_3D_Top_Layer
#31
13
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
#0
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
688 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
689
Transition_Layer
#31
14
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
690
#0
<CSgfxPassStyle>
1
691
1
0
1000
0
255
1
255
0
691 </CSgfxPassStyle>
#0
#0
690 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
692
#0
<CSgfxPassStyle>
1
693
1
0
1000
0
0
1
0
0
693 </CSgfxPassStyle>
#0
#0
692 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
694
1
0
1000
0
0
1
0
1
1
682
694 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
689 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
695
Sym_Ed_Pin_Layer
#31
15
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
696
<CSgfxPassStyle>
1
697
1
0
0
0
15793151
1
15793151
0
697 </CSgfxPassStyle>
<CSgfxPassStyle>
1
698
1
0
0
0
255
1
255
0
698 </CSgfxPassStyle>
#0
#0
696 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
699
<CSgfxPassStyle>
1
700
1
0
0
0
15793151
1
15793151
0
700 </CSgfxPassStyle>
<CSgfxPassStyle>
1
701
1
0
0
0
0
1
0
0
701 </CSgfxPassStyle>
#0
#0
699 </CSgfxLayerStyle>
</OB_ARRAY>
<CSgfxPassStyle>
1
702
1
0
0
0
15793151
1
15793151
0
702 </CSgfxPassStyle>
<CSgfxPassStyle>
1
703
1
0
0
0
0
1
0
0
703 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
695 </CSheEditKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
704
State_Name_Layer
#31
16
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
705
#0
<CSgfxPassStyle>
1
706
1
0
0
0
255
1
65535
0
706 </CSgfxPassStyle>
#0
#0
705 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
707
1
0
0
0
0
0
1
1
200
707 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
704 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
708
State_Ref_Name_Layer
#31
17
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
709
#0
<CSgfxPassStyle>
1
710
1
0
0
0
255
1
65535
0
710 </CSgfxPassStyle>
#0
#0
709 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
711
1
0
0
0
0
0
1
1
200
711 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
708 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
712
Transition_Name_Layer
#31
18
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
713
1
0
0
0
0
0
1
1
200
713 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
712 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
714
Cell_Name_Layer
#31
19
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
715
1
0
0
0
8384
0
1
1
1400
715 </CSgfxPassStyle>
#0
#0
14
Begin Nodes in KDTree
#629
#386
#364
#341
#539
#239
#514
#471
#184
#440
#608
#508
#618
#405
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
714 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
716
Cell_Ref_Name_Layer
#31
20
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
717
1
0
0
0
10040064
0
1
1
1000
717 </CSgfxPassStyle>
#0
#0
14
Begin Nodes in KDTree
#627
#384
#362
#339
#537
#469
#512
#237
#182
#606
#438
#506
#616
#403
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
716 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
718
Net_Name_Layer
#31
21
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
719
1
0
0
0
0
0
1
1
1024
719 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
718 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
720
Port_Name_Layer
#31
22
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
721
1
0
0
0
0
0
1
1
1000
721 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
720 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
722
Pin_Name_Layer
#31
23
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
723
1
0
0
0
8421504
0
1
1
600
723 </CSgfxPassStyle>
#0
#0
41
Begin Nodes in KDTree
#348
#368
#250
#54
#390
#177
#217
#259
#283
#288
#465
#358
#379
#320
#434
#602
#122
#134
#77
#146
#163
#208
#272
#457
#449
#127
#139
#151
#156
#94
#334
#565
#575
#494
#420
#552
#544
#585
#115
#101
#396
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
722 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
724
Sym_Ed_Pin_Name_Layer
#31
24
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
725
1
0
0
0
0
1
16777215
1
1
1024
725 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
724 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
726
Hier_Chan_Name_Layer
#31
25
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
727
1
0
0
0
8384
0
1
1
600
727 </CSgfxPassStyle>
#0
#0
17
Begin Nodes in KDTree
#329
#374
#381
#219
#179
#247
#210
#360
#496
#168
#79
#71
#336
#604
#503
#436
#596
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
726 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
728
Prim_Chan_Name_Layer
#31
26
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
729
1
0
0
0
10040064
0
1
1
600
729 </CSgfxPassStyle>
#0
#0
40
Begin Nodes in KDTree
#295
#299
#303
#370
#350
#322
#307
#392
#582
#56
#136
#285
#148
#252
#165
#317
#261
#290
#467
#459
#274
#158
#153
#451
#141
#129
#124
#96
#117
#103
#311
#592
#572
#422
#587
#577
#567
#554
#398
#546
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
728 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
730
MultiPort_Connector_Name_Layer
#31
27
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
731
1
0
0
0
10526880
0
1
1
600
731 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
730 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
732
Text Layer
#31
28
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
733
1
0
0
0
0
1
255
1
1
2048
733 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
732 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
734
Ctrl Point Layer
#31
29
1
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
735
#0
<CSgfxPassStyle>
1
736
1
0
0
0
8384
1
65535
0
736 </CSgfxPassStyle>
#0
#0
735 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
737
1
0
0
0
255
1
65535
0
737 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
734 </CSheEditTextKDTreeLayer>
</OB_ARRAY>
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
738
#0
<CSgfxPassStyle>
1
739
1
0
0
0
8384
1
65535
0
739 </CSgfxPassStyle>
#0
#0
738 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
740
#0
<CSgfxPassStyle>
1
741
1
0
0
0
0
1
10040064
0
741 </CSgfxPassStyle>
#0
#0
740 </CSgfxLayerStyle>
</OB_ARRAY>

30
Prim_Layer
#34
Hier_Chan_Layer
#642
State_Ref_Name_Layer
#708
Port_Name_Layer
#720
Prim_Chan_Layer
#646
Prim_Chan_Name_Layer
#728
MultiPort_Connector_Layer
#650
Bus_Net_Layer
#654
State_Extras_Layer
#681
State_3D_Top_Layer
#688
State_Name_Layer
#704
Cell_Ref_Name_Layer
#716
Pin_Name_Layer
#722
MultiPort_Connector_Name_Layer
#730
Net_Layer
#658
Cell_Layer
#40
State_Shadow_Layer
#677
Transition_Layer
#689
Transition_Name_Layer
#712
Port_Layer
#638
State_Layer
#671
State_3D_Shadow_Layer
#687
Text Layer
#732
Pin_Layer
#662
Sym_Ed_Pin_Layer
#695
Cell_Name_Layer
#714
Sym_Ed_Pin_Name_Layer
#724
Net_Name_Layer
#718
Hier_Chan_Name_Layer
#726
Ctrl Point Layer
#734
#66
31 </SHEET>
</OB_LIST>

55
:in_port
<SYMBOL>
2147483650
742

in_port

0


0

0
0
0
0
0
0
0
0
0
-1024 -1024 2048 1024
0
0
1
0
0
0
0
1
6
-1024 -1024
-1024 1024
0 1024
2048 0
0 -1024
-1024 -1024
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
743
2
0 0
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#742
1
0
0
743 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1015438542
</ts>
2
0
742 </SYMBOL>
:out_port
<SYMBOL>
2147483650
744

out_port

0


0

0
0
0
0
0
0
0
0
0
-1024 -1024 2048 1024
0
0
1
0
0
0
0
1
6
-1024 -1024
-1024 1024
0 1024
2048 0
0 -1024
-1024 -1024
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
745
1
0 0
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#744
1
0
0
745 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1015438542
</ts>
2
0
744 </SYMBOL>
arm926:_tmp_SYM_name__0
<SYMBOL>
2147483650
746
arm926
_tmp_SYM_name__0

0


0

0
0
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
747
1
-5120 -4096
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#746
1
0
0
747 </CSheSymbolPin>
<CSheSymbolPin>
1
748
1
-5120 -2048
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#746
1
0
0
748 </CSheSymbolPin>
<CSheSymbolPin>
1
749
1
-5120 0
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#746
1
0
0
749 </CSheSymbolPin>
<CSheSymbolPin>
1
750
1
-5120 2048
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#746
1
0
0
750 </CSheSymbolPin>
<CSheSymbolPin>
1
751
2
5120 -1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#746
1
0
0
751 </CSheSymbolPin>
<CSheSymbolPin>
1
752
2
5120 1024
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#746
1
0
0
752 </CSheSymbolPin>
<CSheSymbolPin>
1
753
1
-5120 4096
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#746
1
0
0
753 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1012359540
</ts>
0
0
746 </SYMBOL>
arm_processors_aux:TCM_Memory/__df_sym__
<SYMBOL>
2147483650
754
arm_processors_aux
TCM_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
755
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#754
1
0
0
755 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
754 </SYMBOL>
dw_amba_ahb:DW_AHB_Memory/__df_sym__
#325
dw_amba_ahb:_tmp_SYM_name__4
<SYMBOL>
2147483650
756
dw_amba_ahb
_tmp_SYM_name__4

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
757
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
757 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
2048 11264
-2048 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
758
1
-2048 0
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#756
1
0
0
758 </CSheSymbolPin>
<CSheSymbolPin>
1
759
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#756
1
0
0
759 </CSheSymbolPin>
<CSheSymbolPin>
1
760
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#756
1
0
0
760 </CSheSymbolPin>
<CSheSymbolPin>
1
761
4
1024 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#756
1
0
0
761 </CSheSymbolPin>
<CSheSymbolPin>
1
762
4
-1024 11264
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#756
1
0
0
762 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1015951221
</ts>
0
1
756 </SYMBOL>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_6
<SYMBOL>
2147483650
763
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_6

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
764
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#763
1
0
0
764 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
763 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__3
<SYMBOL>
2147483650
765
dw_amba_ahb
_tmp_SYM_name__3

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
766
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#765
1
0
0
766 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
765 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__0
<SYMBOL>
2147483650
767
dw_amba_ahb
_tmp_SYM_name__0

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
768
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
768 </CShePrimInstSpecData>

0
0
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
1024 11264
-1024 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
4
<CSheSymbolPin>
1
769
1
-2048 0
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#767
1
0
0
769 </CSheSymbolPin>
<CSheSymbolPin>
1
770
4
0 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#767
1
0
0
770 </CSheSymbolPin>
<CSheSymbolPin>
1
771
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#767
1
0
0
771 </CSheSymbolPin>
<CSheSymbolPin>
1
772
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#767
1
0
0
772 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
999706397
</ts>
0
1
767 </SYMBOL>
arm_processors_aux:intr_gen/__df_sym__
<SYMBOL>
2147483650
773
arm_processors_aux
intr_gen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
774
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#773
1
0
0
774 </CSheSymbolPin>
<CSheSymbolPin>
1
775
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#773
1
0
0
775 </CSheSymbolPin>
<CSheSymbolPin>
1
776
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#773
1
0
0
776 </CSheSymbolPin>
<CSheSymbolPin>
1
777
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#773
1
0
0
777 </CSheSymbolPin>
<CSheSymbolPin>
1
778
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#773
1
0
0
778 </CSheSymbolPin>
<CSheSymbolPin>
1
779
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#773
1
0
0
779 </CSheSymbolPin>
<CSheSymbolPin>
1
780
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#773
1
0
0
780 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1018290147
</ts>
0
1
773 </SYMBOL>
arm926:_tmp_SYM_name__1
<SYMBOL>
2147483650
781
arm926
_tmp_SYM_name__1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
8
<CSheSymbolPin>
1
782
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
782 </CSheSymbolPin>
<CSheSymbolPin>
1
783
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
783 </CSheSymbolPin>
<CSheSymbolPin>
1
784
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
784 </CSheSymbolPin>
<CSheSymbolPin>
1
785
1
-5120 1024
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
785 </CSheSymbolPin>
<CSheSymbolPin>
1
786
2
5120 -1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
786 </CSheSymbolPin>
<CSheSymbolPin>
1
787
2
5120 1024
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
787 </CSheSymbolPin>
<CSheSymbolPin>
1
788
1
-5120 3072
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
788 </CSheSymbolPin>
<CSheSymbolPin>
1
789
1
-5120 5120
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
789 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1018289456
</ts>
0
0
781 </SYMBOL>
source_sc:ConstGen/__df_sym__
#401
dw_amba_ahb:abm_memory/__df_sym__
<SYMBOL>
2147483650
790
dw_amba_ahb
abm_memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
791
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#790
1
0
0
791 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
790 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__7
<SYMBOL>
2147483650
792
dw_amba_ahb
_tmp_SYM_name__7

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
793
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
793 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
794
2
3072 0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#792
1
0
0
794 </CSheSymbolPin>
<CSheSymbolPin>
1
795
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#792
1
0
0
795 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1017317519
</ts>
0
1
792 </SYMBOL>
arm926_aux:_tmp_SYM_name__2
<SYMBOL>
2147483650
796
arm926_aux
_tmp_SYM_name__2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
797
1
-3072 -4096
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#796
1
0
0
797 </CSheSymbolPin>
<CSheSymbolPin>
1
798
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#796
1
0
0
798 </CSheSymbolPin>
<CSheSymbolPin>
1
799
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#796
1
0
0
799 </CSheSymbolPin>
<CSheSymbolPin>
1
800
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#796
1
0
0
800 </CSheSymbolPin>
<CSheSymbolPin>
1
801
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#796
1
0
0
801 </CSheSymbolPin>
<CSheSymbolPin>
1
802
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#796
1
0
0
802 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1017356359
</ts>
0
1
796 </SYMBOL>
arm946:arm946es/__df_sym__
<SYMBOL>
2147483650
803
arm946
arm946es/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
804
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#803
1
0
0
804 </CSheSymbolPin>
<CSheSymbolPin>
1
805
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#803
1
0
0
805 </CSheSymbolPin>
<CSheSymbolPin>
1
806
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#803
1
0
0
806 </CSheSymbolPin>
<CSheSymbolPin>
1
807
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#803
1
0
0
807 </CSheSymbolPin>
<CSheSymbolPin>
1
808
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#803
1
0
0
808 </CSheSymbolPin>
<CSheSymbolPin>
1
809
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#803
1
0
0
809 </CSheSymbolPin>
<CSheSymbolPin>
1
810
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#803
1
0
0
810 </CSheSymbolPin>
<CSheSymbolPin>
1
811
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#803
1
0
0
811 </CSheSymbolPin>
<CSheSymbolPin>
1
812
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#803
1
0
0
812 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1027461262
</ts>
0
1
803 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__2
<SYMBOL>
2147483650
813
dw_amba_ahb
_tmp_SYM_name__2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
814
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#813
1
0
0
814 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
813 </SYMBOL>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_1
<SYMBOL>
2147483650
815
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
816
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#815
1
0
0
816 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
815 </SYMBOL>
arm_processors:arm946es/__df_sym__
<SYMBOL>
2147483650
817
arm_processors
arm946es/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
818
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
818 </CSheSymbolPin>
<CSheSymbolPin>
1
819
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
819 </CSheSymbolPin>
<CSheSymbolPin>
1
820
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
820 </CSheSymbolPin>
<CSheSymbolPin>
1
821
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
821 </CSheSymbolPin>
<CSheSymbolPin>
1
822
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
822 </CSheSymbolPin>
<CSheSymbolPin>
1
823
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
823 </CSheSymbolPin>
<CSheSymbolPin>
1
824
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
824 </CSheSymbolPin>
<CSheSymbolPin>
1
825
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
825 </CSheSymbolPin>
<CSheSymbolPin>
1
826
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
826 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1027461262
</ts>
0
1
817 </SYMBOL>
arm_processors_aux:_Intf_temp_!_intr_gen_#_0
<SYMBOL>
2147483650
827
arm_processors_aux
_Intf_temp_!_intr_gen_#_0

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
828
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#827
1
0
0
828 </CSheSymbolPin>
<CSheSymbolPin>
1
829
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#827
1
0
0
829 </CSheSymbolPin>
<CSheSymbolPin>
1
830
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#827
1
0
0
830 </CSheSymbolPin>
<CSheSymbolPin>
1
831
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#827
1
0
0
831 </CSheSymbolPin>
<CSheSymbolPin>
1
832
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#827
1
0
0
832 </CSheSymbolPin>
<CSheSymbolPin>
1
833
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#827
1
0
0
833 </CSheSymbolPin>
<CSheSymbolPin>
1
834
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#827
1
0
0
834 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1018290147
</ts>
0
1
827 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__5
<SYMBOL>
2147483650
835
dw_amba_ahb
_tmp_SYM_name__5

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
836
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
836 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
2048 11264
-2048 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
837
1
-2048 0
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#835
1
0
0
837 </CSheSymbolPin>
<CSheSymbolPin>
1
838
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#835
1
0
0
838 </CSheSymbolPin>
<CSheSymbolPin>
1
839
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#835
1
0
0
839 </CSheSymbolPin>
<CSheSymbolPin>
1
840
4
1024 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#835
1
0
0
840 </CSheSymbolPin>
<CSheSymbolPin>
1
841
4
-1024 11264
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#835
1
0
0
841 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1015951221
</ts>
0
1
835 </SYMBOL>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_7
<SYMBOL>
2147483650
842
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_7

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
843
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#842
1
0
0
843 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
842 </SYMBOL>
dw_amba_ahb:DW_AHB_Decoder/__df_sym__
#425
arm926_aux:_tmp_SYM_name__0
<SYMBOL>
2147483650
844
arm926_aux
_tmp_SYM_name__0

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
845
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#844
1
0
0
845 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
844 </SYMBOL>
arm926_aux:TCM_Memory/__df_sym__
<SYMBOL>
2147483650
846
arm926_aux
TCM_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
847
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#846
1
0
0
847 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
846 </SYMBOL>
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_0
<SYMBOL>
2147483650
848
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_0

0


1
m_pFilledRects 0
<CShePrimInstSpecData>
1
849
16776960
-268435456
-1
1024 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
849 </CShePrimInstSpecData>

1
800000000
0
1
0
0
0
0
0
0
0
-2048 -12288 2048 12288
0
0
1
0
0
0
1
-2048 -12288 2048 12288
0
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
850
2
2048 0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#848
1
0
0
850 </CSheSymbolPin>
<CSheSymbolPin>
1
851
4
-1024 12288
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#848
1
0
0
851 </CSheSymbolPin>
<CSheSymbolPin>
1
852
1
-2048 0
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#848
1
0
0
852 </CSheSymbolPin>
<CSheSymbolPin>
1
853
3
-1024 -12288
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#848
1
0
0
853 </CSheSymbolPin>
<CSheSymbolPin>
1
854
4
1024 12288
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#848
1
0
0
854 </CSheSymbolPin>
<CSheSymbolPin>
1
855
3
1024 -12288
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#848
1
0
0
855 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1022847951
</ts>
0
1
848 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__11
<SYMBOL>
2147483650
856
dw_amba_ahb
_tmp_SYM_name__11

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
857
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
857 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
858
2
3072 0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
858 </CSheSymbolPin>
<CSheSymbolPin>
1
859
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
859 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1017317633
</ts>
0
1
856 </SYMBOL>
dw_amba_ahb:abm_arbiter/__df_sym__
<SYMBOL>
2147483650
860
dw_amba_ahb
abm_arbiter/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
861
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
861 </CShePrimInstSpecData>

0
0
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
862
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#860
1
0
0
862 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1003413850
</ts>
0
1
860 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__9
<SYMBOL>
2147483650
863
dw_amba_ahb
_tmp_SYM_name__9

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
864
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
864 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
865
2
3072 0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#863
1
0
0
865 </CSheSymbolPin>
<CSheSymbolPin>
1
866
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#863
1
0
0
866 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1017317633
</ts>
0
1
863 </SYMBOL>
dw_amba_ahb:abm_bus/__df_sym__
<SYMBOL>
2147483650
867
dw_amba_ahb
abm_bus/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
868
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
868 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
2048 11264
-2048 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
869
1
-2048 0
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
869 </CSheSymbolPin>
<CSheSymbolPin>
1
870
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
870 </CSheSymbolPin>
<CSheSymbolPin>
1
871
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
871 </CSheSymbolPin>
<CSheSymbolPin>
1
872
4
1024 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
872 </CSheSymbolPin>
<CSheSymbolPin>
1
873
4
-1024 11264
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
873 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1015951221
</ts>
0
1
867 </SYMBOL>
arm_processors:_Intf_temp_!_arm946es_#_2
<SYMBOL>
2147483650
874
arm_processors
_Intf_temp_!_arm946es_#_2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
875
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#874
1
0
0
875 </CSheSymbolPin>
<CSheSymbolPin>
1
876
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#874
1
0
0
876 </CSheSymbolPin>
<CSheSymbolPin>
1
877
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#874
1
0
0
877 </CSheSymbolPin>
<CSheSymbolPin>
1
878
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#874
1
0
0
878 </CSheSymbolPin>
<CSheSymbolPin>
1
879
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#874
1
0
0
879 </CSheSymbolPin>
<CSheSymbolPin>
1
880
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#874
1
0
0
880 </CSheSymbolPin>
<CSheSymbolPin>
1
881
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#874
1
0
0
881 </CSheSymbolPin>
<CSheSymbolPin>
1
882
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#874
1
0
0
882 </CSheSymbolPin>
<CSheSymbolPin>
1
883
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#874
1
0
0
883 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1027461262
</ts>
0
1
874 </SYMBOL>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_3
<SYMBOL>
2147483650
884
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_3

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
885
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#884
1
0
0
885 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
884 </SYMBOL>
dw_amba_ahb:abm_decoder/__df_sym__
<SYMBOL>
2147483650
886
dw_amba_ahb
abm_decoder/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
887
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
887 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
888
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#886
1
0
0
888 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1003413850
</ts>
0
1
886 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__1
<SYMBOL>
2147483650
889
dw_amba_ahb
_tmp_SYM_name__1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
890
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#889
1
0
0
890 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
889 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__10
<SYMBOL>
2147483650
891
dw_amba_ahb
_tmp_SYM_name__10

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
892
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
892 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
893
2
3072 0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#891
1
0
0
893 </CSheSymbolPin>
<CSheSymbolPin>
1
894
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#891
1
0
0
894 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1017317633
</ts>
0
1
891 </SYMBOL>
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_5
<SYMBOL>
2147483650
895
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_5

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
896
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
896 </CSheSymbolPin>
<CSheSymbolPin>
1
897
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
897 </CSheSymbolPin>
<CSheSymbolPin>
1
898
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
898 </CSheSymbolPin>
<CSheSymbolPin>
1
899
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
899 </CSheSymbolPin>
<CSheSymbolPin>
1
900
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
900 </CSheSymbolPin>
<CSheSymbolPin>
1
901
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
901 </CSheSymbolPin>
<CSheSymbolPin>
1
902
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
902 </CSheSymbolPin>
<CSheSymbolPin>
1
903
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
903 </CSheSymbolPin>
<CSheSymbolPin>
1
904
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
904 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1027461262
</ts>
0
1
895 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__6
<SYMBOL>
2147483650
905
dw_amba_ahb
_tmp_SYM_name__6

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
906
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
906 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
907
2
3072 0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#905
1
0
0
907 </CSheSymbolPin>
<CSheSymbolPin>
1
908
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#905
1
0
0
908 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1017317519
</ts>
0
1
905 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__8
<SYMBOL>
2147483650
909
dw_amba_ahb
_tmp_SYM_name__8

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
910
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
910 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
911
2
3072 0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#909
1
0
0
911 </CSheSymbolPin>
<CSheSymbolPin>
1
912
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#909
1
0
0
912 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1017317519
</ts>
0
1
909 </SYMBOL>
arm926_aux:intr_gen/__df_sym__
<SYMBOL>
2147483650
913
arm926_aux
intr_gen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
914
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#913
1
0
0
914 </CSheSymbolPin>
<CSheSymbolPin>
1
915
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#913
1
0
0
915 </CSheSymbolPin>
<CSheSymbolPin>
1
916
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#913
1
0
0
916 </CSheSymbolPin>
<CSheSymbolPin>
1
917
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#913
1
0
0
917 </CSheSymbolPin>
<CSheSymbolPin>
1
918
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#913
1
0
0
918 </CSheSymbolPin>
<CSheSymbolPin>
1
919
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#913
1
0
0
919 </CSheSymbolPin>
<CSheSymbolPin>
1
920
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#913
1
0
0
920 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1018290147
</ts>
0
1
913 </SYMBOL>
dw_arm_processors_aux:DW_TCMemory/__df_sym__
#68
library_3:TCM_Memory/__df_sym__
<SYMBOL>
2147483650
921
library_3
TCM_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
922
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#921
1
0
0
922 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
997868117
</ts>
0
1
921 </SYMBOL>
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_8
<SYMBOL>
2147483650
923
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_8

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
924
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#923
1
0
0
924 </CSheSymbolPin>
<CSheSymbolPin>
1
925
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#923
1
0
0
925 </CSheSymbolPin>
<CSheSymbolPin>
1
926
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#923
1
0
0
926 </CSheSymbolPin>
<CSheSymbolPin>
1
927
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#923
1
0
0
927 </CSheSymbolPin>
<CSheSymbolPin>
1
928
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#923
1
0
0
928 </CSheSymbolPin>
<CSheSymbolPin>
1
929
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#923
1
0
0
929 </CSheSymbolPin>
<CSheSymbolPin>
1
930
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#923
1
0
0
930 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1018290147
</ts>
0
1
923 </SYMBOL>
:multiport_adapter
<SYMBOL>
2147483650
931

multiport_adapter

0


0

0
0
1
0 0
1
1024 0
0
0
0
0
0
0 0 1024 0
0
0
1
0
0
0
0
0
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
932
1
0 0
pl
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#931
1
0
0
932 </CSheSymbolPin>
<CSheSymbolPin>
1
933
2
1024 0
pr
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#931
1
0
0
933 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1015451964
</ts>
2
0
931 </SYMBOL>
arm926_aux:_tmp_SYM_name__1
<SYMBOL>
2147483650
934
arm926_aux
_tmp_SYM_name__1

0


0

0
0
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
935
1
-3072 -4096
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#934
1
0
0
935 </CSheSymbolPin>
<CSheSymbolPin>
1
936
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#934
1
0
0
936 </CSheSymbolPin>
<CSheSymbolPin>
1
937
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#934
1
0
0
937 </CSheSymbolPin>
<CSheSymbolPin>
1
938
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#934
1
0
0
938 </CSheSymbolPin>
<CSheSymbolPin>
1
939
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#934
1
0
0
939 </CSheSymbolPin>
<CSheSymbolPin>
1
940
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#934
1
0
0
940 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1015451859
</ts>
0
1
934 </SYMBOL>
dw_amba_ahb:DW_AHB_Monitor/__df_sym__
#222
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_4
<SYMBOL>
2147483650
941
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_4

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
942
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#941
1
0
0
942 </CSheSymbolPin>
<CSheSymbolPin>
1
943
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#941
1
0
0
943 </CSheSymbolPin>
<CSheSymbolPin>
1
944
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#941
1
0
0
944 </CSheSymbolPin>
<CSheSymbolPin>
1
945
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#941
1
0
0
945 </CSheSymbolPin>
<CSheSymbolPin>
1
946
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#941
1
0
0
946 </CSheSymbolPin>
<CSheSymbolPin>
1
947
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#941
1
0
0
947 </CSheSymbolPin>
<CSheSymbolPin>
1
948
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#941
1
0
0
948 </CSheSymbolPin>
<CSheSymbolPin>
1
949
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#941
1
0
0
949 </CSheSymbolPin>
<CSheSymbolPin>
1
950
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#941
1
0
0
950 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1027461262
</ts>
0
1
941 </SYMBOL>
dw_amba_ahb:DW_ahb_tlm/__df_sym__
#45
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_1
<SYMBOL>
2147483650
951
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 9216
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 8192
4096 9216
-4096 9216
-5120 8192
-5120 -5632
<OB_ARRAY>
0
10
<CSheSymbolPin>
1
952
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
952 </CSheSymbolPin>
<CSheSymbolPin>
1
953
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
953 </CSheSymbolPin>
<CSheSymbolPin>
1
954
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
954 </CSheSymbolPin>
<CSheSymbolPin>
1
955
1
-5120 7168
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
955 </CSheSymbolPin>
<CSheSymbolPin>
1
956
2
5120 3072
biu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
956 </CSheSymbolPin>
<CSheSymbolPin>
1
957
1
-5120 1024
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
957 </CSheSymbolPin>
<CSheSymbolPin>
1
958
1
-5120 3072
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
958 </CSheSymbolPin>
<CSheSymbolPin>
1
959
2
5120 -3072
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
959 </CSheSymbolPin>
<CSheSymbolPin>
1
960
2
5120 -1024
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
960 </CSheSymbolPin>
<CSheSymbolPin>
1
961
1
-5120 5120
DHClkEn
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#951
1
0
0
961 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1044323738
</ts>
0
1
951 </SYMBOL>
dw_arm_processors_aux:HClkGen/__df_sym__
#264
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_3
<SYMBOL>
2147483650
962
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_3

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
963
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#962
1
0
0
963 </CSheSymbolPin>
<CSheSymbolPin>
1
964
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#962
1
0
0
964 </CSheSymbolPin>
<CSheSymbolPin>
1
965
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#962
1
0
0
965 </CSheSymbolPin>
<CSheSymbolPin>
1
966
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#962
1
0
0
966 </CSheSymbolPin>
<CSheSymbolPin>
1
967
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#962
1
0
0
967 </CSheSymbolPin>
<CSheSymbolPin>
1
968
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#962
1
0
0
968 </CSheSymbolPin>
<CSheSymbolPin>
1
969
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#962
1
0
0
969 </CSheSymbolPin>
<CSheSymbolPin>
1
970
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#962
1
0
0
970 </CSheSymbolPin>
<CSheSymbolPin>
1
971
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#962
1
0
0
971 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1027461262
</ts>
0
1
962 </SYMBOL>
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_0
<SYMBOL>
2147483650
972
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_0

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -9216 5120 9216
0
0
1
0
0
0
0
1
9
-5120 -8704
-4608 -9216
4608 -9216
5120 -8704
5120 8704
4608 9216
-4608 9216
-5120 8704
-5120 -8704
<OB_ARRAY>
0
10
<CSheSymbolPin>
1
973
1
-5120 -6144
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
973 </CSheSymbolPin>
<CSheSymbolPin>
1
974
1
-5120 -4096
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
974 </CSheSymbolPin>
<CSheSymbolPin>
1
975
1
-5120 -2048
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
975 </CSheSymbolPin>
<CSheSymbolPin>
1
976
1
-5120 0
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
976 </CSheSymbolPin>
<CSheSymbolPin>
1
977
1
-5120 2048
DHClkEn
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
977 </CSheSymbolPin>
<CSheSymbolPin>
1
978
2
5120 -2048
biu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
978 </CSheSymbolPin>
<CSheSymbolPin>
1
979
1
-5120 4096
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
979 </CSheSymbolPin>
<CSheSymbolPin>
1
980
1
-5120 6144
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
980 </CSheSymbolPin>
<CSheSymbolPin>
1
981
2
5120 0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
981 </CSheSymbolPin>
<CSheSymbolPin>
1
982
2
5120 2048
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#972
1
0
0
982 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1058227667
</ts>
0
0
972 </SYMBOL>
dw_arm_processors:DW_arm946es/__df_sym__
#82
dw_amba_ahb:DW_AHB_Arbiter/__df_sym__
#557
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_0
<SYMBOL>
2147483650
983
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_0

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#30
<ts>
1018290147
</ts>
0
1
983 </SYMBOL>
dw_arm_processors_aux:DW_IntrGen/__df_sym__
#106

0

52
dw_amba_ahb:abm_decoder
<CSheIntf>
2147483651
984
dw_amba_ahb
abm_decoder

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
985

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#984
1
0
0
2
985 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
984 </CSheIntf>
dw_amba_ahb:abm_memory
<CSheIntf>
2147483651
986
dw_amba_ahb
abm_memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
987

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#986
1
0
0
2
987 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
986 </CSheIntf>
dw_amba_ahb:DW_AHB_Decoder
#442
dw_amba_ahb:_tmp_SYM_name__4
<CSheIntf>
2147483651
988
dw_amba_ahb
_tmp_SYM_name__4

0
0
0
0

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
989
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#988
1
0
0
0
989 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
990
sc_port<ahb_slave_if, 0>
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#988
1
0
0
0
990 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
991
sc_port<ahb_arbiter_if,1>
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#988
1
0
0
0
991 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
992

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#988
1
0
0
2
992 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
993
sc_port<ahb_decoder_if,1>
0
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#988
1
0
0
0
993 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
988 </CSheIntf>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_6
<CSheIntf>
2147483651
994
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_6

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
995

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#994
1
0
0
2
995 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
994 </CSheIntf>
arm926:_tmp_SYM_name__0
<CSheIntf>
2147483651
996
arm926
_tmp_SYM_name__0

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
997
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#996
1
0
0
0
997 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
998
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#996
1
0
0
0
998 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
999
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#996
1
0
0
0
999 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1000
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#996
1
0
0
0
1000 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1001
abm_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#996
1
0
0
0
1001 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1002
abm_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#996
1
0
0
0
1002 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1003
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#996
1
0
0
0
1003 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
996 </CSheIntf>
arm926_aux:TCM_Memory
<CSheIntf>
2147483651
1004
arm926_aux
TCM_Memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1005

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1004
1
0
0
2
1005 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1004 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__3
<CSheIntf>
2147483651
1006
dw_amba_ahb
_tmp_SYM_name__3

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1007

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1006
1
0
0
2
1007 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1006 </CSheIntf>
dw_arm_processors_aux:DW_TCMemory
#510
arm926:_tmp_SYM_name__1
<CSheIntf>
2147483651
1008
arm926
_tmp_SYM_name__1

0
0
0
0

<OB_ARRAY>
0
8
<CSheSCIntfPin>
2147483650
1009
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
0
1009 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1010
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
0
1010 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1011
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
0
1011 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1012
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
0
1012 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1013
abm_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
0
1013 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1014
abm_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
0
1014 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1015
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
0
1015 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1016
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
0
1016 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1008 </CSheIntf>
arm946:arm946es
<CSheIntf>
2147483651
1017
arm946
arm946es

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
1018
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1017
1
0
0
0
1018 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1019
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1017
1
0
0
0
1019 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1020
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1017
1
0
0
0
1020 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1021
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1017
1
0
0
0
1021 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1022
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1017
1
0
0
0
1022 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1023
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1017
1
0
0
0
1023 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1024
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1017
1
0
0
0
1024 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1025
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1017
1
0
0
0
1025 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1026
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1017
1
0
0
0
1026 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1017 </CSheIntf>
arm_processors_aux:intr_gen
<CSheIntf>
2147483651
1027
arm_processors_aux
intr_gen

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1028

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1027
1
0
0
2
1028 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1029
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1027
1
0
0
0
1029 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1030
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1027
1
0
0
0
1030 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1031
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1027
1
0
0
0
1031 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1032
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1027
1
0
0
0
1032 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1033
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1027
1
0
0
0
1033 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1034
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1027
1
0
0
0
1034 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1027 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__2
<CSheIntf>
2147483651
1035
dw_amba_ahb
_tmp_SYM_name__2

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1036

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
2
1036 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1035 </CSheIntf>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_1
<CSheIntf>
2147483651
1037
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_1

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1038

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1037
1
0
0
2
1038 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1037 </CSheIntf>
dw_amba_ahb:abm_arbiter
<CSheIntf>
2147483651
1039
dw_amba_ahb
abm_arbiter

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1040

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1039
1
0
0
2
1040 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1039 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__0
<CSheIntf>
2147483651
1041
dw_amba_ahb
_tmp_SYM_name__0

0
0
0
0

<OB_ARRAY>
0
4
<CSheSCIntfPin>
2147483650
1042
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1041
1
0
0
0
1042 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1043
abm_slave_port
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1041
1
0
0
0
1043 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1044
abm_arbiter_port
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1041
1
0
0
0
1044 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1045

2
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1041
1
0
0
2
1045 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1041 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__7
<CSheIntf>
2147483651
1046
dw_amba_ahb
_tmp_SYM_name__7

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1047
sc_port<sc_signal_in_if<bool>,2>
0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1046
1
0
0
0
1047 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1048

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1046
1
0
0
2
1048 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1046 </CSheIntf>
arm926_aux:_tmp_SYM_name__2
<CSheIntf>
2147483651
1049
arm926_aux
_tmp_SYM_name__2

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1050

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1049
1
0
0
2
1050 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1051
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1049
1
0
0
0
1051 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1052
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1049
1
0
0
0
1052 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1053
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1049
1
0
0
0
1053 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1054
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1049
1
0
0
0
1054 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1055
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1049
1
0
0
0
1055 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1049 </CSheIntf>
dw_amba_ahb:DW_AHB_Memory
#343
arm_processors_aux:_Intf_temp_!_intr_gen_#_0
<CSheIntf>
2147483651
1056
arm_processors_aux
_Intf_temp_!_intr_gen_#_0

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1057

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1056
1
0
0
2
1057 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1058
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1056
1
0
0
0
1058 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1059
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1056
1
0
0
0
1059 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1060
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1056
1
0
0
0
1060 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1061
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1056
1
0
0
0
1061 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1062
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1056
1
0
0
0
1062 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1063
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1056
1
0
0
0
1063 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1056 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__5
<CSheIntf>
2147483651
1064
dw_amba_ahb
_tmp_SYM_name__5

0
0
0
0

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
1065
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1064
1
0
0
0
1065 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1066
sc_port<ahb_slave_if, 0>
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1064
1
0
0
0
1066 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1067
sc_port<ahb_arbiter_if,1>
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1064
1
0
0
0
1067 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1068

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1064
1
0
0
2
1068 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1069
sc_port<ahb_decoder_if,1>
0
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1064
1
0
0
0
1069 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1064 </CSheIntf>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_7
<CSheIntf>
2147483651
1070
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_7

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1071

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1070
1
0
0
2
1071 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1070 </CSheIntf>
arm926_aux:intr_gen
<CSheIntf>
2147483651
1072
arm926_aux
intr_gen

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1073

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1072
1
0
0
2
1073 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1074
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1072
1
0
0
0
1074 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1075
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1072
1
0
0
0
1075 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1076
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1072
1
0
0
0
1076 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1077
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1072
1
0
0
0
1077 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1078
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1072
1
0
0
0
1078 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1079
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1072
1
0
0
0
1079 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1072 </CSheIntf>
source_sc:ConstGen
#407
library_3:TCM_Memory
<CSheIntf>
2147483651
1080
library_3
TCM_Memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1081

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1080
1
0
0
2
1081 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1080 </CSheIntf>
arm926_aux:_tmp_SYM_name__0
<CSheIntf>
2147483651
1082
arm926_aux
_tmp_SYM_name__0

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1083

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1082
1
0
0
2
1083 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1082 </CSheIntf>
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_0
<CSheIntf>
2147483651
1084
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_0

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1085
sc_in<bool>
1
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1084
1
0
0
0
1085 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1086
sc_port<ahb_slave_if, AHB_NUM_SLAVES>
0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1084
1
0
0
0
1086 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1087
sc_port<ahb_arbiter_if,1>
0
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1084
1
0
0
0
1087 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1088

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1084
1
0
0
2
1088 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1089
sc_port<ahb_decoder_if,1>
0
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1084
1
0
0
0
1089 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1090
sc_in<bool>
1
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1084
1
0
0
0
1090 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1084 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__11
<CSheIntf>
2147483651
1091
dw_amba_ahb
_tmp_SYM_name__11

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1092

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1091
1
0
0
2
1092 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1093
sc_port<sc_signal_in_if<bool>,2>
0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1091
1
0
0
0
1093 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1091 </CSheIntf>
dw_amba_ahb:abm_bus
<CSheIntf>
2147483651
1094
dw_amba_ahb
abm_bus

0
0
0
0

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
1095
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
0
1095 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1096
sc_port<abm_slave_if, 0>
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
0
1096 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1097
sc_port<abm_arbiter_if,1>
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
0
1097 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1098

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
2
1098 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1099
sc_port<abm_decoder_if,1>
0
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
0
1099 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1094 </CSheIntf>
arm_processors:_Intf_temp_!_arm946es_#_2
<CSheIntf>
2147483651
1100
arm_processors
_Intf_temp_!_arm946es_#_2

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
1101
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1100
1
0
0
0
1101 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1102
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1100
1
0
0
0
1102 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1103
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1100
1
0
0
0
1103 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1104
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1100
1
0
0
0
1104 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1105
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1100
1
0
0
0
1105 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1106
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1100
1
0
0
0
1106 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1107
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1100
1
0
0
0
1107 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1108
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1100
1
0
0
0
1108 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1109
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1100
1
0
0
0
1109 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1100 </CSheIntf>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_3
<CSheIntf>
2147483651
1110
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_3

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1111

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1110
1
0
0
2
1111 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1110 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__9
<CSheIntf>
2147483651
1112
dw_amba_ahb
_tmp_SYM_name__9

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1113

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
2
1113 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1114
sc_port<sc_signal_in_if<bool>,2>
0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
0
1114 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1112 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__1
<CSheIntf>
2147483651
1115
dw_amba_ahb
_tmp_SYM_name__1

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1116

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1115
1
0
0
2
1116 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1115 </CSheIntf>
arm_processors_aux:TCM_Memory
<CSheIntf>
2147483651
1117
arm_processors_aux
TCM_Memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1118

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1117
1
0
0
2
1118 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1117 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__10
<CSheIntf>
2147483651
1119
dw_amba_ahb
_tmp_SYM_name__10

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1120

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1119
1
0
0
2
1120 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1121
sc_port<sc_signal_in_if<bool>,2>
0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1119
1
0
0
0
1121 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1119 </CSheIntf>
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_5
<CSheIntf>
2147483651
1122
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_5

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
1123
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1122
1
0
0
0
1123 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1124
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1122
1
0
0
0
1124 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1125
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1122
1
0
0
0
1125 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1126
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1122
1
0
0
0
1126 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1127
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1122
1
0
0
0
1127 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1128
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1122
1
0
0
0
1128 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1129
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1122
1
0
0
0
1129 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1130
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1122
1
0
0
0
1130 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1131
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1122
1
0
0
0
1131 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1122 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__8
<CSheIntf>
2147483651
1132
dw_amba_ahb
_tmp_SYM_name__8

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1133
sc_port<sc_signal_in_if<bool>,2>
0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1132
1
0
0
0
1133 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1134

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1132
1
0
0
2
1134 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1132 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__6
<CSheIntf>
2147483651
1135
dw_amba_ahb
_tmp_SYM_name__6

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1136
sc_port<sc_signal_in_if<bool>,2>
0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1135
1
0
0
0
1136 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1137

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1135
1
0
0
2
1137 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1135 </CSheIntf>
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_8
<CSheIntf>
2147483651
1138
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_8

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1139

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1138
1
0
0
2
1139 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1140
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1138
1
0
0
0
1140 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1141
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1138
1
0
0
0
1141 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1142
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1138
1
0
0
0
1142 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1143
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1138
1
0
0
0
1143 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1144
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1138
1
0
0
0
1144 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1145
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1138
1
0
0
0
1145 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1138 </CSheIntf>
arm926_aux:_tmp_SYM_name__1
<CSheIntf>
2147483651
1146
arm926_aux
_tmp_SYM_name__1

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1147

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1146
1
0
0
2
1147 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1148
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1146
1
0
0
0
1148 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1149
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1146
1
0
0
0
1149 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1150
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1146
1
0
0
0
1150 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1151
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1146
1
0
0
0
1151 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1152
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1146
1
0
0
0
1152 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1146 </CSheIntf>
arm_processors:arm946es
<CSheIntf>
2147483651
1153
arm_processors
arm946es

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
1154
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1153
1
0
0
0
1154 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1155
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1153
1
0
0
0
1155 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1156
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1153
1
0
0
0
1156 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1157
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1153
1
0
0
0
1157 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1158
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1153
1
0
0
0
1158 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1159
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1153
1
0
0
0
1159 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1160
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1153
1
0
0
0
1160 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1161
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1153
1
0
0
0
1161 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1162
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1153
1
0
0
0
1162 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1153 </CSheIntf>
dw_amba_ahb:DW_AHB_Monitor
#241
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_4
<CSheIntf>
2147483651
1163
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_4

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
1164
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
0
1164 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1165
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
0
1165 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1166
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
0
1166 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1167
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
0
1167 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1168
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
0
1168 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1169
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
0
1169 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1170
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
0
1170 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1171
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
0
1171 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1172
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
0
1172 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1163 </CSheIntf>
dw_amba_ahb:DW_ahb_tlm
#631
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_1
<CSheIntf>
2147483651
1173
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_1

0
0
0
0

<OB_ARRAY>
0
10
<CSheSCIntfPin>
2147483650
1174
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1174 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1175
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1175 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1176
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1176 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1177
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1177 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1178
ahb_master_port
0
biu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1178 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1179
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1179 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1180
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1180 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1181
sc_port<tcm_slave_if>
0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1181 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1182
sc_port<tcm_slave_if>
0
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1182 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1183
sc_in<bool>
1
DHClkEn
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1173
1
0
0
0
1183 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1173 </CSheIntf>
dw_arm_processors_aux:HClkGen
#473
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_3
<CSheIntf>
2147483651
1184
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_3

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
1185
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1184
1
0
0
0
1185 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1186
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1184
1
0
0
0
1186 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1187
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1184
1
0
0
0
1187 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1188
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1184
1
0
0
0
1188 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1189
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1184
1
0
0
0
1189 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1190
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1184
1
0
0
0
1190 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1191
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1184
1
0
0
0
1191 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1192
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1184
1
0
0
0
1192 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1193
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1184
1
0
0
0
1193 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1184 </CSheIntf>
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_0
<CSheIntf>
2147483651
1194
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_0

0
0
0
0

<OB_ARRAY>
0
10
<CSheSCIntfPin>
2147483650
1195
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1195 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1196
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1196 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1197
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1197 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1198
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1198 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1199
sc_in<bool>
1
DHClkEn
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1199 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1200
ahb_master_port
0
biu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1200 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1201
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1201 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1202
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1202 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1203
sc_port<tcm_slave_if, 1>
0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1203 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1204
sc_port<tcm_slave_if, 1>
0
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1194
1
0
0
0
1204 </CSheSCIntfPin>
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1194 </CSheIntf>
dw_arm_processors:DW_arm946es
#516
dw_amba_ahb:DW_AHB_Arbiter
#610
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_0
<CSheIntf>
2147483651
1205
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_0

0
0
0
0

<OB_ARRAY>
0
0
</OB_ARRAY>
#0
#30
<OB_LIST>
0
0
</OB_LIST>
1205 </CSheIntf>
dw_arm_processors_aux:DW_IntrGen
#186

1

#1205
<OB_LIST>
0
1
#66
</OB_LIST>
#0
#742
#744
#0
#0
<attrs>
0
</attrs>
<locals>
<MAP_S2O>
0
0
</MAP_S2O>
</locals>
<locals_idx>
0
</locals_idx>
<scope>
<MAP_S2O>
0
38
nfiq
#119
arm946
#81
decoder
#424
high
#292
c178
#331
c179
#354
c168
#212
c169
#73
progmem
#324
itcm
#505
c204
#254
c205
#453
clockgen
#263
arbiter
#556
datamem
#372
c206
#461
falsegen
#541
c207
#569
intrgen
#105
ahbmonitor
#221
dtcm
#67
c180
#376
initram
#160
stackmem
#352
hclk
#58
c170
#498
nirq
#98
ahb_bus
#44
c193
#548
c171
#430
clk
#276
c172
#598
c173
#589
vinithi
#143
resetgen
#400
nreset
#131
c186
#170
c175
#579
</MAP_S2O>
</scope>
<exit>

</exit>
#31
#66
#742
#744
#29
30 </PAGE>
</OB_ARRAY>
</pages>
<section_hdr_0>
\
#ifndef __DW_arm946_example_h
#define __DW_arm946_example_h

#include <systemc.h>

#ifndef SYNTHESIS
#include <ccss_systemc.h>
#endif

#include "ahb_types.h"

using namespace ahb_namespace;

#include "DW_ahb_tlm.h"

#define CCSS_USE_SC_CTOR
#include "ahb_slave_if.h"
#include "ahb_bus_if.h"


\
</section_hdr_0>
<section_hdr_1>
\
: public sc_module

\
</section_hdr_1>
<section_hdr_2>
\


\
</section_hdr_2>
<section_hdr_3>
\

#ifndef SYNTHESIS
	SC_HAS_PROCESS(DW_arm946_example);
#endif

	// default constructor
	DW_arm946_example(sc_module_name name_)
	  CCSS_INIT_CHANNELS
	{
		InitParameters();

		// process declarations

		InitInstances();

	}

#ifndef SYNTHESIS
	// destructor
	~DW_arm946_example()
	{
		DeleteInstances();
	}
#endif


\
</section_hdr_3>
<section_hdr_4>
\

#endif

\
</section_hdr_4>
<section_src_0>
\
// basic_946 source file
#include "DW_arm946_example.h"


\
</section_src_0>
<section_src_1>

</section_src_1>
29 </SCHIERARCHICAL_MODEL>
</impl>
1 </MODEL>
