
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402330 <.init>:
  402330:	stp	x29, x30, [sp, #-16]!
  402334:	mov	x29, sp
  402338:	bl	403a28 <ferror@plt+0xf88>
  40233c:	ldp	x29, x30, [sp], #16
  402340:	ret

Disassembly of section .plt:

0000000000402350 <memcpy@plt-0x20>:
  402350:	stp	x16, x30, [sp, #-16]!
  402354:	adrp	x16, 42b000 <ferror@plt+0x28560>
  402358:	ldr	x17, [x16, #4088]
  40235c:	add	x16, x16, #0xff8
  402360:	br	x17
  402364:	nop
  402368:	nop
  40236c:	nop

0000000000402370 <memcpy@plt>:
  402370:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16]
  402378:	add	x16, x16, #0x0
  40237c:	br	x17

0000000000402380 <recvmsg@plt>:
  402380:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #8]
  402388:	add	x16, x16, #0x8
  40238c:	br	x17

0000000000402390 <strtoul@plt>:
  402390:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #16]
  402398:	add	x16, x16, #0x10
  40239c:	br	x17

00000000004023a0 <strlen@plt>:
  4023a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #24]
  4023a8:	add	x16, x16, #0x18
  4023ac:	br	x17

00000000004023b0 <fputs@plt>:
  4023b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #32]
  4023b8:	add	x16, x16, #0x20
  4023bc:	br	x17

00000000004023c0 <exit@plt>:
  4023c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #40]
  4023c8:	add	x16, x16, #0x28
  4023cc:	br	x17

00000000004023d0 <mount@plt>:
  4023d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #48]
  4023d8:	add	x16, x16, #0x30
  4023dc:	br	x17

00000000004023e0 <perror@plt>:
  4023e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #56]
  4023e8:	add	x16, x16, #0x38
  4023ec:	br	x17

00000000004023f0 <__cmsg_nxthdr@plt>:
  4023f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #64]
  4023f8:	add	x16, x16, #0x40
  4023fc:	br	x17

0000000000402400 <strtoll@plt>:
  402400:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #72]
  402408:	add	x16, x16, #0x48
  40240c:	br	x17

0000000000402410 <strnlen@plt>:
  402410:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #80]
  402418:	add	x16, x16, #0x50
  40241c:	br	x17

0000000000402420 <strtod@plt>:
  402420:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #88]
  402428:	add	x16, x16, #0x58
  40242c:	br	x17

0000000000402430 <geteuid@plt>:
  402430:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #96]
  402438:	add	x16, x16, #0x60
  40243c:	br	x17

0000000000402440 <sethostent@plt>:
  402440:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #104]
  402448:	add	x16, x16, #0x68
  40244c:	br	x17

0000000000402450 <bind@plt>:
  402450:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #112]
  402458:	add	x16, x16, #0x70
  40245c:	br	x17

0000000000402460 <setbuffer@plt>:
  402460:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #120]
  402468:	add	x16, x16, #0x78
  40246c:	br	x17

0000000000402470 <readlink@plt>:
  402470:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #128]
  402478:	add	x16, x16, #0x80
  40247c:	br	x17

0000000000402480 <ftell@plt>:
  402480:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #136]
  402488:	add	x16, x16, #0x88
  40248c:	br	x17

0000000000402490 <sprintf@plt>:
  402490:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #144]
  402498:	add	x16, x16, #0x90
  40249c:	br	x17

00000000004024a0 <getuid@plt>:
  4024a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #152]
  4024a8:	add	x16, x16, #0x98
  4024ac:	br	x17

00000000004024b0 <putc@plt>:
  4024b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #160]
  4024b8:	add	x16, x16, #0xa0
  4024bc:	br	x17

00000000004024c0 <opendir@plt>:
  4024c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #168]
  4024c8:	add	x16, x16, #0xa8
  4024cc:	br	x17

00000000004024d0 <strftime@plt>:
  4024d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #176]
  4024d8:	add	x16, x16, #0xb0
  4024dc:	br	x17

00000000004024e0 <fputc@plt>:
  4024e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #184]
  4024e8:	add	x16, x16, #0xb8
  4024ec:	br	x17

00000000004024f0 <getprotobyname@plt>:
  4024f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #192]
  4024f8:	add	x16, x16, #0xc0
  4024fc:	br	x17

0000000000402500 <unshare@plt>:
  402500:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #200]
  402508:	add	x16, x16, #0xc8
  40250c:	br	x17

0000000000402510 <snprintf@plt>:
  402510:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #208]
  402518:	add	x16, x16, #0xd0
  40251c:	br	x17

0000000000402520 <umount2@plt>:
  402520:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #216]
  402528:	add	x16, x16, #0xd8
  40252c:	br	x17

0000000000402530 <fileno@plt>:
  402530:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #224]
  402538:	add	x16, x16, #0xe0
  40253c:	br	x17

0000000000402540 <localtime@plt>:
  402540:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #232]
  402548:	add	x16, x16, #0xe8
  40254c:	br	x17

0000000000402550 <fclose@plt>:
  402550:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #240]
  402558:	add	x16, x16, #0xf0
  40255c:	br	x17

0000000000402560 <atoi@plt>:
  402560:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #248]
  402568:	add	x16, x16, #0xf8
  40256c:	br	x17

0000000000402570 <time@plt>:
  402570:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #256]
  402578:	add	x16, x16, #0x100
  40257c:	br	x17

0000000000402580 <malloc@plt>:
  402580:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #264]
  402588:	add	x16, x16, #0x108
  40258c:	br	x17

0000000000402590 <setsockopt@plt>:
  402590:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #272]
  402598:	add	x16, x16, #0x110
  40259c:	br	x17

00000000004025a0 <popen@plt>:
  4025a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #280]
  4025a8:	add	x16, x16, #0x118
  4025ac:	br	x17

00000000004025b0 <__isoc99_fscanf@plt>:
  4025b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #288]
  4025b8:	add	x16, x16, #0x120
  4025bc:	br	x17

00000000004025c0 <strncmp@plt>:
  4025c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #296]
  4025c8:	add	x16, x16, #0x128
  4025cc:	br	x17

00000000004025d0 <__libc_start_main@plt>:
  4025d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #304]
  4025d8:	add	x16, x16, #0x130
  4025dc:	br	x17

00000000004025e0 <strcat@plt>:
  4025e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #312]
  4025e8:	add	x16, x16, #0x138
  4025ec:	br	x17

00000000004025f0 <if_indextoname@plt>:
  4025f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #320]
  4025f8:	add	x16, x16, #0x140
  4025fc:	br	x17

0000000000402600 <memset@plt>:
  402600:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #328]
  402608:	add	x16, x16, #0x148
  40260c:	br	x17

0000000000402610 <gettimeofday@plt>:
  402610:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #336]
  402618:	add	x16, x16, #0x150
  40261c:	br	x17

0000000000402620 <sendmsg@plt>:
  402620:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #344]
  402628:	add	x16, x16, #0x158
  40262c:	br	x17

0000000000402630 <calloc@plt>:
  402630:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #352]
  402638:	add	x16, x16, #0x160
  40263c:	br	x17

0000000000402640 <cap_get_flag@plt>:
  402640:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #360]
  402648:	add	x16, x16, #0x168
  40264c:	br	x17

0000000000402650 <strcasecmp@plt>:
  402650:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #368]
  402658:	add	x16, x16, #0x170
  40265c:	br	x17

0000000000402660 <realloc@plt>:
  402660:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #376]
  402668:	add	x16, x16, #0x178
  40266c:	br	x17

0000000000402670 <cap_set_proc@plt>:
  402670:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #384]
  402678:	add	x16, x16, #0x180
  40267c:	br	x17

0000000000402680 <strdup@plt>:
  402680:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #392]
  402688:	add	x16, x16, #0x188
  40268c:	br	x17

0000000000402690 <closedir@plt>:
  402690:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #400]
  402698:	add	x16, x16, #0x190
  40269c:	br	x17

00000000004026a0 <strerror@plt>:
  4026a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #408]
  4026a8:	add	x16, x16, #0x198
  4026ac:	br	x17

00000000004026b0 <close@plt>:
  4026b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #416]
  4026b8:	add	x16, x16, #0x1a0
  4026bc:	br	x17

00000000004026c0 <strrchr@plt>:
  4026c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #424]
  4026c8:	add	x16, x16, #0x1a8
  4026cc:	br	x17

00000000004026d0 <recv@plt>:
  4026d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #432]
  4026d8:	add	x16, x16, #0x1b0
  4026dc:	br	x17

00000000004026e0 <__gmon_start__@plt>:
  4026e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #440]
  4026e8:	add	x16, x16, #0x1b8
  4026ec:	br	x17

00000000004026f0 <abort@plt>:
  4026f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #448]
  4026f8:	add	x16, x16, #0x1c0
  4026fc:	br	x17

0000000000402700 <getservbyport@plt>:
  402700:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #456]
  402708:	add	x16, x16, #0x1c8
  40270c:	br	x17

0000000000402710 <gnu_dev_major@plt>:
  402710:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #464]
  402718:	add	x16, x16, #0x1d0
  40271c:	br	x17

0000000000402720 <feof@plt>:
  402720:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #472]
  402728:	add	x16, x16, #0x1d8
  40272c:	br	x17

0000000000402730 <puts@plt>:
  402730:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #480]
  402738:	add	x16, x16, #0x1e0
  40273c:	br	x17

0000000000402740 <gethostbyname2@plt>:
  402740:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #488]
  402748:	add	x16, x16, #0x1e8
  40274c:	br	x17

0000000000402750 <memcmp@plt>:
  402750:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #496]
  402758:	add	x16, x16, #0x1f0
  40275c:	br	x17

0000000000402760 <getopt_long@plt>:
  402760:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #504]
  402768:	add	x16, x16, #0x1f8
  40276c:	br	x17

0000000000402770 <strcmp@plt>:
  402770:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #512]
  402778:	add	x16, x16, #0x200
  40277c:	br	x17

0000000000402780 <__ctype_b_loc@plt>:
  402780:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #520]
  402788:	add	x16, x16, #0x208
  40278c:	br	x17

0000000000402790 <strtol@plt>:
  402790:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #528]
  402798:	add	x16, x16, #0x210
  40279c:	br	x17

00000000004027a0 <cap_get_proc@plt>:
  4027a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #536]
  4027a8:	add	x16, x16, #0x218
  4027ac:	br	x17

00000000004027b0 <fread@plt>:
  4027b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #544]
  4027b8:	add	x16, x16, #0x220
  4027bc:	br	x17

00000000004027c0 <getline@plt>:
  4027c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #552]
  4027c8:	add	x16, x16, #0x228
  4027cc:	br	x17

00000000004027d0 <gethostbyaddr@plt>:
  4027d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #560]
  4027d8:	add	x16, x16, #0x230
  4027dc:	br	x17

00000000004027e0 <statvfs64@plt>:
  4027e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #568]
  4027e8:	add	x16, x16, #0x238
  4027ec:	br	x17

00000000004027f0 <free@plt>:
  4027f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #576]
  4027f8:	add	x16, x16, #0x240
  4027fc:	br	x17

0000000000402800 <inet_pton@plt>:
  402800:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #584]
  402808:	add	x16, x16, #0x248
  40280c:	br	x17

0000000000402810 <readdir64@plt>:
  402810:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #592]
  402818:	add	x16, x16, #0x250
  40281c:	br	x17

0000000000402820 <send@plt>:
  402820:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #600]
  402828:	add	x16, x16, #0x258
  40282c:	br	x17

0000000000402830 <strspn@plt>:
  402830:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #608]
  402838:	add	x16, x16, #0x260
  40283c:	br	x17

0000000000402840 <strchr@plt>:
  402840:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #616]
  402848:	add	x16, x16, #0x268
  40284c:	br	x17

0000000000402850 <strtoull@plt>:
  402850:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #624]
  402858:	add	x16, x16, #0x270
  40285c:	br	x17

0000000000402860 <fwrite@plt>:
  402860:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #632]
  402868:	add	x16, x16, #0x278
  40286c:	br	x17

0000000000402870 <fnmatch@plt>:
  402870:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #640]
  402878:	add	x16, x16, #0x280
  40287c:	br	x17

0000000000402880 <socket@plt>:
  402880:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #648]
  402888:	add	x16, x16, #0x288
  40288c:	br	x17

0000000000402890 <fflush@plt>:
  402890:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #656]
  402898:	add	x16, x16, #0x290
  40289c:	br	x17

00000000004028a0 <gnu_dev_minor@plt>:
  4028a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #664]
  4028a8:	add	x16, x16, #0x298
  4028ac:	br	x17

00000000004028b0 <strcpy@plt>:
  4028b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #672]
  4028b8:	add	x16, x16, #0x2a0
  4028bc:	br	x17

00000000004028c0 <getprotobynumber@plt>:
  4028c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #680]
  4028c8:	add	x16, x16, #0x2a8
  4028cc:	br	x17

00000000004028d0 <fopen64@plt>:
  4028d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #688]
  4028d8:	add	x16, x16, #0x2b0
  4028dc:	br	x17

00000000004028e0 <setns@plt>:
  4028e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #696]
  4028e8:	add	x16, x16, #0x2b8
  4028ec:	br	x17

00000000004028f0 <cap_clear@plt>:
  4028f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #704]
  4028f8:	add	x16, x16, #0x2c0
  4028fc:	br	x17

0000000000402900 <isatty@plt>:
  402900:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #712]
  402908:	add	x16, x16, #0x2c8
  40290c:	br	x17

0000000000402910 <sysconf@plt>:
  402910:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402914:	ldr	x17, [x16, #720]
  402918:	add	x16, x16, #0x2d0
  40291c:	br	x17

0000000000402920 <open64@plt>:
  402920:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402924:	ldr	x17, [x16, #728]
  402928:	add	x16, x16, #0x2d8
  40292c:	br	x17

0000000000402930 <asctime@plt>:
  402930:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402934:	ldr	x17, [x16, #736]
  402938:	add	x16, x16, #0x2e0
  40293c:	br	x17

0000000000402940 <cap_free@plt>:
  402940:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402944:	ldr	x17, [x16, #744]
  402948:	add	x16, x16, #0x2e8
  40294c:	br	x17

0000000000402950 <setservent@plt>:
  402950:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402954:	ldr	x17, [x16, #752]
  402958:	add	x16, x16, #0x2f0
  40295c:	br	x17

0000000000402960 <if_nametoindex@plt>:
  402960:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402964:	ldr	x17, [x16, #760]
  402968:	add	x16, x16, #0x2f8
  40296c:	br	x17

0000000000402970 <strchrnul@plt>:
  402970:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402974:	ldr	x17, [x16, #768]
  402978:	add	x16, x16, #0x300
  40297c:	br	x17

0000000000402980 <strstr@plt>:
  402980:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402984:	ldr	x17, [x16, #776]
  402988:	add	x16, x16, #0x308
  40298c:	br	x17

0000000000402990 <__isoc99_sscanf@plt>:
  402990:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402994:	ldr	x17, [x16, #784]
  402998:	add	x16, x16, #0x310
  40299c:	br	x17

00000000004029a0 <vsnprintf@plt>:
  4029a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4029a4:	ldr	x17, [x16, #792]
  4029a8:	add	x16, x16, #0x318
  4029ac:	br	x17

00000000004029b0 <strncpy@plt>:
  4029b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4029b4:	ldr	x17, [x16, #800]
  4029b8:	add	x16, x16, #0x320
  4029bc:	br	x17

00000000004029c0 <pclose@plt>:
  4029c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4029c4:	ldr	x17, [x16, #808]
  4029c8:	add	x16, x16, #0x328
  4029cc:	br	x17

00000000004029d0 <strcspn@plt>:
  4029d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4029d4:	ldr	x17, [x16, #816]
  4029d8:	add	x16, x16, #0x330
  4029dc:	br	x17

00000000004029e0 <vfprintf@plt>:
  4029e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4029e4:	ldr	x17, [x16, #824]
  4029e8:	add	x16, x16, #0x338
  4029ec:	br	x17

00000000004029f0 <printf@plt>:
  4029f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4029f4:	ldr	x17, [x16, #832]
  4029f8:	add	x16, x16, #0x340
  4029fc:	br	x17

0000000000402a00 <__assert_fail@plt>:
  402a00:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a04:	ldr	x17, [x16, #840]
  402a08:	add	x16, x16, #0x348
  402a0c:	br	x17

0000000000402a10 <__errno_location@plt>:
  402a10:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a14:	ldr	x17, [x16, #848]
  402a18:	add	x16, x16, #0x350
  402a1c:	br	x17

0000000000402a20 <getenv@plt>:
  402a20:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a24:	ldr	x17, [x16, #856]
  402a28:	add	x16, x16, #0x358
  402a2c:	br	x17

0000000000402a30 <putchar@plt>:
  402a30:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a34:	ldr	x17, [x16, #864]
  402a38:	add	x16, x16, #0x360
  402a3c:	br	x17

0000000000402a40 <getsockname@plt>:
  402a40:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a44:	ldr	x17, [x16, #872]
  402a48:	add	x16, x16, #0x368
  402a4c:	br	x17

0000000000402a50 <getservbyname@plt>:
  402a50:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a54:	ldr	x17, [x16, #880]
  402a58:	add	x16, x16, #0x370
  402a5c:	br	x17

0000000000402a60 <fprintf@plt>:
  402a60:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a64:	ldr	x17, [x16, #888]
  402a68:	add	x16, x16, #0x378
  402a6c:	br	x17

0000000000402a70 <fgets@plt>:
  402a70:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a74:	ldr	x17, [x16, #896]
  402a78:	add	x16, x16, #0x380
  402a7c:	br	x17

0000000000402a80 <inet_ntop@plt>:
  402a80:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a84:	ldr	x17, [x16, #904]
  402a88:	add	x16, x16, #0x388
  402a8c:	br	x17

0000000000402a90 <ioctl@plt>:
  402a90:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402a94:	ldr	x17, [x16, #912]
  402a98:	add	x16, x16, #0x390
  402a9c:	br	x17

0000000000402aa0 <ferror@plt>:
  402aa0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402aa4:	ldr	x17, [x16, #920]
  402aa8:	add	x16, x16, #0x398
  402aac:	br	x17

Disassembly of section .text:

0000000000402ab0 <.text>:
  402ab0:	stp	x29, x30, [sp, #-224]!
  402ab4:	mov	x29, sp
  402ab8:	stp	x21, x22, [sp, #32]
  402abc:	adrp	x22, 415000 <ferror@plt+0x12560>
  402ac0:	add	x22, x22, #0x120
  402ac4:	mov	w21, w0
  402ac8:	adrp	x0, 414000 <ferror@plt+0x11560>
  402acc:	add	x0, x0, #0xc38
  402ad0:	stp	x25, x26, [sp, #64]
  402ad4:	mov	x25, x1
  402ad8:	stp	x27, x28, [sp, #80]
  402adc:	add	x28, x22, #0xaf0
  402ae0:	mov	w26, #0x0                   	// #0
  402ae4:	mov	w27, #0x0                   	// #0
  402ae8:	stp	x19, x20, [sp, #16]
  402aec:	mov	w19, #0x0                   	// #0
  402af0:	stp	x23, x24, [sp, #48]
  402af4:	mov	x23, #0x0                   	// #0
  402af8:	mov	x24, #0x0                   	// #0
  402afc:	str	x0, [sp, #96]
  402b00:	adrp	x0, 415000 <ferror@plt+0x12560>
  402b04:	add	x0, x0, #0x114
  402b08:	str	x0, [sp, #104]
  402b0c:	ldr	x2, [sp, #96]
  402b10:	mov	x3, x28
  402b14:	mov	x1, x25
  402b18:	mov	w0, w21
  402b1c:	mov	x4, #0x0                   	// #0
  402b20:	bl	402760 <getopt_long@plt>
  402b24:	mov	w20, w0
  402b28:	cmn	w0, #0x1
  402b2c:	b.ne	402b74 <ferror@plt+0xd4>  // b.any
  402b30:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402b34:	ldr	w1, [x0, #3560]
  402b38:	sub	w21, w21, w1
  402b3c:	add	x25, x25, w1, sxtw #3
  402b40:	cbz	w26, 402b58 <ferror@plt+0xb8>
  402b44:	bl	406cb0 <ferror@plt+0x4210>
  402b48:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402b4c:	ldr	w0, [x0, #1352]
  402b50:	cbz	w0, 402b58 <ferror@plt+0xb8>
  402b54:	cbz	w21, 402f18 <ferror@plt+0x478>
  402b58:	adrp	x27, 414000 <ferror@plt+0x11560>
  402b5c:	adrp	x28, 414000 <ferror@plt+0x11560>
  402b60:	add	x0, x27, #0xc60
  402b64:	add	x28, x28, #0xc66
  402b68:	mov	w26, #0x0                   	// #0
  402b6c:	str	x0, [sp, #96]
  402b70:	b	403000 <ferror@plt+0x560>
  402b74:	cmp	w20, #0x7a
  402b78:	b.gt	402bb4 <ferror@plt+0x114>
  402b7c:	cmp	w20, #0x2f
  402b80:	b.gt	402b88 <ferror@plt+0xe8>
  402b84:	bl	40740c <ferror@plt+0x496c>
  402b88:	sub	w20, w20, #0x30
  402b8c:	cmp	w20, #0x4a
  402b90:	b.hi	402b84 <ferror@plt+0xe4>  // b.pmore
  402b94:	adrp	x1, 415000 <ferror@plt+0x12560>
  402b98:	add	x1, x1, #0x7c
  402b9c:	ldrh	w0, [x1, w20, uxtw #1]
  402ba0:	adr	x1, 402bac <ferror@plt+0x10c>
  402ba4:	add	x0, x1, w0, sxth #2
  402ba8:	br	x0
  402bac:	mov	w19, #0x480                 	// #1152
  402bb0:	b	402b0c <ferror@plt+0x6c>
  402bb4:	sub	w20, w20, #0x100
  402bb8:	cmp	w20, #0x4
  402bbc:	b.hi	402b84 <ferror@plt+0xe4>  // b.pmore
  402bc0:	ldr	x0, [sp, #104]
  402bc4:	ldrh	w0, [x0, w20, uxtw #1]
  402bc8:	adr	x1, 402bd4 <ferror@plt+0x134>
  402bcc:	add	x0, x1, w0, sxth #2
  402bd0:	br	x0
  402bd4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  402bd8:	mov	w1, #0x1                   	// #1
  402bdc:	str	w1, [x0, #1712]
  402be0:	b	402b0c <ferror@plt+0x6c>
  402be4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  402be8:	mov	w1, #0x1                   	// #1
  402bec:	str	w1, [x0, #1704]
  402bf0:	b	402b0c <ferror@plt+0x6c>
  402bf4:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  402bf8:	mov	w1, #0x1                   	// #1
  402bfc:	str	w1, [x0, #1808]
  402c00:	b	402b0c <ferror@plt+0x6c>
  402c04:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  402c08:	mov	w1, #0x1                   	// #1
  402c0c:	str	w1, [x0, #1808]
  402c10:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x7208>
  402c14:	ldr	w0, [x1, #1664]
  402c18:	add	w0, w0, #0x1
  402c1c:	str	w0, [x1, #1664]
  402c20:	b	402b0c <ferror@plt+0x6c>
  402c24:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  402c28:	mov	w1, #0x1                   	// #1
  402c2c:	str	w1, [x0, #1860]
  402c30:	b	402b0c <ferror@plt+0x6c>
  402c34:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  402c38:	mov	w1, #0x1                   	// #1
  402c3c:	str	w1, [x0, #1864]
  402c40:	b	402b0c <ferror@plt+0x6c>
  402c44:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c48:	add	x0, x0, #0xe08
  402c4c:	ldr	w1, [x0, #2380]
  402c50:	add	w1, w1, #0x1
  402c54:	str	w1, [x0, #2380]
  402c58:	bl	407da8 <ferror@plt+0x5308>
  402c5c:	b	402b0c <ferror@plt+0x6c>
  402c60:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c64:	add	x0, x0, #0xe08
  402c68:	mov	w1, #0x1                   	// #1
  402c6c:	str	w1, [x0, #2312]
  402c70:	ldr	w1, [x0, #2392]
  402c74:	add	w1, w1, #0x1
  402c78:	str	w1, [x0, #2392]
  402c7c:	b	402b0c <ferror@plt+0x6c>
  402c80:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  402c84:	mov	w1, #0x1                   	// #1
  402c88:	str	w1, [x0, #1896]
  402c8c:	b	402b0c <ferror@plt+0x6c>
  402c90:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c94:	add	x0, x0, #0xe08
  402c98:	mov	x2, #0x2                   	// #2
  402c9c:	ldr	x1, [x0, #2320]
  402ca0:	movk	x2, #0xb37, lsl #32
  402ca4:	orr	x1, x1, x2
  402ca8:	str	x1, [x0, #2320]
  402cac:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402cb0:	str	wzr, [x0, #1352]
  402cb4:	b	402b0c <ferror@plt+0x6c>
  402cb8:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402cbc:	add	x0, x0, #0xe08
  402cc0:	mov	x2, #0x1                   	// #1
  402cc4:	ldr	x1, [x0, #2320]
  402cc8:	b	402ca0 <ferror@plt+0x200>
  402ccc:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402cd0:	add	x0, x0, #0xe08
  402cd4:	mov	x2, #0x400                 	// #1024
  402cd8:	ldr	x1, [x0, #2320]
  402cdc:	b	402ca0 <ferror@plt+0x200>
  402ce0:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402ce4:	add	x0, x0, #0xe08
  402ce8:	mov	x2, #0x4                   	// #4
  402cec:	ldr	x1, [x0, #2320]
  402cf0:	movk	x2, #0x2, lsl #32
  402cf4:	b	402ca4 <ferror@plt+0x204>
  402cf8:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402cfc:	add	x0, x0, #0xe08
  402d00:	mov	x2, #0x8                   	// #8
  402d04:	ldr	x1, [x0, #2320]
  402d08:	b	402cf0 <ferror@plt+0x250>
  402d0c:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402d10:	adrp	x1, 414000 <ferror@plt+0x11560>
  402d14:	add	x1, x1, #0x6bf
  402d18:	ldr	x20, [x0, #3552]
  402d1c:	mov	x0, x20
  402d20:	bl	402770 <strcmp@plt>
  402d24:	cbnz	w0, 402d30 <ferror@plt+0x290>
  402d28:	mov	w0, #0x2                   	// #2
  402d2c:	b	402dd4 <ferror@plt+0x334>
  402d30:	adrp	x1, 414000 <ferror@plt+0x11560>
  402d34:	mov	x0, x20
  402d38:	add	x1, x1, #0xb82
  402d3c:	bl	402770 <strcmp@plt>
  402d40:	cbnz	w0, 402d4c <ferror@plt+0x2ac>
  402d44:	mov	w0, #0xa                   	// #10
  402d48:	b	402dd4 <ferror@plt+0x334>
  402d4c:	adrp	x1, 414000 <ferror@plt+0x11560>
  402d50:	mov	x0, x20
  402d54:	add	x1, x1, #0x97c
  402d58:	bl	402770 <strcmp@plt>
  402d5c:	cbnz	w0, 402d68 <ferror@plt+0x2c8>
  402d60:	mov	w0, #0x11                  	// #17
  402d64:	b	402dd4 <ferror@plt+0x334>
  402d68:	adrp	x1, 414000 <ferror@plt+0x11560>
  402d6c:	mov	x0, x20
  402d70:	add	x1, x1, #0xa28
  402d74:	bl	402770 <strcmp@plt>
  402d78:	cbnz	w0, 402d84 <ferror@plt+0x2e4>
  402d7c:	mov	w0, #0x1                   	// #1
  402d80:	b	402dd4 <ferror@plt+0x334>
  402d84:	adrp	x1, 414000 <ferror@plt+0x11560>
  402d88:	mov	x0, x20
  402d8c:	add	x1, x1, #0x979
  402d90:	bl	402770 <strcmp@plt>
  402d94:	cbnz	w0, 402da0 <ferror@plt+0x300>
  402d98:	mov	w0, #0x10                  	// #16
  402d9c:	b	402dd4 <ferror@plt+0x334>
  402da0:	adrp	x1, 414000 <ferror@plt+0x11560>
  402da4:	mov	x0, x20
  402da8:	add	x1, x1, #0xb88
  402dac:	bl	402770 <strcmp@plt>
  402db0:	cbnz	w0, 402dbc <ferror@plt+0x31c>
  402db4:	mov	w0, #0x1e                  	// #30
  402db8:	b	402dd4 <ferror@plt+0x334>
  402dbc:	adrp	x1, 414000 <ferror@plt+0x11560>
  402dc0:	mov	x0, x20
  402dc4:	add	x1, x1, #0x702
  402dc8:	bl	402770 <strcmp@plt>
  402dcc:	cbnz	w0, 402ddc <ferror@plt+0x33c>
  402dd0:	mov	w0, #0x28                  	// #40
  402dd4:	bl	4073bc <ferror@plt+0x491c>
  402dd8:	b	402b0c <ferror@plt+0x6c>
  402ddc:	adrp	x1, 413000 <ferror@plt+0x10560>
  402de0:	mov	x0, x20
  402de4:	add	x1, x1, #0xec0
  402de8:	bl	402770 <strcmp@plt>
  402dec:	cbnz	w0, 402df8 <ferror@plt+0x358>
  402df0:	mov	w0, #0x2c                  	// #44
  402df4:	b	402dd4 <ferror@plt+0x334>
  402df8:	adrp	x1, 414000 <ferror@plt+0x11560>
  402dfc:	mov	x0, x20
  402e00:	add	x1, x1, #0xb8d
  402e04:	bl	402770 <strcmp@plt>
  402e08:	cbnz	w0, 402e10 <ferror@plt+0x370>
  402e0c:	bl	403e28 <ferror@plt+0x1388>
  402e10:	adrp	x1, 414000 <ferror@plt+0x11560>
  402e14:	mov	x2, x20
  402e18:	add	x1, x1, #0xb92
  402e1c:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402e20:	ldr	x0, [x0, #3544]
  402e24:	bl	402a60 <fprintf@plt>
  402e28:	b	402b84 <ferror@plt+0xe4>
  402e2c:	cbnz	w27, 402e4c <ferror@plt+0x3ac>
  402e30:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  402e34:	cmp	w19, #0x0
  402e38:	str	wzr, [x0, #1816]
  402e3c:	mov	w0, #0xb37                 	// #2871
  402e40:	csel	w19, w19, w0, ne  // ne = any
  402e44:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402e48:	str	wzr, [x0, #1352]
  402e4c:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402e50:	ldr	x27, [x0, #3552]
  402e54:	mov	x0, x27
  402e58:	mov	w1, #0x2c                  	// #44
  402e5c:	bl	402840 <strchr@plt>
  402e60:	mov	x20, x0
  402e64:	cbz	x0, 402e6c <ferror@plt+0x3cc>
  402e68:	strb	wzr, [x0]
  402e6c:	mov	x0, x27
  402e70:	bl	407a10 <ferror@plt+0x4f70>
  402e74:	cbz	w0, 402e88 <ferror@plt+0x3e8>
  402e78:	adrp	x1, 414000 <ferror@plt+0x11560>
  402e7c:	mov	x2, x27
  402e80:	add	x1, x1, #0xbae
  402e84:	b	402e1c <ferror@plt+0x37c>
  402e88:	add	x27, x20, #0x1
  402e8c:	cbnz	x20, 402e54 <ferror@plt+0x3b4>
  402e90:	mov	w27, #0x1                   	// #1
  402e94:	b	402b0c <ferror@plt+0x6c>
  402e98:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402e9c:	ldr	x24, [x0, #3552]
  402ea0:	b	402b0c <ferror@plt+0x6c>
  402ea4:	cbz	x23, 402ec4 <ferror@plt+0x424>
  402ea8:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402eac:	ldr	x1, [x0, #3544]
  402eb0:	adrp	x0, 414000 <ferror@plt+0x11560>
  402eb4:	add	x0, x0, #0xbd3
  402eb8:	bl	4023b0 <fputs@plt>
  402ebc:	mov	w0, #0xffffffff            	// #-1
  402ec0:	bl	4023c0 <exit@plt>
  402ec4:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402ec8:	ldr	x0, [x0, #3552]
  402ecc:	ldrb	w1, [x0]
  402ed0:	cmp	w1, #0x2d
  402ed4:	b.ne	402ef4 <ferror@plt+0x454>  // b.any
  402ed8:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402edc:	ldr	x23, [x0, #3576]
  402ee0:	cbnz	x23, 402b0c <ferror@plt+0x6c>
  402ee4:	adrp	x0, 414000 <ferror@plt+0x11560>
  402ee8:	add	x0, x0, #0xbee
  402eec:	bl	4023e0 <perror@plt>
  402ef0:	b	402ebc <ferror@plt+0x41c>
  402ef4:	adrp	x1, 416000 <ferror@plt+0x13560>
  402ef8:	add	x1, x1, #0xf67
  402efc:	bl	4028d0 <fopen64@plt>
  402f00:	mov	x23, x0
  402f04:	b	402ee0 <ferror@plt+0x440>
  402f08:	adrp	x0, 414000 <ferror@plt+0x11560>
  402f0c:	add	x1, x22, #0xae8
  402f10:	add	x0, x0, #0xc00
  402f14:	bl	4029f0 <printf@plt>
  402f18:	mov	w0, #0x0                   	// #0
  402f1c:	b	402ec0 <ferror@plt+0x420>
  402f20:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402f24:	add	x0, x0, #0xe08
  402f28:	ldr	w1, [x0, #2376]
  402f2c:	add	w1, w1, #0x1
  402f30:	str	w1, [x0, #2376]
  402f34:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402f38:	ldr	x1, [x0, #3544]
  402f3c:	adrp	x0, 414000 <ferror@plt+0x11560>
  402f40:	add	x0, x0, #0xc1b
  402f44:	bl	4023b0 <fputs@plt>
  402f48:	mov	w0, #0x1                   	// #1
  402f4c:	b	402ec0 <ferror@plt+0x420>
  402f50:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  402f54:	ldr	x0, [x0, #3552]
  402f58:	bl	40f878 <ferror@plt+0xcdd8>
  402f5c:	cbz	w0, 402b0c <ferror@plt+0x6c>
  402f60:	b	402f48 <ferror@plt+0x4a8>
  402f64:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  402f68:	mov	w1, #0x1                   	// #1
  402f6c:	str	w1, [x0, #1880]
  402f70:	b	402b0c <ferror@plt+0x6c>
  402f74:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  402f78:	mov	w1, #0x1                   	// #1
  402f7c:	str	w1, [x0, #1868]
  402f80:	b	402b0c <ferror@plt+0x6c>
  402f84:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  402f88:	mov	w1, #0x1                   	// #1
  402f8c:	strb	w1, [x0, #1840]
  402f90:	b	402b0c <ferror@plt+0x6c>
  402f94:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  402f98:	str	wzr, [x0, #1356]
  402f9c:	b	402b0c <ferror@plt+0x6c>
  402fa0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  402fa4:	mov	w1, #0x1                   	// #1
  402fa8:	str	w1, [x0, #1668]
  402fac:	b	402b0c <ferror@plt+0x6c>
  402fb0:	mov	w19, #0xfff                 	// #4095
  402fb4:	b	402b0c <ferror@plt+0x6c>
  402fb8:	mov	w26, #0x1                   	// #1
  402fbc:	b	402b0c <ferror@plt+0x6c>
  402fc0:	ldr	x1, [sp, #96]
  402fc4:	ldr	x27, [x25]
  402fc8:	mov	x0, x27
  402fcc:	bl	402770 <strcmp@plt>
  402fd0:	cbnz	w0, 403040 <ferror@plt+0x5a0>
  402fd4:	cmp	w21, #0x1
  402fd8:	b.ne	402fe0 <ferror@plt+0x540>  // b.any
  402fdc:	bl	40c194 <ferror@plt+0x96f4>
  402fe0:	ldr	x0, [x25, #8]
  402fe4:	cmp	w26, #0x0
  402fe8:	csel	w19, w19, wzr, ne  // ne = any
  402fec:	bl	4057ac <ferror@plt+0x2d0c>
  402ff0:	orr	w19, w19, w0
  402ff4:	sub	w21, w21, #0x2
  402ff8:	add	x25, x25, #0x10
  402ffc:	mov	w26, #0x1                   	// #1
  403000:	cmp	w21, #0x0
  403004:	b.gt	402fc0 <ferror@plt+0x520>
  403008:	adrp	x27, 42c000 <memcpy@GLIBC_2.17>
  40300c:	add	x27, x27, #0x3b0
  403010:	adrp	x26, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403014:	add	x26, x26, #0xe08
  403018:	ldr	w0, [x27, #408]
  40301c:	cbz	w0, 403088 <ferror@plt+0x5e8>
  403020:	cmp	w19, #0x0
  403024:	mov	w0, #0xb37                 	// #2871
  403028:	csel	w19, w19, w0, ne  // ne = any
  40302c:	adrp	x0, 413000 <ferror@plt+0x10560>
  403030:	add	x0, x0, #0xf10
  403034:	bl	407a10 <ferror@plt+0x4f70>
  403038:	str	w19, [x26, #2324]
  40303c:	b	40308c <ferror@plt+0x5ec>
  403040:	mov	x1, x28
  403044:	mov	x0, x27
  403048:	bl	402770 <strcmp@plt>
  40304c:	cbz	w0, 403064 <ferror@plt+0x5c4>
  403050:	adrp	x1, 414000 <ferror@plt+0x11560>
  403054:	mov	x0, x27
  403058:	add	x1, x1, #0xc6e
  40305c:	bl	402770 <strcmp@plt>
  403060:	cbnz	w0, 403008 <ferror@plt+0x568>
  403064:	cmp	w21, #0x1
  403068:	b.eq	402fdc <ferror@plt+0x53c>  // b.none
  40306c:	cmp	w26, #0x0
  403070:	mov	w0, #0xfff                 	// #4095
  403074:	csel	w19, w19, w0, ne  // ne = any
  403078:	ldr	x0, [x25, #8]
  40307c:	bl	4057ac <ferror@plt+0x2d0c>
  403080:	bic	w19, w19, w0
  403084:	b	402ff4 <ferror@plt+0x554>
  403088:	cbnz	w19, 403038 <ferror@plt+0x598>
  40308c:	ldr	w0, [x26, #2320]
  403090:	add	x3, x22, #0x890
  403094:	ldr	x1, [x26, #2328]
  403098:	mov	w4, #0x0                   	// #0
  40309c:	mov	w2, #0x0                   	// #0
  4030a0:	asr	w5, w0, w2
  4030a4:	tbz	w5, #0, 4030bc <ferror@plt+0x61c>
  4030a8:	ldr	x5, [x3, #8]
  4030ac:	tst	x5, x1
  4030b0:	b.ne	4030bc <ferror@plt+0x61c>  // b.any
  4030b4:	orr	x1, x1, x5
  4030b8:	mov	w4, #0x1                   	// #1
  4030bc:	add	w2, w2, #0x1
  4030c0:	add	x3, x3, #0x28
  4030c4:	cmp	w2, #0xf
  4030c8:	b.ne	4030a0 <ferror@plt+0x600>  // b.any
  4030cc:	cbz	w4, 4030d4 <ferror@plt+0x634>
  4030d0:	str	x1, [x26, #2328]
  4030d4:	ldr	x4, [x26, #2328]
  4030d8:	add	x22, x22, #0x158
  4030dc:	mov	x1, #0x0                   	// #0
  4030e0:	mov	w2, #0x0                   	// #0
  4030e4:	mov	x5, #0x28                  	// #40
  4030e8:	lsr	x3, x4, x1
  4030ec:	tbz	w3, #0, 403108 <ferror@plt+0x668>
  4030f0:	mul	x3, x1, x5
  4030f4:	ldr	w3, [x3, x22]
  4030f8:	tst	w0, w3
  4030fc:	b.ne	403108 <ferror@plt+0x668>  // b.any
  403100:	orr	w0, w0, w3
  403104:	mov	w2, #0x1                   	// #1
  403108:	add	x1, x1, #0x1
  40310c:	cmp	x1, #0x2d
  403110:	b.ne	4030e8 <ferror@plt+0x648>  // b.any
  403114:	cbz	w2, 40311c <ferror@plt+0x67c>
  403118:	str	w0, [x26, #2320]
  40311c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  403120:	ldr	w0, [x0, #1712]
  403124:	cbnz	w0, 403148 <ferror@plt+0x6a8>
  403128:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40312c:	ldr	w0, [x0, #1704]
  403130:	cbz	w0, 403148 <ferror@plt+0x6a8>
  403134:	ldr	w1, [x26, #2320]
  403138:	mov	w0, #0x477                 	// #1143
  40313c:	tst	w1, w0
  403140:	b.eq	403148 <ferror@plt+0x6a8>  // b.none
  403144:	bl	4043d8 <ferror@plt+0x1938>
  403148:	ldr	w0, [x26, #2320]
  40314c:	add	x1, x26, #0x910
  403150:	cbnz	w0, 40316c <ferror@plt+0x6cc>
  403154:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403158:	ldr	x1, [x0, #3544]
  40315c:	adrp	x0, 414000 <ferror@plt+0x11560>
  403160:	add	x0, x0, #0xc73
  403164:	bl	4023b0 <fputs@plt>
  403168:	b	402f18 <ferror@plt+0x478>
  40316c:	ldr	x2, [x1, #8]
  403170:	cbnz	x2, 403188 <ferror@plt+0x6e8>
  403174:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403178:	ldr	x1, [x0, #3544]
  40317c:	adrp	x0, 414000 <ferror@plt+0x11560>
  403180:	add	x0, x0, #0xca3
  403184:	b	403164 <ferror@plt+0x6c4>
  403188:	ldr	w1, [x1, #4]
  40318c:	cbnz	w1, 4031a4 <ferror@plt+0x704>
  403190:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403194:	ldr	x1, [x0, #3544]
  403198:	adrp	x0, 414000 <ferror@plt+0x11560>
  40319c:	add	x0, x0, #0xcce
  4031a0:	b	403164 <ferror@plt+0x6c4>
  4031a4:	cbz	x24, 403204 <ferror@plt+0x764>
  4031a8:	tbnz	w0, #0, 4031c0 <ferror@plt+0x720>
  4031ac:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4031b0:	ldr	x1, [x0, #3544]
  4031b4:	adrp	x0, 414000 <ferror@plt+0x11560>
  4031b8:	add	x0, x0, #0xcfe
  4031bc:	b	403164 <ferror@plt+0x6c4>
  4031c0:	ldrb	w0, [x24]
  4031c4:	cmp	w0, #0x2d
  4031c8:	b.ne	4031ec <ferror@plt+0x74c>  // b.any
  4031cc:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4031d0:	ldr	x19, [x0, #3568]
  4031d4:	mov	w1, #0x6                   	// #6
  4031d8:	mov	x0, x19
  4031dc:	bl	406f28 <ferror@plt+0x4488>
  4031e0:	mov	x0, x19
  4031e4:	bl	402890 <fflush@plt>
  4031e8:	b	402f18 <ferror@plt+0x478>
  4031ec:	mov	x0, x24
  4031f0:	adrp	x1, 414000 <ferror@plt+0x11560>
  4031f4:	add	x1, x1, #0xd5e
  4031f8:	bl	4028d0 <fopen64@plt>
  4031fc:	mov	x19, x0
  403200:	b	4031d4 <ferror@plt+0x734>
  403204:	mov	x3, x23
  403208:	mov	x2, x25
  40320c:	mov	w1, w21
  403210:	add	x0, x26, #0x920
  403214:	bl	40b2bc <ferror@plt+0x881c>
  403218:	mov	w19, w0
  40321c:	cbnz	w0, 402b84 <ferror@plt+0xe4>
  403220:	ldr	w0, [x26, #2320]
  403224:	sub	w1, w0, #0x1
  403228:	tst	w1, w0
  40322c:	b.ne	403238 <ferror@plt+0x798>  // b.any
  403230:	mov	w0, #0x1                   	// #1
  403234:	str	w0, [x27, #32]
  403238:	ldr	w0, [x26, #2324]
  40323c:	sub	w1, w0, #0x1
  403240:	tst	w1, w0
  403244:	b.ne	403250 <ferror@plt+0x7b0>  // b.any
  403248:	mov	w0, #0x1                   	// #1
  40324c:	str	w0, [x27, #72]
  403250:	ldr	w0, [x27, #412]
  403254:	cbz	w0, 403274 <ferror@plt+0x7d4>
  403258:	adrp	x21, 413000 <ferror@plt+0x10560>
  40325c:	add	x22, x27, #0x8
  403260:	add	x21, x21, #0xecd
  403264:	ldr	x0, [x27]
  403268:	sub	x1, x0, x22
  40326c:	cmp	x1, #0x168
  403270:	b.ne	4032c0 <ferror@plt+0x820>  // b.any
  403274:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403278:	ldr	x0, [x0, #3568]
  40327c:	bl	402890 <fflush@plt>
  403280:	ldr	w0, [x26, #2400]
  403284:	cbz	w0, 403368 <ferror@plt+0x8c8>
  403288:	ldr	x0, [x26, #2328]
  40328c:	tbz	w0, #2, 4032a0 <ferror@plt+0x800>
  403290:	ldr	w1, [x26, #2320]
  403294:	and	w19, w1, #0x1
  403298:	tbz	w1, #2, 4032a0 <ferror@plt+0x800>
  40329c:	orr	w19, w19, #0x2
  4032a0:	tbz	w0, #10, 4032b4 <ferror@plt+0x814>
  4032a4:	ldr	w0, [x26, #2320]
  4032a8:	tbz	w0, #0, 4032b0 <ferror@plt+0x810>
  4032ac:	orr	w19, w19, #0x4
  4032b0:	tbnz	w0, #2, 4032dc <ferror@plt+0x83c>
  4032b4:	cbnz	w19, 4032e0 <ferror@plt+0x840>
  4032b8:	mov	w0, w20
  4032bc:	b	402ec0 <ferror@plt+0x420>
  4032c0:	ldr	w1, [x0, #24]
  4032c4:	cbnz	w1, 4032d4 <ferror@plt+0x834>
  4032c8:	ldr	x1, [x0, #8]
  4032cc:	mov	x0, x21
  4032d0:	bl	404730 <ferror@plt+0x1c90>
  4032d4:	bl	404ec4 <ferror@plt+0x2424>
  4032d8:	b	403264 <ferror@plt+0x7c4>
  4032dc:	orr	w19, w19, #0x8
  4032e0:	mov	w1, w19
  4032e4:	add	x0, sp, #0x70
  4032e8:	mov	w2, #0x4                   	// #4
  4032ec:	bl	4117f8 <ferror@plt+0xed58>
  4032f0:	cbnz	w0, 4032b8 <ferror@plt+0x818>
  4032f4:	ldrb	w0, [x26, #2344]
  4032f8:	add	x22, x26, #0x910
  4032fc:	str	wzr, [sp, #120]
  403300:	str	wzr, [sp, #144]
  403304:	cbz	w0, 403330 <ferror@plt+0x890>
  403308:	add	x21, sp, #0xa8
  40330c:	mov	w1, w19
  403310:	mov	x0, x21
  403314:	mov	w2, #0x4                   	// #4
  403318:	bl	4117f8 <ferror@plt+0xed58>
  40331c:	cbz	w0, 40332c <ferror@plt+0x88c>
  403320:	add	x0, sp, #0x70
  403324:	bl	4117c8 <ferror@plt+0xed28>
  403328:	b	4032b8 <ferror@plt+0x818>
  40332c:	str	x21, [x22, #32]
  403330:	add	x26, x26, #0x910
  403334:	mov	w3, #0x0                   	// #0
  403338:	mov	x2, x26
  40333c:	add	x0, sp, #0x70
  403340:	adrp	x1, 409000 <ferror@plt+0x6560>
  403344:	add	x1, x1, #0x970
  403348:	bl	41221c <ferror@plt+0xf77c>
  40334c:	cmp	w0, #0x0
  403350:	csetm	w20, ne  // ne = any
  403354:	add	x0, sp, #0x70
  403358:	bl	4117c8 <ferror@plt+0xed28>
  40335c:	ldr	x0, [x26, #32]
  403360:	cbnz	x0, 403324 <ferror@plt+0x884>
  403364:	b	4032b8 <ferror@plt+0x818>
  403368:	ldr	w0, [x26, #2320]
  40336c:	tbz	w0, #9, 403374 <ferror@plt+0x8d4>
  403370:	bl	4093bc <ferror@plt+0x691c>
  403374:	ldr	w1, [x26, #2320]
  403378:	tst	w1, #0x180
  40337c:	b.eq	4033c0 <ferror@plt+0x920>  // b.none
  403380:	ldr	x1, [x26, #2328]
  403384:	tst	w1, #0x20000
  403388:	b.eq	4033c0 <ferror@plt+0x920>  // b.none
  40338c:	ldr	w0, [x26, #2324]
  403390:	tbz	w0, #7, 4033c0 <ferror@plt+0x920>
  403394:	adrp	x19, 414000 <ferror@plt+0x11560>
  403398:	add	x19, x19, #0xd30
  40339c:	mov	x0, x19
  4033a0:	bl	402a20 <getenv@plt>
  4033a4:	cbz	x0, 40348c <ferror@plt+0x9ec>
  4033a8:	mov	x0, x19
  4033ac:	adrp	x1, 414000 <ferror@plt+0x11560>
  4033b0:	add	x1, x1, #0xd40
  4033b4:	bl	403e4c <ferror@plt+0x13ac>
  4033b8:	mov	x19, x0
  4033bc:	cbnz	x0, 4034f0 <ferror@plt+0xa50>
  4033c0:	ldr	w0, [x26, #2320]
  4033c4:	tst	w0, #0x70
  4033c8:	b.eq	4033d0 <ferror@plt+0x930>  // b.none
  4033cc:	bl	409a20 <ferror@plt+0x6f80>
  4033d0:	ldr	w1, [x26, #2320]
  4033d4:	tbz	w1, #3, 403528 <ferror@plt+0xa88>
  4033d8:	ldr	x0, [x26, #2328]
  4033dc:	tst	w0, #0x4
  4033e0:	b.ne	4033ec <ferror@plt+0x94c>  // b.any
  4033e4:	tst	w0, #0x400
  4033e8:	b.eq	403528 <ferror@plt+0xa88>  // b.none
  4033ec:	adrp	x0, 414000 <ferror@plt+0x11560>
  4033f0:	adrp	x19, 414000 <ferror@plt+0x11560>
  4033f4:	add	x0, x0, #0xd5c
  4033f8:	add	x19, x19, #0xd4b
  4033fc:	str	x0, [x26, #248]
  403400:	mov	x0, x19
  403404:	bl	402a20 <getenv@plt>
  403408:	cbz	x0, 40350c <ferror@plt+0xa6c>
  40340c:	ldr	x0, [x26, #2328]
  403410:	tbz	w0, #2, 403448 <ferror@plt+0x9a8>
  403414:	mov	x0, x19
  403418:	adrp	x1, 414000 <ferror@plt+0x11560>
  40341c:	add	x1, x1, #0xd58
  403420:	bl	403e4c <ferror@plt+0x13ac>
  403424:	mov	x19, x0
  403428:	cbz	x0, 4035e4 <ferror@plt+0xb44>
  40342c:	adrp	x1, 408000 <ferror@plt+0x5560>
  403430:	mov	w2, #0x2                   	// #2
  403434:	add	x1, x1, #0x4bc
  403438:	bl	4072ec <ferror@plt+0x484c>
  40343c:	cbnz	w0, 4035e4 <ferror@plt+0xb44>
  403440:	mov	x0, x19
  403444:	bl	402550 <fclose@plt>
  403448:	ldr	x0, [x26, #2328]
  40344c:	tbz	w0, #10, 403528 <ferror@plt+0xa88>
  403450:	adrp	x1, 414000 <ferror@plt+0x11560>
  403454:	adrp	x0, 414000 <ferror@plt+0x11560>
  403458:	add	x1, x1, #0xd60
  40345c:	add	x0, x0, #0xd69
  403460:	bl	403e4c <ferror@plt+0x13ac>
  403464:	mov	x19, x0
  403468:	cbz	x0, 403528 <ferror@plt+0xa88>
  40346c:	adrp	x1, 408000 <ferror@plt+0x5560>
  403470:	mov	w2, #0xa                   	// #10
  403474:	add	x1, x1, #0x4bc
  403478:	bl	4072ec <ferror@plt+0x484c>
  40347c:	cbnz	w0, 4035e4 <ferror@plt+0xb44>
  403480:	mov	x0, x19
  403484:	bl	402550 <fclose@plt>
  403488:	b	403528 <ferror@plt+0xa88>
  40348c:	adrp	x0, 413000 <ferror@plt+0x10560>
  403490:	add	x0, x0, #0xce6
  403494:	bl	402a20 <getenv@plt>
  403498:	cbnz	x0, 4033a8 <ferror@plt+0x908>
  40349c:	mov	x0, #0x24                  	// #36
  4034a0:	stp	xzr, xzr, [sp, #176]
  4034a4:	movk	x0, #0x14, lsl #32
  4034a8:	movk	x0, #0x301, lsl #48
  4034ac:	str	x0, [sp, #168]
  4034b0:	mov	w0, #0xe240                	// #57920
  4034b4:	str	xzr, [sp, #192]
  4034b8:	movk	w0, #0x1, lsl #16
  4034bc:	str	w0, [sp, #176]
  4034c0:	mov	w0, #0x11                  	// #17
  4034c4:	strb	w0, [sp, #184]
  4034c8:	mov	w0, #0x3d                  	// #61
  4034cc:	adrp	x2, 408000 <ferror@plt+0x5560>
  4034d0:	mov	x1, #0x24                  	// #36
  4034d4:	add	x2, x2, #0xbac
  4034d8:	str	w0, [sp, #192]
  4034dc:	add	x0, sp, #0xa8
  4034e0:	str	wzr, [sp, #200]
  4034e4:	bl	406e88 <ferror@plt+0x43e8>
  4034e8:	cbnz	w0, 4033a8 <ferror@plt+0x908>
  4034ec:	b	4033c0 <ferror@plt+0x920>
  4034f0:	adrp	x1, 408000 <ferror@plt+0x5560>
  4034f4:	add	x1, x1, #0xf88
  4034f8:	mov	w2, #0x11                  	// #17
  4034fc:	bl	4072ec <ferror@plt+0x484c>
  403500:	mov	x0, x19
  403504:	bl	402550 <fclose@plt>
  403508:	b	4033c0 <ferror@plt+0x920>
  40350c:	adrp	x0, 413000 <ferror@plt+0x10560>
  403510:	add	x0, x0, #0xce6
  403514:	bl	402a20 <getenv@plt>
  403518:	cbnz	x0, 40340c <ferror@plt+0x96c>
  40351c:	mov	w1, #0xff                  	// #255
  403520:	bl	406f28 <ferror@plt+0x4488>
  403524:	cbnz	w0, 40340c <ferror@plt+0x96c>
  403528:	ldr	w1, [x26, #2320]
  40352c:	tbz	w1, #2, 403620 <ferror@plt+0xb80>
  403530:	ldr	x0, [x26, #2328]
  403534:	tst	w0, #0x4
  403538:	b.ne	403544 <ferror@plt+0xaa4>  // b.any
  40353c:	tst	w0, #0x400
  403540:	b.eq	403620 <ferror@plt+0xb80>  // b.none
  403544:	adrp	x0, 414000 <ferror@plt+0x11560>
  403548:	adrp	x19, 414000 <ferror@plt+0x11560>
  40354c:	add	x0, x0, #0xd88
  403550:	add	x19, x19, #0xd77
  403554:	str	x0, [x26, #248]
  403558:	mov	x0, x19
  40355c:	bl	402a20 <getenv@plt>
  403560:	cbz	x0, 403604 <ferror@plt+0xb64>
  403564:	ldr	x0, [x26, #2328]
  403568:	tbz	w0, #2, 4035a0 <ferror@plt+0xb00>
  40356c:	mov	x0, x19
  403570:	adrp	x1, 414000 <ferror@plt+0x11560>
  403574:	add	x1, x1, #0xd84
  403578:	bl	403e4c <ferror@plt+0x13ac>
  40357c:	mov	x19, x0
  403580:	cbz	x0, 403850 <ferror@plt+0xdb0>
  403584:	adrp	x1, 408000 <ferror@plt+0x5560>
  403588:	mov	w2, #0x2                   	// #2
  40358c:	add	x1, x1, #0x4bc
  403590:	bl	4072ec <ferror@plt+0x484c>
  403594:	cbnz	w0, 403850 <ferror@plt+0xdb0>
  403598:	mov	x0, x19
  40359c:	bl	402550 <fclose@plt>
  4035a0:	ldr	x0, [x26, #2328]
  4035a4:	tbz	w0, #10, 403620 <ferror@plt+0xb80>
  4035a8:	adrp	x1, 414000 <ferror@plt+0x11560>
  4035ac:	adrp	x0, 414000 <ferror@plt+0x11560>
  4035b0:	add	x1, x1, #0xd8c
  4035b4:	add	x0, x0, #0xd95
  4035b8:	bl	403e4c <ferror@plt+0x13ac>
  4035bc:	mov	x19, x0
  4035c0:	cbz	x0, 403620 <ferror@plt+0xb80>
  4035c4:	adrp	x1, 408000 <ferror@plt+0x5560>
  4035c8:	mov	w2, #0xa                   	// #10
  4035cc:	add	x1, x1, #0x4bc
  4035d0:	bl	4072ec <ferror@plt+0x484c>
  4035d4:	cbnz	w0, 403850 <ferror@plt+0xdb0>
  4035d8:	mov	x0, x19
  4035dc:	bl	402550 <fclose@plt>
  4035e0:	b	403620 <ferror@plt+0xb80>
  4035e4:	bl	402a10 <__errno_location@plt>
  4035e8:	ldr	w21, [x0]
  4035ec:	mov	x20, x0
  4035f0:	cbz	x19, 4035fc <ferror@plt+0xb5c>
  4035f4:	mov	x0, x19
  4035f8:	bl	402550 <fclose@plt>
  4035fc:	str	w21, [x20]
  403600:	b	403528 <ferror@plt+0xa88>
  403604:	adrp	x0, 413000 <ferror@plt+0x10560>
  403608:	add	x0, x0, #0xce6
  40360c:	bl	402a20 <getenv@plt>
  403610:	cbnz	x0, 403564 <ferror@plt+0xac4>
  403614:	mov	w1, #0x11                  	// #17
  403618:	bl	406f28 <ferror@plt+0x4488>
  40361c:	cbnz	w0, 403564 <ferror@plt+0xac4>
  403620:	ldr	w1, [x26, #2320]
  403624:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403628:	add	x21, x21, #0xe08
  40362c:	tbz	w1, #0, 403664 <ferror@plt+0xbc4>
  403630:	ldr	x0, [x26, #2328]
  403634:	tst	w0, #0x4
  403638:	b.ne	403644 <ferror@plt+0xba4>  // b.any
  40363c:	tst	w0, #0x400
  403640:	b.eq	403664 <ferror@plt+0xbc4>  // b.none
  403644:	adrp	x0, 414000 <ferror@plt+0x11560>
  403648:	add	x0, x0, #0xdb4
  40364c:	str	x0, [x26, #248]
  403650:	adrp	x0, 414000 <ferror@plt+0x11560>
  403654:	add	x0, x0, #0xab0
  403658:	bl	402a20 <getenv@plt>
  40365c:	cbz	x0, 403870 <ferror@plt+0xdd0>
  403660:	bl	409e38 <ferror@plt+0x7398>
  403664:	ldr	w1, [x26, #2320]
  403668:	tbz	w1, #1, 4036a8 <ferror@plt+0xc08>
  40366c:	ldr	x0, [x26, #2328]
  403670:	tst	w0, #0x4
  403674:	b.ne	403680 <ferror@plt+0xbe0>  // b.any
  403678:	tst	w0, #0x400
  40367c:	b.eq	4036a8 <ferror@plt+0xc08>  // b.none
  403680:	adrp	x0, 414000 <ferror@plt+0x11560>
  403684:	add	x0, x0, #0xdcf
  403688:	bl	402a20 <getenv@plt>
  40368c:	cbnz	x0, 4036a8 <ferror@plt+0xc08>
  403690:	adrp	x0, 413000 <ferror@plt+0x10560>
  403694:	add	x0, x0, #0xce6
  403698:	bl	402a20 <getenv@plt>
  40369c:	cbnz	x0, 4036a8 <ferror@plt+0xc08>
  4036a0:	mov	w1, #0x21                  	// #33
  4036a4:	bl	406f28 <ferror@plt+0x4488>
  4036a8:	ldr	w1, [x26, #2320]
  4036ac:	tbz	w1, #10, 4036ec <ferror@plt+0xc4c>
  4036b0:	ldr	x0, [x26, #2328]
  4036b4:	tst	w0, #0x4
  4036b8:	b.ne	4036c4 <ferror@plt+0xc24>  // b.any
  4036bc:	tst	w0, #0x400
  4036c0:	b.eq	4036ec <ferror@plt+0xc4c>  // b.none
  4036c4:	adrp	x0, 414000 <ferror@plt+0x11560>
  4036c8:	add	x0, x0, #0xddd
  4036cc:	bl	402a20 <getenv@plt>
  4036d0:	cbnz	x0, 4036ec <ferror@plt+0xc4c>
  4036d4:	adrp	x0, 413000 <ferror@plt+0x10560>
  4036d8:	add	x0, x0, #0xce6
  4036dc:	bl	402a20 <getenv@plt>
  4036e0:	cbnz	x0, 4036ec <ferror@plt+0xc4c>
  4036e4:	mov	w1, #0x84                  	// #132
  4036e8:	bl	406f28 <ferror@plt+0x4488>
  4036ec:	ldr	w1, [x26, #2320]
  4036f0:	tst	w1, #0x1800
  4036f4:	b.eq	403748 <ferror@plt+0xca8>  // b.none
  4036f8:	mov	x1, #0x28                  	// #40
  4036fc:	stp	xzr, xzr, [sp, #176]
  403700:	movk	x1, #0x14, lsl #32
  403704:	movk	x1, #0x301, lsl #48
  403708:	str	x1, [sp, #168]
  40370c:	mov	w1, #0xe240                	// #57920
  403710:	stp	xzr, xzr, [sp, #192]
  403714:	movk	w1, #0x1, lsl #16
  403718:	str	w1, [sp, #176]
  40371c:	ldr	x1, [x26, #2328]
  403720:	tbz	x1, #40, 403748 <ferror@plt+0xca8>
  403724:	ldr	w0, [x26, #2324]
  403728:	mov	w1, #0x28                  	// #40
  40372c:	adrp	x2, 409000 <ferror@plt+0x6560>
  403730:	add	x2, x2, #0x544
  403734:	strb	w1, [sp, #184]
  403738:	mov	x1, #0x28                  	// #40
  40373c:	str	w0, [sp, #188]
  403740:	add	x0, sp, #0xa8
  403744:	bl	406e88 <ferror@plt+0x43e8>
  403748:	ldr	w1, [x26, #2320]
  40374c:	tbz	w1, #13, 40379c <ferror@plt+0xcfc>
  403750:	mov	x1, #0x18                  	// #24
  403754:	ldr	w0, [x26, #2324]
  403758:	movk	x1, #0x14, lsl #32
  40375c:	adrp	x2, 407000 <ferror@plt+0x4560>
  403760:	movk	x1, #0x301, lsl #48
  403764:	str	x1, [sp, #168]
  403768:	mov	w1, #0xe240                	// #57920
  40376c:	add	x2, x2, #0x7a8
  403770:	movk	w1, #0x1, lsl #16
  403774:	str	w1, [sp, #176]
  403778:	mov	w1, #0x1e                  	// #30
  40377c:	str	wzr, [sp, #180]
  403780:	strb	w1, [sp, #184]
  403784:	mov	x1, #0x18                  	// #24
  403788:	sturh	wzr, [sp, #185]
  40378c:	strb	wzr, [sp, #187]
  403790:	str	w0, [sp, #188]
  403794:	add	x0, sp, #0xa8
  403798:	bl	406e88 <ferror@plt+0x43e8>
  40379c:	ldr	w1, [x26, #2320]
  4037a0:	tbz	w1, #14, 403800 <ferror@plt+0xd60>
  4037a4:	mov	x1, #0x24                  	// #36
  4037a8:	stp	xzr, xzr, [sp, #176]
  4037ac:	movk	x1, #0x14, lsl #32
  4037b0:	movk	x1, #0x301, lsl #48
  4037b4:	str	x1, [sp, #168]
  4037b8:	mov	w1, #0xe240                	// #57920
  4037bc:	str	xzr, [sp, #192]
  4037c0:	movk	w1, #0x1, lsl #16
  4037c4:	str	w1, [sp, #176]
  4037c8:	ldr	x1, [x26, #2328]
  4037cc:	str	wzr, [sp, #200]
  4037d0:	tbz	x1, #44, 403800 <ferror@plt+0xd60>
  4037d4:	ldr	w0, [x26, #2324]
  4037d8:	tbz	w0, #7, 403800 <ferror@plt+0xd60>
  4037dc:	mov	w0, #0x2c                  	// #44
  4037e0:	strb	w0, [sp, #184]
  4037e4:	mov	w0, #0xf                   	// #15
  4037e8:	adrp	x2, 409000 <ferror@plt+0x6560>
  4037ec:	mov	x1, #0x24                  	// #36
  4037f0:	add	x2, x2, #0x664
  4037f4:	str	w0, [sp, #192]
  4037f8:	add	x0, sp, #0xa8
  4037fc:	bl	406e88 <ferror@plt+0x43e8>
  403800:	ldr	w1, [x26, #2376]
  403804:	ldr	w0, [x26, #2380]
  403808:	orr	w0, w0, w1
  40380c:	cbz	w0, 40382c <ferror@plt+0xd8c>
  403810:	add	x21, x21, #0x108
  403814:	mov	x20, #0x0                   	// #0
  403818:	ldr	x19, [x21, x20, lsl #3]
  40381c:	cbnz	x19, 403904 <ferror@plt+0xe64>
  403820:	add	x20, x20, #0x1
  403824:	cmp	x20, #0x100
  403828:	b.ne	403818 <ferror@plt+0xd78>  // b.any
  40382c:	bl	404b5c <ferror@plt+0x20bc>
  403830:	mov	w0, #0x0                   	// #0
  403834:	ldp	x19, x20, [sp, #16]
  403838:	ldp	x21, x22, [sp, #32]
  40383c:	ldp	x23, x24, [sp, #48]
  403840:	ldp	x25, x26, [sp, #64]
  403844:	ldp	x27, x28, [sp, #80]
  403848:	ldp	x29, x30, [sp], #224
  40384c:	ret
  403850:	bl	402a10 <__errno_location@plt>
  403854:	ldr	w21, [x0]
  403858:	mov	x20, x0
  40385c:	cbz	x19, 403868 <ferror@plt+0xdc8>
  403860:	mov	x0, x19
  403864:	bl	402550 <fclose@plt>
  403868:	str	w21, [x20]
  40386c:	b	403620 <ferror@plt+0xb80>
  403870:	adrp	x19, 414000 <ferror@plt+0x11560>
  403874:	add	x19, x19, #0xda3
  403878:	mov	x0, x19
  40387c:	bl	402a20 <getenv@plt>
  403880:	cbz	x0, 4038bc <ferror@plt+0xe1c>
  403884:	mov	w24, #0x5                   	// #5
  403888:	mov	w23, #0x100000              	// #1048576
  40388c:	sxtw	x22, w23
  403890:	mov	x0, x22
  403894:	bl	402580 <malloc@plt>
  403898:	mov	x20, x0
  40389c:	cbnz	x0, 403930 <ferror@plt+0xe90>
  4038a0:	asr	w23, w23, #1
  4038a4:	subs	w24, w24, #0x1
  4038a8:	b.ne	40388c <ferror@plt+0xdec>  // b.any
  4038ac:	bl	402a10 <__errno_location@plt>
  4038b0:	mov	w1, #0xc                   	// #12
  4038b4:	str	w1, [x0]
  4038b8:	b	403664 <ferror@plt+0xbc4>
  4038bc:	adrp	x0, 413000 <ferror@plt+0x10560>
  4038c0:	add	x0, x0, #0xce6
  4038c4:	bl	402a20 <getenv@plt>
  4038c8:	cbnz	x0, 403884 <ferror@plt+0xde4>
  4038cc:	mov	w1, #0x6                   	// #6
  4038d0:	bl	406f28 <ferror@plt+0x4488>
  4038d4:	cbnz	w0, 403884 <ferror@plt+0xde4>
  4038d8:	b	403664 <ferror@plt+0xbc4>
  4038dc:	bl	402a10 <__errno_location@plt>
  4038e0:	mov	x22, x0
  4038e4:	mov	x0, x20
  4038e8:	ldr	w23, [x22]
  4038ec:	bl	4027f0 <free@plt>
  4038f0:	cbz	x19, 4038fc <ferror@plt+0xe5c>
  4038f4:	mov	x0, x19
  4038f8:	bl	402550 <fclose@plt>
  4038fc:	str	w23, [x22]
  403900:	b	403664 <ferror@plt+0xbc4>
  403904:	ldr	x0, [x19, #24]
  403908:	bl	4027f0 <free@plt>
  40390c:	ldr	x0, [x19, #32]
  403910:	bl	4027f0 <free@plt>
  403914:	ldr	x0, [x19, #40]
  403918:	bl	4027f0 <free@plt>
  40391c:	ldr	x22, [x19]
  403920:	mov	x0, x19
  403924:	bl	4027f0 <free@plt>
  403928:	mov	x19, x22
  40392c:	b	40381c <ferror@plt+0xd7c>
  403930:	ldr	x0, [x26, #2328]
  403934:	tbz	w0, #2, 40397c <ferror@plt+0xedc>
  403938:	mov	x0, x19
  40393c:	adrp	x1, 414000 <ferror@plt+0x11560>
  403940:	add	x1, x1, #0xdb0
  403944:	bl	403e4c <ferror@plt+0x13ac>
  403948:	mov	x19, x0
  40394c:	cbz	x0, 4038dc <ferror@plt+0xe3c>
  403950:	mov	x2, x22
  403954:	mov	x1, x20
  403958:	bl	402460 <setbuffer@plt>
  40395c:	adrp	x1, 408000 <ferror@plt+0x5560>
  403960:	mov	x0, x19
  403964:	add	x1, x1, #0x610
  403968:	mov	w2, #0x2                   	// #2
  40396c:	bl	4072ec <ferror@plt+0x484c>
  403970:	cbnz	w0, 4038dc <ferror@plt+0xe3c>
  403974:	mov	x0, x19
  403978:	bl	402550 <fclose@plt>
  40397c:	ldr	x0, [x21, #2328]
  403980:	tbz	w0, #10, 4039cc <ferror@plt+0xf2c>
  403984:	adrp	x1, 414000 <ferror@plt+0x11560>
  403988:	adrp	x0, 414000 <ferror@plt+0x11560>
  40398c:	add	x1, x1, #0xdb8
  403990:	add	x0, x0, #0xdc1
  403994:	bl	403e4c <ferror@plt+0x13ac>
  403998:	mov	x19, x0
  40399c:	cbz	x0, 4039cc <ferror@plt+0xf2c>
  4039a0:	mov	x2, x22
  4039a4:	mov	x1, x20
  4039a8:	bl	402460 <setbuffer@plt>
  4039ac:	adrp	x1, 408000 <ferror@plt+0x5560>
  4039b0:	mov	x0, x19
  4039b4:	add	x1, x1, #0x610
  4039b8:	mov	w2, #0xa                   	// #10
  4039bc:	bl	4072ec <ferror@plt+0x484c>
  4039c0:	cbnz	w0, 4038dc <ferror@plt+0xe3c>
  4039c4:	mov	x0, x19
  4039c8:	bl	402550 <fclose@plt>
  4039cc:	mov	x0, x20
  4039d0:	bl	4027f0 <free@plt>
  4039d4:	b	403664 <ferror@plt+0xbc4>
  4039d8:	mov	x29, #0x0                   	// #0
  4039dc:	mov	x30, #0x0                   	// #0
  4039e0:	mov	x5, x0
  4039e4:	ldr	x1, [sp]
  4039e8:	add	x2, sp, #0x8
  4039ec:	mov	x6, sp
  4039f0:	movz	x0, #0x0, lsl #48
  4039f4:	movk	x0, #0x0, lsl #32
  4039f8:	movk	x0, #0x40, lsl #16
  4039fc:	movk	x0, #0x2ab0
  403a00:	movz	x3, #0x0, lsl #48
  403a04:	movk	x3, #0x0, lsl #32
  403a08:	movk	x3, #0x41, lsl #16
  403a0c:	movk	x3, #0x30a8
  403a10:	movz	x4, #0x0, lsl #48
  403a14:	movk	x4, #0x0, lsl #32
  403a18:	movk	x4, #0x41, lsl #16
  403a1c:	movk	x4, #0x3128
  403a20:	bl	4025d0 <__libc_start_main@plt>
  403a24:	bl	4026f0 <abort@plt>
  403a28:	adrp	x0, 42b000 <ferror@plt+0x28560>
  403a2c:	ldr	x0, [x0, #4040]
  403a30:	cbz	x0, 403a38 <ferror@plt+0xf98>
  403a34:	b	4026e0 <__gmon_start__@plt>
  403a38:	ret
  403a3c:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403a40:	add	x1, x0, #0xdd8
  403a44:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403a48:	add	x0, x0, #0xdd8
  403a4c:	cmp	x1, x0
  403a50:	b.eq	403a7c <ferror@plt+0xfdc>  // b.none
  403a54:	sub	sp, sp, #0x10
  403a58:	adrp	x1, 413000 <ferror@plt+0x10560>
  403a5c:	ldr	x1, [x1, #328]
  403a60:	str	x1, [sp, #8]
  403a64:	cbz	x1, 403a74 <ferror@plt+0xfd4>
  403a68:	mov	x16, x1
  403a6c:	add	sp, sp, #0x10
  403a70:	br	x16
  403a74:	add	sp, sp, #0x10
  403a78:	ret
  403a7c:	ret
  403a80:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403a84:	add	x1, x0, #0xdd8
  403a88:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403a8c:	add	x0, x0, #0xdd8
  403a90:	sub	x1, x1, x0
  403a94:	mov	x2, #0x2                   	// #2
  403a98:	asr	x1, x1, #3
  403a9c:	sdiv	x1, x1, x2
  403aa0:	cbz	x1, 403acc <ferror@plt+0x102c>
  403aa4:	sub	sp, sp, #0x10
  403aa8:	adrp	x2, 413000 <ferror@plt+0x10560>
  403aac:	ldr	x2, [x2, #336]
  403ab0:	str	x2, [sp, #8]
  403ab4:	cbz	x2, 403ac4 <ferror@plt+0x1024>
  403ab8:	mov	x16, x2
  403abc:	add	sp, sp, #0x10
  403ac0:	br	x16
  403ac4:	add	sp, sp, #0x10
  403ac8:	ret
  403acc:	ret
  403ad0:	stp	x29, x30, [sp, #-32]!
  403ad4:	mov	x29, sp
  403ad8:	str	x19, [sp, #16]
  403adc:	adrp	x19, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403ae0:	ldrb	w0, [x19, #3584]
  403ae4:	cbnz	w0, 403af4 <ferror@plt+0x1054>
  403ae8:	bl	403a3c <ferror@plt+0xf9c>
  403aec:	mov	w0, #0x1                   	// #1
  403af0:	strb	w0, [x19, #3584]
  403af4:	ldr	x19, [sp, #16]
  403af8:	ldp	x29, x30, [sp], #32
  403afc:	ret
  403b00:	b	403a80 <ferror@plt+0xfe0>
  403b04:	stp	x29, x30, [sp, #-80]!
  403b08:	mov	w1, #0x0                   	// #0
  403b0c:	mov	x29, sp
  403b10:	add	x0, sp, #0x18
  403b14:	bl	411984 <ferror@plt+0xeee4>
  403b18:	tbz	w0, #31, 403b24 <ferror@plt+0x1084>
  403b1c:	mov	w0, #0x1                   	// #1
  403b20:	bl	4023c0 <exit@plt>
  403b24:	add	x0, sp, #0x18
  403b28:	bl	40f330 <ferror@plt+0xc890>
  403b2c:	add	x0, sp, #0x18
  403b30:	bl	4117c8 <ferror@plt+0xed28>
  403b34:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403b38:	mov	w1, #0x1                   	// #1
  403b3c:	str	w1, [x0, #3592]
  403b40:	ldp	x29, x30, [sp], #80
  403b44:	ret
  403b48:	stp	x29, x30, [sp, #-48]!
  403b4c:	mov	x29, sp
  403b50:	stp	x19, x20, [sp, #16]
  403b54:	mov	x20, x2
  403b58:	mov	x19, x3
  403b5c:	str	x21, [sp, #32]
  403b60:	mov	x21, x1
  403b64:	mov	w1, #0x3a                  	// #58
  403b68:	bl	402840 <strchr@plt>
  403b6c:	cbnz	x0, 403b84 <ferror@plt+0x10e4>
  403b70:	mov	w0, #0xffffffff            	// #-1
  403b74:	ldp	x19, x20, [sp, #16]
  403b78:	ldr	x21, [sp, #32]
  403b7c:	ldp	x29, x30, [sp], #48
  403b80:	ret
  403b84:	add	x0, x0, #0x2
  403b88:	str	x0, [x21]
  403b8c:	mov	w1, #0x3a                  	// #58
  403b90:	bl	402840 <strchr@plt>
  403b94:	cbz	x0, 403b70 <ferror@plt+0x10d0>
  403b98:	strb	wzr, [x0, #5]
  403b9c:	add	x0, x0, #0x6
  403ba0:	str	x0, [x20]
  403ba4:	mov	w1, #0x3a                  	// #58
  403ba8:	bl	402840 <strchr@plt>
  403bac:	cbz	x0, 403b70 <ferror@plt+0x10d0>
  403bb0:	add	x0, x0, #0x6
  403bb4:	sturb	wzr, [x0, #-1]
  403bb8:	str	x0, [x19]
  403bbc:	mov	w0, #0x0                   	// #0
  403bc0:	b	403b74 <ferror@plt+0x10d4>
  403bc4:	stp	x29, x30, [sp, #-96]!
  403bc8:	mov	x29, sp
  403bcc:	stp	x19, x20, [sp, #16]
  403bd0:	mov	x20, x0
  403bd4:	ldr	w0, [x1, #16]
  403bd8:	stp	x21, x22, [sp, #32]
  403bdc:	mov	x22, x1
  403be0:	cmp	w0, #0x2
  403be4:	stp	x23, x24, [sp, #48]
  403be8:	stp	x25, x26, [sp, #64]
  403bec:	stp	x27, x28, [sp, #80]
  403bf0:	b.eq	403c84 <ferror@plt+0x11e4>  // b.none
  403bf4:	cmp	w0, #0xa
  403bf8:	b.eq	403ca0 <ferror@plt+0x1200>  // b.none
  403bfc:	mov	w28, #0x0                   	// #0
  403c00:	mov	w0, w28
  403c04:	ldp	x19, x20, [sp, #16]
  403c08:	ldp	x21, x22, [sp, #32]
  403c0c:	ldp	x23, x24, [sp, #48]
  403c10:	ldp	x25, x26, [sp, #64]
  403c14:	ldp	x27, x28, [sp, #80]
  403c18:	ldp	x29, x30, [sp], #96
  403c1c:	ret
  403c20:	ldrsh	w0, [x20, #4]
  403c24:	cbz	w0, 403c7c <ferror@plt+0x11dc>
  403c28:	mov	x0, #0x120                 	// #288
  403c2c:	bl	402580 <malloc@plt>
  403c30:	mov	x19, x0
  403c34:	cbz	x0, 403c00 <ferror@plt+0x1160>
  403c38:	mov	x1, x20
  403c3c:	mov	x2, #0x120                 	// #288
  403c40:	bl	402370 <memcpy@plt>
  403c44:	str	x19, [x20, #280]
  403c48:	mov	x2, x21
  403c4c:	mov	x1, x27
  403c50:	add	x0, x19, #0x8
  403c54:	bl	402370 <memcpy@plt>
  403c58:	ldr	w0, [x22, #16]
  403c5c:	add	x23, x23, #0x1
  403c60:	strh	w25, [x19, #2]
  403c64:	strh	w26, [x19, #4]
  403c68:	strh	w0, [x19, #6]
  403c6c:	ldr	x27, [x24, x23, lsl #3]
  403c70:	mov	w28, w23
  403c74:	cbnz	x27, 403c20 <ferror@plt+0x1180>
  403c78:	b	403c00 <ferror@plt+0x1160>
  403c7c:	mov	x19, x20
  403c80:	b	403c48 <ferror@plt+0x11a8>
  403c84:	mov	w2, #0x4                   	// #4
  403c88:	and	w25, w2, #0xffff
  403c8c:	lsl	w26, w2, #3
  403c90:	sxtw	x21, w2
  403c94:	mov	x23, #0x0                   	// #0
  403c98:	ldr	x24, [x22, #24]
  403c9c:	b	403c6c <ferror@plt+0x11cc>
  403ca0:	mov	w2, #0x10                  	// #16
  403ca4:	b	403c88 <ferror@plt+0x11e8>
  403ca8:	sub	sp, sp, #0x220
  403cac:	add	x3, sp, #0x120
  403cb0:	add	x2, sp, #0x20
  403cb4:	stp	x29, x30, [sp]
  403cb8:	mov	x29, sp
  403cbc:	str	x19, [sp, #16]
  403cc0:	mov	x19, x1
  403cc4:	adrp	x1, 413000 <ferror@plt+0x10560>
  403cc8:	add	x1, x1, #0x158
  403ccc:	bl	402990 <__isoc99_sscanf@plt>
  403cd0:	cmp	w0, #0x2
  403cd4:	b.ne	403d00 <ferror@plt+0x1260>  // b.any
  403cd8:	adrp	x1, 413000 <ferror@plt+0x10560>
  403cdc:	add	x0, sp, #0x20
  403ce0:	add	x1, x1, #0x165
  403ce4:	bl	402770 <strcmp@plt>
  403ce8:	cbnz	w0, 403d10 <ferror@plt+0x1270>
  403cec:	mov	x2, x19
  403cf0:	adrp	x1, 413000 <ferror@plt+0x10560>
  403cf4:	add	x0, sp, #0x120
  403cf8:	add	x1, x1, #0x1b0
  403cfc:	bl	402990 <__isoc99_sscanf@plt>
  403d00:	ldp	x29, x30, [sp]
  403d04:	ldr	x19, [sp, #16]
  403d08:	add	sp, sp, #0x220
  403d0c:	ret
  403d10:	adrp	x1, 413000 <ferror@plt+0x10560>
  403d14:	add	x0, sp, #0x20
  403d18:	add	x1, x1, #0x16e
  403d1c:	bl	402770 <strcmp@plt>
  403d20:	cbnz	w0, 403d2c <ferror@plt+0x128c>
  403d24:	add	x2, x19, #0x18
  403d28:	b	403cf0 <ferror@plt+0x1250>
  403d2c:	adrp	x1, 413000 <ferror@plt+0x10560>
  403d30:	add	x0, sp, #0x20
  403d34:	add	x1, x1, #0x173
  403d38:	bl	402770 <strcmp@plt>
  403d3c:	cbnz	w0, 403d48 <ferror@plt+0x12a8>
  403d40:	add	x2, x19, #0x2c
  403d44:	b	403cf0 <ferror@plt+0x1250>
  403d48:	adrp	x1, 413000 <ferror@plt+0x10560>
  403d4c:	add	x0, sp, #0x20
  403d50:	add	x1, x1, #0x179
  403d54:	bl	402770 <strcmp@plt>
  403d58:	cbnz	w0, 403d64 <ferror@plt+0x12c4>
  403d5c:	add	x2, x19, #0x1c
  403d60:	b	403cf0 <ferror@plt+0x1250>
  403d64:	adrp	x1, 413000 <ferror@plt+0x10560>
  403d68:	add	x0, sp, #0x20
  403d6c:	add	x1, x1, #0x17e
  403d70:	bl	402770 <strcmp@plt>
  403d74:	cbnz	w0, 403d80 <ferror@plt+0x12e0>
  403d78:	add	x2, x19, #0x30
  403d7c:	b	403cf0 <ferror@plt+0x1250>
  403d80:	adrp	x1, 413000 <ferror@plt+0x10560>
  403d84:	add	x0, sp, #0x20
  403d88:	add	x1, x1, #0x184
  403d8c:	bl	402770 <strcmp@plt>
  403d90:	cbnz	w0, 403d9c <ferror@plt+0x12fc>
  403d94:	add	x2, x19, #0x28
  403d98:	b	403cf0 <ferror@plt+0x1250>
  403d9c:	adrp	x1, 413000 <ferror@plt+0x10560>
  403da0:	add	x0, sp, #0x20
  403da4:	add	x1, x1, #0x18a
  403da8:	bl	402770 <strcmp@plt>
  403dac:	cbnz	w0, 403dcc <ferror@plt+0x132c>
  403db0:	add	x3, x19, #0x24
  403db4:	add	x2, x19, #0x20
  403db8:	add	x0, sp, #0x120
  403dbc:	adrp	x1, 413000 <ferror@plt+0x10560>
  403dc0:	add	x1, x1, #0x1ab
  403dc4:	bl	402990 <__isoc99_sscanf@plt>
  403dc8:	b	403d00 <ferror@plt+0x1260>
  403dcc:	adrp	x1, 413000 <ferror@plt+0x10560>
  403dd0:	add	x0, sp, #0x20
  403dd4:	add	x1, x1, #0x190
  403dd8:	bl	402770 <strcmp@plt>
  403ddc:	cbnz	w0, 403dec <ferror@plt+0x134c>
  403de0:	add	x3, x19, #0x38
  403de4:	add	x2, x19, #0x34
  403de8:	b	403db8 <ferror@plt+0x1318>
  403dec:	adrp	x1, 413000 <ferror@plt+0x10560>
  403df0:	add	x0, sp, #0x20
  403df4:	add	x1, x1, #0x197
  403df8:	bl	402770 <strcmp@plt>
  403dfc:	cbnz	w0, 403d00 <ferror@plt+0x1260>
  403e00:	add	x6, x19, #0x4
  403e04:	add	x5, x19, #0x8
  403e08:	add	x4, x19, #0x10
  403e0c:	add	x3, x19, #0xc
  403e10:	add	x2, x19, #0x14
  403e14:	add	x0, sp, #0x120
  403e18:	adrp	x1, 413000 <ferror@plt+0x10560>
  403e1c:	add	x1, x1, #0x19c
  403e20:	bl	402990 <__isoc99_sscanf@plt>
  403e24:	b	403d00 <ferror@plt+0x1260>
  403e28:	stp	x29, x30, [sp, #-16]!
  403e2c:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403e30:	mov	x29, sp
  403e34:	ldr	x1, [x0, #3568]
  403e38:	adrp	x0, 413000 <ferror@plt+0x10560>
  403e3c:	add	x0, x0, #0x1b6
  403e40:	bl	4023b0 <fputs@plt>
  403e44:	mov	w0, #0x0                   	// #0
  403e48:	bl	4023c0 <exit@plt>
  403e4c:	stp	x29, x30, [sp, #-160]!
  403e50:	mov	x29, sp
  403e54:	str	x19, [sp, #16]
  403e58:	mov	x19, x1
  403e5c:	bl	402a20 <getenv@plt>
  403e60:	cbnz	x0, 403e9c <ferror@plt+0x13fc>
  403e64:	adrp	x0, 413000 <ferror@plt+0x10560>
  403e68:	add	x0, x0, #0xce6
  403e6c:	bl	402a20 <getenv@plt>
  403e70:	mov	x3, x0
  403e74:	cbnz	x0, 403e80 <ferror@plt+0x13e0>
  403e78:	adrp	x3, 413000 <ferror@plt+0x10560>
  403e7c:	add	x3, x3, #0xce0
  403e80:	mov	x4, x19
  403e84:	add	x0, sp, #0x20
  403e88:	adrp	x2, 416000 <ferror@plt+0x13560>
  403e8c:	mov	x1, #0x7f                  	// #127
  403e90:	add	x2, x2, #0x508
  403e94:	bl	402510 <snprintf@plt>
  403e98:	add	x0, sp, #0x20
  403e9c:	adrp	x1, 416000 <ferror@plt+0x13560>
  403ea0:	add	x1, x1, #0xf67
  403ea4:	bl	4028d0 <fopen64@plt>
  403ea8:	ldr	x19, [sp, #16]
  403eac:	ldp	x29, x30, [sp], #160
  403eb0:	ret
  403eb4:	stp	x29, x30, [sp, #-48]!
  403eb8:	mov	x29, sp
  403ebc:	stp	x19, x20, [sp, #16]
  403ec0:	adrp	x19, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403ec4:	add	x19, x19, #0xe08
  403ec8:	str	x21, [sp, #32]
  403ecc:	mov	w21, w0
  403ed0:	ldr	w0, [x19, #4]
  403ed4:	cbnz	w0, 403f10 <ferror@plt+0x1470>
  403ed8:	adrp	x1, 413000 <ferror@plt+0x10560>
  403edc:	adrp	x0, 413000 <ferror@plt+0x10560>
  403ee0:	add	x1, x1, #0xcf0
  403ee4:	add	x0, x0, #0xd11
  403ee8:	bl	403e4c <ferror@plt+0x13ac>
  403eec:	mov	x20, x0
  403ef0:	cbnz	x0, 403f38 <ferror@plt+0x1498>
  403ef4:	mov	w0, #0x400                 	// #1024
  403ef8:	str	w0, [x19, #4]
  403efc:	mov	w0, #0x1387                	// #4999
  403f00:	str	w0, [x19, #8]
  403f04:	cbz	x20, 403f10 <ferror@plt+0x1470>
  403f08:	mov	x0, x20
  403f0c:	bl	402550 <fclose@plt>
  403f10:	ldr	w0, [x19, #4]
  403f14:	cmp	w0, w21
  403f18:	b.gt	403f58 <ferror@plt+0x14b8>
  403f1c:	ldr	w0, [x19, #8]
  403f20:	cmp	w0, w21
  403f24:	cset	w0, ge  // ge = tcont
  403f28:	ldp	x19, x20, [sp, #16]
  403f2c:	ldr	x21, [sp, #32]
  403f30:	ldp	x29, x30, [sp], #48
  403f34:	ret
  403f38:	add	x3, x19, #0x8
  403f3c:	add	x2, x19, #0x4
  403f40:	adrp	x1, 413000 <ferror@plt+0x10560>
  403f44:	add	x1, x1, #0xd2a
  403f48:	bl	4025b0 <__isoc99_fscanf@plt>
  403f4c:	cmp	w0, #0x1
  403f50:	b.gt	403f08 <ferror@plt+0x1468>
  403f54:	b	403ef4 <ferror@plt+0x1454>
  403f58:	mov	w0, #0x0                   	// #0
  403f5c:	b	403f28 <ferror@plt+0x1488>
  403f60:	stp	x29, x30, [sp, #-16]!
  403f64:	mov	x0, #0x100000              	// #1048576
  403f68:	mov	x29, sp
  403f6c:	bl	402580 <malloc@plt>
  403f70:	cbnz	x0, 403f78 <ferror@plt+0x14d8>
  403f74:	bl	4026f0 <abort@plt>
  403f78:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  403f7c:	add	x2, x2, #0xe08
  403f80:	add	x3, x2, #0x10
  403f84:	add	x4, x0, #0x10
  403f88:	str	xzr, [x0]
  403f8c:	ldr	w1, [x3, #24]
  403f90:	str	x4, [x2, #16]
  403f94:	add	w1, w1, #0x1
  403f98:	strh	wzr, [x0, #16]
  403f9c:	str	w1, [x3, #24]
  403fa0:	str	x0, [x2, #32]
  403fa4:	add	x2, x0, #0x12
  403fa8:	str	x2, [x0, #8]
  403fac:	ldp	x29, x30, [sp], #16
  403fb0:	ret
  403fb4:	stp	x29, x30, [sp, #-160]!
  403fb8:	mov	x29, sp
  403fbc:	stp	x19, x20, [sp, #16]
  403fc0:	ldr	w19, [x0]
  403fc4:	stp	x21, x22, [sp, #32]
  403fc8:	cmp	w19, #0xb
  403fcc:	stp	x23, x24, [sp, #48]
  403fd0:	stp	x25, x26, [sp, #64]
  403fd4:	stp	x27, x28, [sp, #80]
  403fd8:	b.hi	40400c <ferror@plt+0x156c>  // b.pmore
  403fdc:	mov	x20, x0
  403fe0:	mov	x21, x1
  403fe4:	adrp	x0, 415000 <ferror@plt+0x12560>
  403fe8:	add	x0, x0, #0x48
  403fec:	ldrh	w0, [x0, w19, uxtw #1]
  403ff0:	adr	x1, 403ffc <ferror@plt+0x155c>
  403ff4:	add	x0, x1, w0, sxth #2
  403ff8:	br	x0
  403ffc:	mov	x0, #0x4                   	// #4
  404000:	bl	402580 <malloc@plt>
  404004:	str	x0, [x21]
  404008:	cbnz	x0, 404010 <ferror@plt+0x1570>
  40400c:	bl	4026f0 <abort@plt>
  404010:	mov	w1, #0x406                 	// #1030
  404014:	mov	w19, #0x4                   	// #4
  404018:	movk	w1, #0x8, lsl #16
  40401c:	str	w1, [x0]
  404020:	mov	w0, w19
  404024:	ldp	x19, x20, [sp, #16]
  404028:	ldp	x21, x22, [sp, #32]
  40402c:	ldp	x23, x24, [sp, #48]
  404030:	ldp	x25, x26, [sp, #64]
  404034:	ldp	x27, x28, [sp, #80]
  404038:	ldp	x29, x30, [sp], #160
  40403c:	ret
  404040:	ldr	x23, [x20, #16]
  404044:	cmp	w19, #0x0
  404048:	cset	w24, eq  // eq = none
  40404c:	mov	w20, #0x0                   	// #0
  404050:	add	w24, w24, #0x7
  404054:	mov	x0, x23
  404058:	cbnz	x0, 404094 <ferror@plt+0x15f4>
  40405c:	sxtw	x0, w20
  404060:	bl	402580 <malloc@plt>
  404064:	mov	x22, x0
  404068:	cbz	x0, 40400c <ferror@plt+0x156c>
  40406c:	mov	x19, x0
  404070:	add	x28, x23, #0x8
  404074:	str	x0, [x21]
  404078:	mov	x21, x23
  40407c:	mov	x26, #0x10                  	// #16
  404080:	mov	x27, #0x4                   	// #4
  404084:	mov	w3, #0x401                 	// #1025
  404088:	cbnz	x21, 4040b8 <ferror@plt+0x1618>
  40408c:	sub	w19, w19, w22
  404090:	b	404020 <ferror@plt+0x1580>
  404094:	ldr	x0, [x0, #280]
  404098:	add	w1, w20, #0x1c
  40409c:	ldrh	w2, [x23, #6]
  4040a0:	add	w20, w20, #0x10
  4040a4:	cmp	w2, #0xa
  4040a8:	csel	w20, w20, w1, ne  // ne = any
  4040ac:	cbz	x0, 40405c <ferror@plt+0x15bc>
  4040b0:	add	w20, w20, #0x4
  4040b4:	b	404058 <ferror@plt+0x15b8>
  4040b8:	ldrh	w0, [x23, #6]
  4040bc:	strb	w24, [x19]
  4040c0:	cmp	w0, #0xa
  4040c4:	strb	w0, [x19, #4]
  4040c8:	csel	x2, x26, x27, eq  // eq = none
  4040cc:	str	w3, [sp, #108]
  4040d0:	add	w25, w2, #0xc
  4040d4:	strb	w25, [x19, #1]
  4040d8:	add	w1, w2, #0x10
  4040dc:	strh	w1, [x19, #2]
  4040e0:	ldr	w0, [x23, #264]
  4040e4:	mov	x1, x28
  4040e8:	str	w0, [x19, #8]
  4040ec:	ldrh	w0, [x23, #4]
  4040f0:	strb	w0, [x19, #5]
  4040f4:	add	x0, x19, #0xc
  4040f8:	add	x19, x19, w25, uxtw
  4040fc:	bl	402370 <memcpy@plt>
  404100:	ldr	x21, [x21, #280]
  404104:	cbz	x21, 40408c <ferror@plt+0x15ec>
  404108:	sub	x0, x19, x22
  40410c:	ldr	w3, [sp, #108]
  404110:	sub	w0, w20, w0
  404114:	add	x19, x19, #0x4
  404118:	sturh	w3, [x19, #-4]
  40411c:	sturh	w0, [x19, #-2]
  404120:	b	404088 <ferror@plt+0x15e8>
  404124:	mov	x0, #0x8                   	// #8
  404128:	ldr	x19, [x20, #16]
  40412c:	bl	402580 <malloc@plt>
  404130:	str	x0, [x21]
  404134:	cbz	x0, 40400c <ferror@plt+0x156c>
  404138:	ldrh	w1, [x19, #264]
  40413c:	mov	w2, #0x804                 	// #2052
  404140:	movk	w2, #0xc, lsl #16
  404144:	mov	w19, #0x8                   	// #8
  404148:	str	w2, [x0]
  40414c:	strh	wzr, [x0, #4]
  404150:	strh	w1, [x0, #6]
  404154:	b	404020 <ferror@plt+0x1580>
  404158:	mov	x0, #0x8                   	// #8
  40415c:	ldr	x19, [x20, #16]
  404160:	bl	402580 <malloc@plt>
  404164:	str	x0, [x21]
  404168:	cbz	x0, 40400c <ferror@plt+0x156c>
  40416c:	ldrh	w1, [x19, #264]
  404170:	mov	w2, #0x805                 	// #2053
  404174:	b	404140 <ferror@plt+0x16a0>
  404178:	mov	x0, #0x8                   	// #8
  40417c:	ldr	x19, [x20, #16]
  404180:	bl	402580 <malloc@plt>
  404184:	str	x0, [x21]
  404188:	cbz	x0, 40400c <ferror@plt+0x156c>
  40418c:	ldrh	w1, [x19, #264]
  404190:	mov	w2, #0x802                 	// #2050
  404194:	b	404140 <ferror@plt+0x16a0>
  404198:	mov	x0, #0x8                   	// #8
  40419c:	ldr	x20, [x20, #16]
  4041a0:	bl	402580 <malloc@plt>
  4041a4:	str	x0, [x21]
  4041a8:	cbz	x0, 40400c <ferror@plt+0x156c>
  4041ac:	ldrh	w1, [x20, #264]
  4041b0:	mov	w2, #0x803                 	// #2051
  4041b4:	movk	w2, #0xc, lsl #16
  4041b8:	str	w2, [x0]
  4041bc:	strh	wzr, [x0, #4]
  4041c0:	strh	w1, [x0, #6]
  4041c4:	b	404020 <ferror@plt+0x1580>
  4041c8:	ldr	x0, [x20, #16]
  4041cc:	add	x1, sp, #0x78
  4041d0:	stp	xzr, xzr, [sp, #120]
  4041d4:	bl	403fb4 <ferror@plt+0x1514>
  4041d8:	mov	w22, w0
  4041dc:	ldr	x0, [x20, #8]
  4041e0:	add	x1, sp, #0x80
  4041e4:	bl	403fb4 <ferror@plt+0x1514>
  4041e8:	mov	w23, w0
  4041ec:	cmp	w22, #0x0
  4041f0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4041f4:	b.ne	404210 <ferror@plt+0x1770>  // b.any
  4041f8:	ldr	x0, [sp, #120]
  4041fc:	bl	4027f0 <free@plt>
  404200:	ldr	x0, [sp, #128]
  404204:	bl	4027f0 <free@plt>
  404208:	mov	w19, #0x0                   	// #0
  40420c:	b	404020 <ferror@plt+0x1580>
  404210:	add	w19, w22, w0
  404214:	sxtw	x0, w19
  404218:	bl	402580 <malloc@plt>
  40421c:	mov	x20, x0
  404220:	cbz	x0, 40400c <ferror@plt+0x156c>
  404224:	ldr	x24, [sp, #120]
  404228:	sxtw	x25, w22
  40422c:	mov	x2, x25
  404230:	mov	x1, x24
  404234:	bl	402370 <memcpy@plt>
  404238:	ldr	x1, [sp, #128]
  40423c:	sxtw	x2, w23
  404240:	add	x0, x20, x25
  404244:	bl	402370 <memcpy@plt>
  404248:	mov	x0, x24
  40424c:	bl	4027f0 <free@plt>
  404250:	ldr	x0, [sp, #128]
  404254:	bl	4027f0 <free@plt>
  404258:	mov	x0, x20
  40425c:	cmp	w22, #0x0
  404260:	b.gt	404270 <ferror@plt+0x17d0>
  404264:	b.ne	40400c <ferror@plt+0x156c>  // b.any
  404268:	str	x20, [x21]
  40426c:	b	404020 <ferror@plt+0x1580>
  404270:	ldrh	w1, [x0, #2]
  404274:	add	w2, w22, #0x4
  404278:	cmp	w1, w2
  40427c:	b.ne	404288 <ferror@plt+0x17e8>  // b.any
  404280:	add	w1, w1, w23
  404284:	strh	w1, [x0, #2]
  404288:	ldrb	w1, [x0, #1]
  40428c:	sub	w22, w22, w1
  404290:	add	x0, x0, w1, uxtb
  404294:	b	40425c <ferror@plt+0x17bc>
  404298:	ldr	x0, [x20, #16]
  40429c:	add	x1, sp, #0x88
  4042a0:	stp	xzr, xzr, [sp, #136]
  4042a4:	bl	403fb4 <ferror@plt+0x1514>
  4042a8:	sxtw	x22, w0
  4042ac:	ldr	x0, [x20, #8]
  4042b0:	add	x1, sp, #0x90
  4042b4:	bl	403fb4 <ferror@plt+0x1514>
  4042b8:	mov	w23, w0
  4042bc:	cmp	w22, #0x0
  4042c0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4042c4:	b.ne	4042d8 <ferror@plt+0x1838>  // b.any
  4042c8:	ldr	x0, [sp, #136]
  4042cc:	bl	4027f0 <free@plt>
  4042d0:	ldr	x0, [sp, #144]
  4042d4:	b	404204 <ferror@plt+0x1764>
  4042d8:	add	w19, w22, w0
  4042dc:	add	w19, w19, #0x4
  4042e0:	sxtw	x0, w19
  4042e4:	bl	402580 <malloc@plt>
  4042e8:	mov	x24, x0
  4042ec:	cbz	x0, 40400c <ferror@plt+0x156c>
  4042f0:	ldr	x25, [sp, #136]
  4042f4:	mov	x2, x22
  4042f8:	mov	x1, x25
  4042fc:	bl	402370 <memcpy@plt>
  404300:	ldr	x1, [sp, #144]
  404304:	sxtw	x2, w23
  404308:	add	x0, x22, #0x4
  40430c:	add	w23, w23, #0x4
  404310:	add	x0, x24, x0
  404314:	bl	402370 <memcpy@plt>
  404318:	mov	x0, x25
  40431c:	bl	4027f0 <free@plt>
  404320:	ldr	x0, [sp, #144]
  404324:	bl	4027f0 <free@plt>
  404328:	str	x24, [x21]
  40432c:	add	x0, x24, x22
  404330:	mov	w1, #0x401                 	// #1025
  404334:	strh	w1, [x24, x22]
  404338:	strh	w23, [x0, #2]
  40433c:	b	404020 <ferror@plt+0x1580>
  404340:	ldr	x0, [x20, #16]
  404344:	add	x1, sp, #0x98
  404348:	str	xzr, [sp, #152]
  40434c:	bl	403fb4 <ferror@plt+0x1514>
  404350:	sxtw	x19, w0
  404354:	cbnz	w19, 404364 <ferror@plt+0x18c4>
  404358:	ldr	x0, [sp, #152]
  40435c:	bl	4027f0 <free@plt>
  404360:	b	404020 <ferror@plt+0x1580>
  404364:	add	w22, w19, #0x4
  404368:	sxtw	x0, w22
  40436c:	bl	402580 <malloc@plt>
  404370:	mov	x20, x0
  404374:	cbz	x0, 40400c <ferror@plt+0x156c>
  404378:	ldr	x23, [sp, #152]
  40437c:	mov	x2, x19
  404380:	mov	x1, x23
  404384:	bl	402370 <memcpy@plt>
  404388:	mov	x0, x23
  40438c:	bl	4027f0 <free@plt>
  404390:	str	x20, [x21]
  404394:	mov	w0, #0x401                 	// #1025
  404398:	movk	w0, #0x8, lsl #16
  40439c:	str	w0, [x20, x19]
  4043a0:	mov	w19, w22
  4043a4:	b	404020 <ferror@plt+0x1580>
  4043a8:	mov	x0, #0xc                   	// #12
  4043ac:	ldr	x19, [x20, #16]
  4043b0:	bl	402580 <malloc@plt>
  4043b4:	str	x0, [x21]
  4043b8:	cbz	x0, 40400c <ferror@plt+0x156c>
  4043bc:	mov	w2, #0xc0a                 	// #3082
  4043c0:	ldr	x1, [x19, #272]
  4043c4:	movk	w2, #0x10, lsl #16
  4043c8:	mov	w19, #0xc                   	// #12
  4043cc:	str	w2, [x0]
  4043d0:	stur	x1, [x0, #4]
  4043d4:	b	404020 <ferror@plt+0x1580>
  4043d8:	stp	x29, x30, [sp, #-464]!
  4043dc:	adrp	x1, 416000 <ferror@plt+0x13560>
  4043e0:	adrp	x0, 413000 <ferror@plt+0x10560>
  4043e4:	mov	x29, sp
  4043e8:	add	x1, x1, #0xf67
  4043ec:	add	x0, x0, #0xd30
  4043f0:	stp	x19, x20, [sp, #16]
  4043f4:	stp	x21, x22, [sp, #32]
  4043f8:	stp	x23, x24, [sp, #48]
  4043fc:	bl	4025a0 <popen@plt>
  404400:	cbz	x0, 404448 <ferror@plt+0x19a8>
  404404:	mov	x20, x0
  404408:	mov	x2, x0
  40440c:	mov	w1, #0x80                  	// #128
  404410:	add	x0, sp, #0x50
  404414:	bl	402a70 <fgets@plt>
  404418:	cbz	x0, 404440 <ferror@plt+0x19a0>
  40441c:	mov	x22, #0x7072                	// #28786
  404420:	add	x24, sp, #0x154
  404424:	movk	x22, #0x2e63, lsl #16
  404428:	mov	x23, #0x0                   	// #0
  40442c:	mov	x2, x20
  404430:	add	x0, sp, #0x50
  404434:	mov	w1, #0x80                  	// #128
  404438:	bl	402a70 <fgets@plt>
  40443c:	cbnz	x0, 40445c <ferror@plt+0x19bc>
  404440:	mov	x0, x20
  404444:	bl	4029c0 <pclose@plt>
  404448:	ldp	x19, x20, [sp, #16]
  40444c:	ldp	x21, x22, [sp, #32]
  404450:	ldp	x23, x24, [sp, #48]
  404454:	ldp	x29, x30, [sp], #464
  404458:	ret
  40445c:	mov	x5, x24
  404460:	add	x4, sp, #0x4c
  404464:	add	x3, sp, #0xd0
  404468:	add	x2, sp, #0x48
  40446c:	add	x0, sp, #0x50
  404470:	adrp	x1, 413000 <ferror@plt+0x10560>
  404474:	add	x1, x1, #0xd51
  404478:	stp	x22, x23, [sp, #336]
  40447c:	stp	xzr, xzr, [sp, #352]
  404480:	stp	xzr, xzr, [sp, #368]
  404484:	stp	xzr, xzr, [sp, #384]
  404488:	stp	xzr, xzr, [sp, #400]
  40448c:	stp	xzr, xzr, [sp, #416]
  404490:	stp	xzr, xzr, [sp, #432]
  404494:	stp	xzr, xzr, [sp, #448]
  404498:	bl	402990 <__isoc99_sscanf@plt>
  40449c:	cmp	w0, #0x4
  4044a0:	b.ne	40442c <ferror@plt+0x198c>  // b.any
  4044a4:	mov	x0, #0x20                  	// #32
  4044a8:	bl	402580 <malloc@plt>
  4044ac:	mov	x19, x0
  4044b0:	cbz	x0, 40442c <ferror@plt+0x198c>
  4044b4:	ldr	w0, [sp, #76]
  4044b8:	adrp	x21, 414000 <ferror@plt+0x11560>
  4044bc:	add	x21, x21, #0xdb4
  4044c0:	str	w0, [x19, #8]
  4044c4:	add	x0, sp, #0x150
  4044c8:	bl	402680 <strdup@plt>
  4044cc:	mov	x1, x21
  4044d0:	str	x0, [x19, #16]
  4044d4:	add	x0, sp, #0xd0
  4044d8:	bl	402770 <strcmp@plt>
  4044dc:	cbnz	w0, 4044fc <ferror@plt+0x1a5c>
  4044e0:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4044e4:	add	x0, x0, #0xe08
  4044e8:	str	x21, [x19, #24]
  4044ec:	ldr	x1, [x0, #48]
  4044f0:	str	x1, [x19]
  4044f4:	str	x19, [x0, #48]
  4044f8:	b	40442c <ferror@plt+0x198c>
  4044fc:	adrp	x21, 414000 <ferror@plt+0x11560>
  404500:	add	x21, x21, #0xd88
  404504:	mov	x1, x21
  404508:	add	x0, sp, #0xd0
  40450c:	bl	402770 <strcmp@plt>
  404510:	cbz	w0, 4044e0 <ferror@plt+0x1a40>
  404514:	adrp	x21, 413000 <ferror@plt+0x10560>
  404518:	add	x21, x21, #0xd61
  40451c:	mov	x1, x21
  404520:	add	x0, sp, #0xd0
  404524:	bl	402770 <strcmp@plt>
  404528:	cmp	w0, #0x0
  40452c:	csel	x21, x21, xzr, eq  // eq = none
  404530:	b	4044e0 <ferror@plt+0x1a40>
  404534:	mov	x2, x0
  404538:	stp	x29, x30, [sp, #-208]!
  40453c:	mov	x29, sp
  404540:	ldr	w3, [x2], #88
  404544:	stp	x19, x20, [sp, #16]
  404548:	mov	x20, x0
  40454c:	mov	x19, x1
  404550:	sub	w3, w3, #0x58
  404554:	mov	w1, #0x13                  	// #19
  404558:	add	x0, sp, #0x30
  40455c:	str	x21, [sp, #32]
  404560:	bl	412fb4 <ferror@plt+0x10514>
  404564:	ldrb	w1, [x20, #17]
  404568:	ldr	w0, [x20, #56]
  40456c:	str	w1, [x19, #552]
  404570:	ldrb	w1, [x20, #16]
  404574:	ldrb	w2, [x20, #16]
  404578:	strh	w1, [x19, #22]
  40457c:	strh	w1, [x19, #286]
  404580:	ldrh	w1, [x20, #20]
  404584:	rev16	w1, w1
  404588:	and	w1, w1, #0xffff
  40458c:	str	w1, [x19, #544]
  404590:	ldrh	w1, [x20, #22]
  404594:	rev16	w1, w1
  404598:	and	w1, w1, #0xffff
  40459c:	str	w1, [x19, #548]
  4045a0:	ldr	w1, [x20, #76]
  4045a4:	str	w1, [x19, #560]
  4045a8:	ldr	w1, [x20, #72]
  4045ac:	str	w1, [x19, #556]
  4045b0:	ldr	w1, [x20, #84]
  4045b4:	str	w1, [x19, #564]
  4045b8:	ldr	w1, [x20, #80]
  4045bc:	str	w1, [x19, #568]
  4045c0:	str	w0, [x19, #576]
  4045c4:	ldur	x0, [x20, #60]
  4045c8:	str	x0, [x19, #584]
  4045cc:	ldr	x0, [sp, #168]
  4045d0:	str	wzr, [x19, #608]
  4045d4:	cbz	x0, 4045e0 <ferror@plt+0x1b40>
  4045d8:	ldr	w0, [x0, #4]
  4045dc:	str	w0, [x19, #608]
  4045e0:	ldr	x0, [sp, #128]
  4045e4:	cbz	x0, 404634 <ferror@plt+0x1b94>
  4045e8:	ldrb	w0, [x0, #4]
  4045ec:	strh	w0, [x19, #14]
  4045f0:	cmp	w2, #0x2
  4045f4:	b.ne	40463c <ferror@plt+0x1b9c>  // b.any
  4045f8:	mov	w0, #0x4                   	// #4
  4045fc:	strh	w0, [x19, #18]
  404600:	add	x1, x20, #0x18
  404604:	strh	w0, [x19, #282]
  404608:	add	x0, x19, #0x18
  40460c:	ldrh	w21, [x19, #18]
  404610:	mov	x2, x21
  404614:	bl	402370 <memcpy@plt>
  404618:	mov	x2, x21
  40461c:	add	x1, x20, #0x28
  404620:	add	x0, x19, #0x120
  404624:	ldp	x19, x20, [sp, #16]
  404628:	ldr	x21, [sp, #32]
  40462c:	ldp	x29, x30, [sp], #208
  404630:	b	402370 <memcpy@plt>
  404634:	mov	w0, #0x0                   	// #0
  404638:	b	4045ec <ferror@plt+0x1b4c>
  40463c:	mov	w0, #0x10                  	// #16
  404640:	b	4045fc <ferror@plt+0x1b5c>
  404644:	stp	x29, x30, [sp, #-48]!
  404648:	mov	w1, #0x3e8                 	// #1000
  40464c:	mov	x29, sp
  404650:	stp	x19, x20, [sp, #16]
  404654:	adrp	x20, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  404658:	add	x20, x20, #0xe08
  40465c:	udiv	w19, w0, w1
  404660:	stp	x21, x22, [sp, #32]
  404664:	mov	w21, #0x3c                  	// #60
  404668:	strb	wzr, [x20, #56]
  40466c:	mov	w22, w0
  404670:	udiv	w3, w19, w21
  404674:	msub	w21, w3, w21, w19
  404678:	cbz	w3, 4046b4 <ferror@plt+0x1c14>
  40467c:	add	x0, x20, #0x38
  404680:	adrp	x2, 413000 <ferror@plt+0x10560>
  404684:	mov	x1, #0x30                  	// #48
  404688:	add	x2, x2, #0xd66
  40468c:	bl	402510 <snprintf@plt>
  404690:	mov	w0, #0x27bf                	// #10175
  404694:	movk	w0, #0x9, lsl #16
  404698:	cmp	w22, w0
  40469c:	b.ls	404724 <ferror@plt+0x1c84>  // b.plast
  4046a0:	add	x0, x20, #0x38
  4046a4:	ldp	x19, x20, [sp, #16]
  4046a8:	ldp	x21, x22, [sp, #32]
  4046ac:	ldp	x29, x30, [sp], #48
  4046b0:	ret
  4046b4:	msub	w19, w19, w1, w0
  4046b8:	cbz	w21, 4046fc <ferror@plt+0x1c5c>
  4046bc:	cmp	w21, #0xa
  4046c0:	add	x22, x20, #0x38
  4046c4:	csel	w19, w19, wzr, lt  // lt = tstop
  4046c8:	mov	x0, x22
  4046cc:	bl	4023a0 <strlen@plt>
  4046d0:	add	x0, x22, x0
  4046d4:	cmp	w19, #0x0
  4046d8:	adrp	x1, 416000 <ferror@plt+0x13560>
  4046dc:	adrp	x3, 416000 <ferror@plt+0x13560>
  4046e0:	add	x1, x1, #0x5bc
  4046e4:	add	x3, x3, #0xe11
  4046e8:	mov	w2, w21
  4046ec:	csel	x3, x3, x1, ne  // ne = any
  4046f0:	adrp	x1, 413000 <ferror@plt+0x10560>
  4046f4:	add	x1, x1, #0xd6c
  4046f8:	bl	402490 <sprintf@plt>
  4046fc:	cbz	w19, 4046a0 <ferror@plt+0x1c00>
  404700:	add	x21, x20, #0x38
  404704:	mov	x0, x21
  404708:	bl	4023a0 <strlen@plt>
  40470c:	mov	w2, w19
  404710:	add	x0, x21, x0
  404714:	adrp	x1, 413000 <ferror@plt+0x10560>
  404718:	add	x1, x1, #0xd71
  40471c:	bl	402490 <sprintf@plt>
  404720:	b	4046a0 <ferror@plt+0x1c00>
  404724:	cbz	w21, 4046a0 <ferror@plt+0x1c00>
  404728:	mov	w19, #0x0                   	// #0
  40472c:	b	4046bc <ferror@plt+0x1c1c>
  404730:	stp	x29, x30, [sp, #-336]!
  404734:	mov	x29, sp
  404738:	stp	x21, x22, [sp, #32]
  40473c:	mov	x22, x0
  404740:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  404744:	str	q0, [sp, #144]
  404748:	ldr	x0, [x0, #944]
  40474c:	str	q1, [sp, #160]
  404750:	str	q2, [sp, #176]
  404754:	str	q3, [sp, #192]
  404758:	str	q4, [sp, #208]
  40475c:	str	q5, [sp, #224]
  404760:	str	q6, [sp, #240]
  404764:	str	q7, [sp, #256]
  404768:	stp	x1, x2, [sp, #280]
  40476c:	stp	x3, x4, [sp, #296]
  404770:	stp	x5, x6, [sp, #312]
  404774:	str	x7, [sp, #328]
  404778:	stp	x19, x20, [sp, #16]
  40477c:	ldr	w0, [x0, #24]
  404780:	stp	x23, x24, [sp, #48]
  404784:	stp	x25, x26, [sp, #64]
  404788:	cbnz	w0, 404858 <ferror@plt+0x1db8>
  40478c:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  404790:	add	x21, x21, #0xe08
  404794:	ldr	x0, [x21, #24]
  404798:	cbnz	x0, 4047a4 <ferror@plt+0x1d04>
  40479c:	bl	403f60 <ferror@plt+0x14c0>
  4047a0:	str	x0, [x21, #24]
  4047a4:	add	x24, sp, #0x110
  4047a8:	mov	w25, #0xffffffc8            	// #-56
  4047ac:	mov	w26, #0xffffff80            	// #-128
  4047b0:	mov	w23, #0xffff0               	// #1048560
  4047b4:	ldr	x0, [x21, #16]
  4047b8:	add	x1, sp, #0x150
  4047bc:	stp	x1, x1, [sp, #112]
  4047c0:	str	x24, [sp, #128]
  4047c4:	stp	w25, w26, [sp, #136]
  4047c8:	ldr	x2, [x21, #32]
  4047cc:	ldp	x6, x7, [sp, #112]
  4047d0:	add	x3, x2, #0x10
  4047d4:	ldrh	w4, [x0], #2
  4047d8:	stp	x6, x7, [sp, #80]
  4047dc:	add	x0, x0, x4
  4047e0:	ldp	x6, x7, [sp, #128]
  4047e4:	stp	x6, x7, [sp, #96]
  4047e8:	ldr	x1, [x2, #8]
  4047ec:	mov	x2, x22
  4047f0:	sub	x1, x1, x3
  4047f4:	add	x3, sp, #0x50
  4047f8:	sub	w1, w23, w1
  4047fc:	sxtw	x1, w1
  404800:	bl	4029a0 <vsnprintf@plt>
  404804:	ldr	x19, [x21, #32]
  404808:	ldr	x20, [x21, #16]
  40480c:	add	x2, x19, #0x10
  404810:	ldr	x3, [x19, #8]
  404814:	sub	x1, x3, x2
  404818:	sub	w1, w23, w1
  40481c:	cmp	w0, w1
  404820:	b.ge	404870 <ferror@plt+0x1dd0>  // b.tcont
  404824:	cmn	w0, #0x1
  404828:	b.eq	404870 <ferror@plt+0x1dd0>  // b.none
  40482c:	ldrh	w4, [x20]
  404830:	cmp	w0, w1
  404834:	csel	w0, w0, w1, le
  404838:	mov	w2, #0xffff                	// #65535
  40483c:	sub	w2, w2, w4
  404840:	cmp	w2, w0
  404844:	csel	w0, w2, w0, le
  404848:	add	x3, x3, w0, sxtw
  40484c:	str	x3, [x19, #8]
  404850:	add	w0, w4, w0
  404854:	strh	w0, [x20]
  404858:	ldp	x19, x20, [sp, #16]
  40485c:	ldp	x21, x22, [sp, #32]
  404860:	ldp	x23, x24, [sp, #48]
  404864:	ldp	x25, x26, [sp, #64]
  404868:	ldp	x29, x30, [sp], #336
  40486c:	ret
  404870:	cmp	x20, x2
  404874:	b.eq	40482c <ferror@plt+0x1d8c>  // b.none
  404878:	bl	403f60 <ferror@plt+0x14c0>
  40487c:	ldrh	w2, [x20]
  404880:	mov	x1, x20
  404884:	str	x0, [x19]
  404888:	add	x0, x0, #0x10
  40488c:	add	x2, x2, #0x2
  404890:	bl	402370 <memcpy@plt>
  404894:	ldr	x0, [x19]
  404898:	ldrh	w1, [x20]
  40489c:	ldr	x2, [x0, #8]
  4048a0:	add	x2, x2, x1
  4048a4:	str	x2, [x0, #8]
  4048a8:	mov	x0, #0xfffffffffffffffe    	// #-2
  4048ac:	sub	x1, x0, x1
  4048b0:	ldr	x0, [x19, #8]
  4048b4:	add	x0, x0, x1
  4048b8:	str	x0, [x19, #8]
  4048bc:	b	4047b4 <ferror@plt+0x1d14>
  4048c0:	stp	x29, x30, [sp, #-32]!
  4048c4:	mov	x29, sp
  4048c8:	ldr	w1, [x0, #568]
  4048cc:	str	x19, [sp, #16]
  4048d0:	mov	x19, x0
  4048d4:	cbz	w1, 4048e4 <ferror@plt+0x1e44>
  4048d8:	adrp	x0, 413000 <ferror@plt+0x10560>
  4048dc:	add	x0, x0, #0xd78
  4048e0:	bl	404730 <ferror@plt+0x1c90>
  4048e4:	ldr	w1, [x19, #564]
  4048e8:	adrp	x0, 413000 <ferror@plt+0x10560>
  4048ec:	add	x0, x0, #0xd80
  4048f0:	bl	404730 <ferror@plt+0x1c90>
  4048f4:	ldr	x1, [x19, #584]
  4048f8:	adrp	x0, 413000 <ferror@plt+0x10560>
  4048fc:	add	x0, x0, #0xd88
  404900:	bl	404730 <ferror@plt+0x1c90>
  404904:	ldr	w1, [x19, #608]
  404908:	cbz	w1, 404920 <ferror@plt+0x1e80>
  40490c:	ldr	x19, [sp, #16]
  404910:	adrp	x0, 413000 <ferror@plt+0x10560>
  404914:	ldp	x29, x30, [sp], #32
  404918:	add	x0, x0, #0xd91
  40491c:	b	404730 <ferror@plt+0x1c90>
  404920:	ldr	x19, [sp, #16]
  404924:	ldp	x29, x30, [sp], #32
  404928:	ret
  40492c:	stp	x29, x30, [sp, #-48]!
  404930:	mov	x29, sp
  404934:	str	x21, [sp, #32]
  404938:	sbfiz	x21, x1, #3, #32
  40493c:	stp	x19, x20, [sp, #16]
  404940:	mov	x20, x0
  404944:	ldr	x19, [x0, x21]
  404948:	cbnz	x19, 40497c <ferror@plt+0x1edc>
  40494c:	cmp	w1, #0x7
  404950:	b.ne	4049f8 <ferror@plt+0x1f58>  // b.any
  404954:	ldr	x0, [x0, #8]
  404958:	cbz	x0, 4049f8 <ferror@plt+0x1f58>
  40495c:	ldp	x19, x20, [sp, #16]
  404960:	ldr	x21, [sp, #32]
  404964:	ldp	x29, x30, [sp], #48
  404968:	ldp	w1, w2, [x0, #4]
  40496c:	ldp	w3, w4, [x0, #12]
  404970:	adrp	x0, 413000 <ferror@plt+0x10560>
  404974:	add	x0, x0, #0xd9e
  404978:	b	404730 <ferror@plt+0x1c90>
  40497c:	ldp	w1, w2, [x19, #4]
  404980:	adrp	x0, 413000 <ferror@plt+0x10560>
  404984:	ldp	w3, w4, [x19, #12]
  404988:	add	x0, x0, #0xdb5
  40498c:	ldp	w5, w6, [x19, #20]
  404990:	ldr	w7, [x19, #28]
  404994:	bl	404730 <ferror@plt+0x1c90>
  404998:	ldr	x0, [x20, x21]
  40499c:	ldrh	w0, [x0]
  4049a0:	sub	x0, x0, #0x4
  4049a4:	cmp	x0, #0x1f
  4049a8:	b.ls	4049bc <ferror@plt+0x1f1c>  // b.plast
  4049ac:	ldr	w1, [x19, #32]
  4049b0:	adrp	x0, 413000 <ferror@plt+0x10560>
  4049b4:	add	x0, x0, #0xddb
  4049b8:	bl	404730 <ferror@plt+0x1c90>
  4049bc:	ldr	x0, [x20, x21]
  4049c0:	ldrh	w0, [x0]
  4049c4:	sub	x0, x0, #0x4
  4049c8:	cmp	x0, #0x23
  4049cc:	b.ls	4049e0 <ferror@plt+0x1f40>  // b.plast
  4049d0:	ldr	w1, [x19, #36]
  4049d4:	adrp	x0, 413000 <ferror@plt+0x10560>
  4049d8:	add	x0, x0, #0xde1
  4049dc:	bl	404730 <ferror@plt+0x1c90>
  4049e0:	ldp	x19, x20, [sp, #16]
  4049e4:	adrp	x0, 414000 <ferror@plt+0x11560>
  4049e8:	ldr	x21, [sp, #32]
  4049ec:	add	x0, x0, #0x87c
  4049f0:	ldp	x29, x30, [sp], #48
  4049f4:	b	404730 <ferror@plt+0x1c90>
  4049f8:	ldp	x19, x20, [sp, #16]
  4049fc:	ldr	x21, [sp, #32]
  404a00:	ldp	x29, x30, [sp], #48
  404a04:	ret
  404a08:	cbz	x1, 404a84 <ferror@plt+0x1fe4>
  404a0c:	ldrh	w2, [x1, #4]
  404a10:	sub	w3, w2, #0x1
  404a14:	cmp	w3, #0x3
  404a18:	b.hi	404a74 <ferror@plt+0x1fd4>  // b.pmore
  404a1c:	adrp	x1, 415000 <ferror@plt+0x12560>
  404a20:	add	x1, x1, #0x60
  404a24:	ldrb	w1, [x1, w3, uxtw]
  404a28:	adr	x2, 404a34 <ferror@plt+0x1f94>
  404a2c:	add	x1, x2, w1, sxtb #2
  404a30:	br	x1
  404a34:	mov	x1, x0
  404a38:	adrp	x0, 413000 <ferror@plt+0x10560>
  404a3c:	add	x0, x0, #0xde6
  404a40:	b	404730 <ferror@plt+0x1c90>
  404a44:	mov	x1, x0
  404a48:	adrp	x0, 413000 <ferror@plt+0x10560>
  404a4c:	add	x0, x0, #0xdf0
  404a50:	b	404a40 <ferror@plt+0x1fa0>
  404a54:	mov	x1, x0
  404a58:	adrp	x0, 413000 <ferror@plt+0x10560>
  404a5c:	add	x0, x0, #0xdf8
  404a60:	b	404a40 <ferror@plt+0x1fa0>
  404a64:	mov	x1, x0
  404a68:	adrp	x0, 413000 <ferror@plt+0x10560>
  404a6c:	add	x0, x0, #0xe00
  404a70:	b	404a40 <ferror@plt+0x1fa0>
  404a74:	mov	x1, x0
  404a78:	adrp	x0, 413000 <ferror@plt+0x10560>
  404a7c:	add	x0, x0, #0xe0f
  404a80:	b	404730 <ferror@plt+0x1c90>
  404a84:	ret
  404a88:	stp	x29, x30, [sp, #-32]!
  404a8c:	mov	x29, sp
  404a90:	str	x19, [sp, #16]
  404a94:	mov	x19, x0
  404a98:	adrp	x0, 413000 <ferror@plt+0x10560>
  404a9c:	add	x0, x0, #0xe21
  404aa0:	ldr	w1, [x19]
  404aa4:	bl	404730 <ferror@plt+0x1c90>
  404aa8:	ldr	w1, [x19, #4]
  404aac:	adrp	x0, 413000 <ferror@plt+0x10560>
  404ab0:	add	x0, x0, #0xe2d
  404ab4:	bl	404730 <ferror@plt+0x1c90>
  404ab8:	ldr	w1, [x19, #8]
  404abc:	adrp	x0, 413000 <ferror@plt+0x10560>
  404ac0:	add	x0, x0, #0xe38
  404ac4:	bl	404730 <ferror@plt+0x1c90>
  404ac8:	ldr	w1, [x19, #12]
  404acc:	adrp	x0, 413000 <ferror@plt+0x10560>
  404ad0:	add	x0, x0, #0xe45
  404ad4:	bl	404730 <ferror@plt+0x1c90>
  404ad8:	ldr	w1, [x19, #16]
  404adc:	adrp	x0, 413000 <ferror@plt+0x10560>
  404ae0:	add	x0, x0, #0xe50
  404ae4:	bl	404730 <ferror@plt+0x1c90>
  404ae8:	ldr	w1, [x19, #24]
  404aec:	adrp	x0, 413000 <ferror@plt+0x10560>
  404af0:	ldr	x19, [sp, #16]
  404af4:	add	x0, x0, #0xe58
  404af8:	ldp	x29, x30, [sp], #32
  404afc:	b	404730 <ferror@plt+0x1c90>
  404b00:	stp	x29, x30, [sp, #-32]!
  404b04:	mov	x2, x0
  404b08:	mov	w3, #0x10                  	// #16
  404b0c:	mov	x29, sp
  404b10:	str	x19, [sp, #16]
  404b14:	mov	x19, x0
  404b18:	mov	w1, #0x4                   	// #4
  404b1c:	ldrb	w0, [x2], #4
  404b20:	cmp	w0, #0xa
  404b24:	csel	w1, w3, w1, eq  // eq = none
  404b28:	bl	40cae8 <ferror@plt+0xa048>
  404b2c:	mov	x1, x0
  404b30:	ldrb	w2, [x19, #1]
  404b34:	adrp	x0, 413000 <ferror@plt+0x10560>
  404b38:	add	x0, x0, #0xe67
  404b3c:	bl	404730 <ferror@plt+0x1c90>
  404b40:	ldrh	w1, [x19, #2]
  404b44:	add	x0, x19, #0x14
  404b48:	ldr	x19, [sp, #16]
  404b4c:	adrp	x2, 413000 <ferror@plt+0x10560>
  404b50:	ldp	x29, x30, [sp], #32
  404b54:	add	x2, x2, #0xe6e
  404b58:	b	40cd78 <ferror@plt+0xa2d8>
  404b5c:	stp	x29, x30, [sp, #-128]!
  404b60:	mov	x29, sp
  404b64:	stp	x21, x22, [sp, #32]
  404b68:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  404b6c:	add	x21, x21, #0xe08
  404b70:	stp	x23, x24, [sp, #48]
  404b74:	ldr	x24, [x21, #24]
  404b78:	stp	x19, x20, [sp, #16]
  404b7c:	stp	x25, x26, [sp, #64]
  404b80:	stp	x27, x28, [sp, #80]
  404b84:	cbz	x24, 404e4c <ferror@plt+0x23ac>
  404b88:	ldr	x0, [x21, #16]
  404b8c:	add	x20, x24, #0x10
  404b90:	ldr	x2, [x21, #32]
  404b94:	ldrh	w0, [x0]
  404b98:	and	x1, x0, #0x1
  404b9c:	ldr	x0, [x2, #8]
  404ba0:	add	x0, x0, x1
  404ba4:	str	x0, [x2, #8]
  404ba8:	mov	w0, #0x1                   	// #1
  404bac:	bl	402900 <isatty@plt>
  404bb0:	cbz	w0, 404ca8 <ferror@plt+0x2208>
  404bb4:	add	x2, sp, #0x78
  404bb8:	mov	x1, #0x5413                	// #21523
  404bbc:	mov	w0, #0x1                   	// #1
  404bc0:	bl	402a90 <ioctl@plt>
  404bc4:	cmn	w0, #0x1
  404bc8:	b.eq	404ca8 <ferror@plt+0x2208>  // b.none
  404bcc:	ldrh	w25, [sp, #122]
  404bd0:	mov	w0, #0x50                  	// #80
  404bd4:	cmp	w25, #0x0
  404bd8:	csel	w25, w25, w0, ne  // ne = any
  404bdc:	adrp	x23, 42c000 <memcpy@GLIBC_2.17>
  404be0:	add	x22, x23, #0x3b0
  404be4:	add	x27, x22, #0x8
  404be8:	mov	w28, #0x1                   	// #1
  404bec:	mov	x19, x27
  404bf0:	ldr	w0, [x27, #24]
  404bf4:	cbnz	w0, 404c24 <ferror@plt+0x2184>
  404bf8:	ldr	w26, [x27, #32]
  404bfc:	cbnz	w28, 404c10 <ferror@plt+0x2170>
  404c00:	cbz	w26, 404c10 <ferror@plt+0x2170>
  404c04:	ldr	x0, [x27, #16]
  404c08:	bl	4023a0 <strlen@plt>
  404c0c:	add	w26, w26, w0
  404c10:	cmp	w25, w26
  404c14:	csel	w26, w25, w26, le
  404c18:	str	w26, [x27, #28]
  404c1c:	cmp	w26, #0x0
  404c20:	csel	w28, w28, wzr, eq  // eq = none
  404c24:	add	x27, x27, #0x28
  404c28:	sub	x0, x27, x19
  404c2c:	cmp	x0, #0x168
  404c30:	b.le	404bf0 <ferror@plt+0x2150>
  404c34:	sub	x6, x22, #0x20
  404c38:	mov	x0, x19
  404c3c:	mov	x28, x19
  404c40:	mov	w3, #0x0                   	// #0
  404c44:	mov	w4, #0x0                   	// #0
  404c48:	ldr	w1, [x0, #28]
  404c4c:	cbz	w1, 404cd0 <ferror@plt+0x2230>
  404c50:	add	x5, x0, #0x28
  404c54:	add	w2, w4, #0x1
  404c58:	add	w1, w3, w1
  404c5c:	sub	x7, x5, x28
  404c60:	cmp	x7, #0x168
  404c64:	b.le	404cb0 <ferror@plt+0x2210>
  404c68:	cmp	w1, w25
  404c6c:	b.eq	404c98 <ferror@plt+0x21f8>  // b.none
  404c70:	b.le	404c80 <ferror@plt+0x21e0>
  404c74:	sub	x0, x0, #0x28
  404c78:	mov	w2, w4
  404c7c:	mov	w1, w3
  404c80:	sub	w1, w25, w1
  404c84:	mov	x3, x0
  404c88:	sdiv	w4, w1, w2
  404c8c:	msub	w1, w4, w2, w1
  404c90:	cmp	x6, x3
  404c94:	b.cc	404e68 <ferror@plt+0x23c8>  // b.lo, b.ul, b.last
  404c98:	mov	x6, x0
  404c9c:	mov	w4, #0x0                   	// #0
  404ca0:	mov	w3, #0x0                   	// #0
  404ca4:	b	404cd0 <ferror@plt+0x2230>
  404ca8:	mov	w25, #0x50                  	// #80
  404cac:	b	404bdc <ferror@plt+0x213c>
  404cb0:	ldr	w7, [x5, #28]
  404cb4:	cbnz	w7, 404cc0 <ferror@plt+0x2220>
  404cb8:	add	x5, x5, #0x28
  404cbc:	b	404c5c <ferror@plt+0x21bc>
  404cc0:	cmp	w1, w25
  404cc4:	b.ge	404c68 <ferror@plt+0x21c8>  // b.tcont
  404cc8:	mov	w4, w2
  404ccc:	mov	w3, w1
  404cd0:	add	x0, x0, #0x28
  404cd4:	sub	x1, x0, x28
  404cd8:	cmp	x1, #0x168
  404cdc:	b.le	404c48 <ferror@plt+0x21a8>
  404ce0:	str	x24, [x21, #32]
  404ce4:	ldr	w0, [x28, #28]
  404ce8:	cbz	w0, 404e94 <ferror@plt+0x23f4>
  404cec:	adrp	x25, 413000 <ferror@plt+0x10560>
  404cf0:	adrp	x24, 413000 <ferror@plt+0x10560>
  404cf4:	add	x25, x25, #0xecd
  404cf8:	add	x24, x24, #0xe71
  404cfc:	mov	w26, #0x0                   	// #0
  404d00:	add	w0, w26, #0x1
  404d04:	str	w0, [sp, #108]
  404d08:	cbz	w26, 404d1c <ferror@plt+0x227c>
  404d0c:	ldr	x1, [x28, #16]
  404d10:	mov	x0, x25
  404d14:	bl	4029f0 <printf@plt>
  404d18:	mov	w26, w0
  404d1c:	ldr	w19, [x28, #28]
  404d20:	cbz	w19, 404d64 <ferror@plt+0x22c4>
  404d24:	ldr	w2, [x28]
  404d28:	cbz	w2, 404e9c <ferror@plt+0x23fc>
  404d2c:	ldrh	w1, [x20]
  404d30:	cmp	w2, #0x1
  404d34:	sub	w1, w19, w1
  404d38:	sub	w1, w1, w26
  404d3c:	b.ne	404d4c <ferror@plt+0x22ac>  // b.any
  404d40:	add	w1, w1, #0x1
  404d44:	mov	w19, #0x2                   	// #2
  404d48:	sdiv	w1, w1, w19
  404d4c:	cmp	w1, #0x0
  404d50:	b.le	404e9c <ferror@plt+0x23fc>
  404d54:	mov	x0, x24
  404d58:	mov	w2, #0x20                  	// #32
  404d5c:	bl	4029f0 <printf@plt>
  404d60:	mov	w19, w0
  404d64:	mov	x27, x20
  404d68:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  404d6c:	mov	x1, #0x1                   	// #1
  404d70:	ldr	x3, [x0, #3568]
  404d74:	ldrh	w2, [x27], #2
  404d78:	mov	x0, x27
  404d7c:	bl	402860 <fwrite@plt>
  404d80:	ldr	w1, [x28, #28]
  404d84:	cbz	w1, 404dc4 <ferror@plt+0x2324>
  404d88:	ldr	w2, [x28]
  404d8c:	cmp	w2, #0x2
  404d90:	b.eq	404dc4 <ferror@plt+0x2324>  // b.none
  404d94:	add	w19, w26, w19
  404d98:	cmp	w2, #0x1
  404d9c:	add	w19, w19, w0
  404da0:	sub	w1, w1, w19
  404da4:	b.ne	404db0 <ferror@plt+0x2310>  // b.any
  404da8:	mov	w0, #0x2                   	// #2
  404dac:	sdiv	w1, w1, w0
  404db0:	cmp	w1, #0x0
  404db4:	b.le	404dc4 <ferror@plt+0x2324>
  404db8:	mov	x0, x24
  404dbc:	mov	w2, #0x20                  	// #32
  404dc0:	bl	4029f0 <printf@plt>
  404dc4:	ldr	w26, [sp, #108]
  404dc8:	add	x19, x22, #0x8
  404dcc:	sub	x0, x28, x19
  404dd0:	cmp	x0, #0x168
  404dd4:	b.ne	404ea4 <ferror@plt+0x2404>  // b.any
  404dd8:	mov	x28, x19
  404ddc:	mov	w26, #0x0                   	// #0
  404de0:	mov	w0, #0xa                   	// #10
  404de4:	bl	402a30 <putchar@plt>
  404de8:	ldr	w0, [x28, #24]
  404dec:	cbnz	w0, 404dcc <ferror@plt+0x232c>
  404df0:	ldr	x1, [x21, #32]
  404df4:	ldrh	w20, [x20]
  404df8:	add	w20, w20, #0x1
  404dfc:	ldr	x2, [x1, #8]
  404e00:	and	x20, x20, #0x1fffe
  404e04:	add	x20, x27, x20
  404e08:	cmp	x20, x2
  404e0c:	b.ne	404d00 <ferror@plt+0x2260>  // b.any
  404e10:	ldr	x20, [x1]
  404e14:	str	x20, [x21, #32]
  404e18:	cbnz	x20, 404eac <ferror@plt+0x240c>
  404e1c:	cbz	w26, 404e28 <ferror@plt+0x2388>
  404e20:	mov	w0, #0xa                   	// #10
  404e24:	bl	402a30 <putchar@plt>
  404e28:	ldr	x1, [x21, #24]
  404e2c:	str	x1, [x21, #32]
  404e30:	ldr	x0, [x21, #32]
  404e34:	add	x1, x21, #0x10
  404e38:	cbnz	x0, 404eb4 <ferror@plt+0x2414>
  404e3c:	add	x22, x22, #0x8
  404e40:	str	x22, [x23, #944]
  404e44:	str	xzr, [x1, #8]
  404e48:	str	wzr, [x1, #24]
  404e4c:	ldp	x19, x20, [sp, #16]
  404e50:	ldp	x21, x22, [sp, #32]
  404e54:	ldp	x23, x24, [sp, #48]
  404e58:	ldp	x25, x26, [sp, #64]
  404e5c:	ldp	x27, x28, [sp, #80]
  404e60:	ldp	x29, x30, [sp], #128
  404e64:	ret
  404e68:	ldr	w2, [x3, #28]
  404e6c:	cbz	w2, 404e7c <ferror@plt+0x23dc>
  404e70:	add	w2, w4, w2
  404e74:	cbnz	w1, 404e84 <ferror@plt+0x23e4>
  404e78:	str	w2, [x3, #28]
  404e7c:	sub	x3, x3, #0x28
  404e80:	b	404c90 <ferror@plt+0x21f0>
  404e84:	add	w2, w2, #0x1
  404e88:	sub	w1, w1, #0x1
  404e8c:	str	w2, [x3, #28]
  404e90:	b	404e7c <ferror@plt+0x23dc>
  404e94:	add	x28, x28, #0x28
  404e98:	b	404ce4 <ferror@plt+0x2244>
  404e9c:	mov	w19, #0x0                   	// #0
  404ea0:	b	404d64 <ferror@plt+0x22c4>
  404ea4:	add	x28, x28, #0x28
  404ea8:	b	404de8 <ferror@plt+0x2348>
  404eac:	add	x20, x20, #0x10
  404eb0:	b	404d00 <ferror@plt+0x2260>
  404eb4:	ldr	x2, [x0]
  404eb8:	str	x2, [x1, #16]
  404ebc:	bl	4027f0 <free@plt>
  404ec0:	b	404e30 <ferror@plt+0x2390>
  404ec4:	stp	x29, x30, [sp, #-64]!
  404ec8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  404ecc:	mov	x29, sp
  404ed0:	stp	x19, x20, [sp, #16]
  404ed4:	add	x20, x0, #0x3b0
  404ed8:	ldr	x19, [x0, #944]
  404edc:	stp	x21, x22, [sp, #32]
  404ee0:	mov	x22, x0
  404ee4:	str	x23, [sp, #48]
  404ee8:	add	x23, x20, #0x8
  404eec:	sub	x23, x19, x23
  404ef0:	cmp	x23, #0x168
  404ef4:	b.ne	404f1c <ferror@plt+0x247c>  // b.any
  404ef8:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  404efc:	ldr	w0, [x0, #3632]
  404f00:	cmp	w0, #0x4
  404f04:	b.le	404f1c <ferror@plt+0x247c>
  404f08:	ldp	x19, x20, [sp, #16]
  404f0c:	ldp	x21, x22, [sp, #32]
  404f10:	ldr	x23, [sp, #48]
  404f14:	ldp	x29, x30, [sp], #64
  404f18:	b	404b5c <ferror@plt+0x20bc>
  404f1c:	ldr	w0, [x19, #24]
  404f20:	cbnz	w0, 404f80 <ferror@plt+0x24e0>
  404f24:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  404f28:	add	x2, x2, #0xe08
  404f2c:	ldr	w3, [x19, #32]
  404f30:	ldr	x1, [x2, #16]
  404f34:	ldr	x21, [x2, #32]
  404f38:	ldrh	w0, [x1]
  404f3c:	and	w5, w0, #0x1
  404f40:	cmp	w0, w3
  404f44:	b.le	404f4c <ferror@plt+0x24ac>
  404f48:	str	w0, [x19, #32]
  404f4c:	ldr	x4, [x21, #8]
  404f50:	add	x3, x21, #0x10
  404f54:	mov	w6, #0xffff0               	// #1048560
  404f58:	sub	x3, x4, x3
  404f5c:	add	w3, w5, w3
  404f60:	sub	w3, w6, w3
  404f64:	cmp	w3, #0x1
  404f68:	b.hi	404fa8 <ferror@plt+0x2508>  // b.pmore
  404f6c:	and	x5, x5, #0xffff
  404f70:	add	x4, x4, x5
  404f74:	str	x4, [x21, #8]
  404f78:	bl	403f60 <ferror@plt+0x14c0>
  404f7c:	str	x0, [x21]
  404f80:	cmp	x23, #0x168
  404f84:	add	x20, x20, #0x8
  404f88:	add	x19, x19, #0x28
  404f8c:	csel	x19, x20, x19, eq  // eq = none
  404f90:	str	x19, [x22, #944]
  404f94:	ldp	x19, x20, [sp, #16]
  404f98:	ldp	x21, x22, [sp, #32]
  404f9c:	ldr	x23, [sp, #48]
  404fa0:	ldp	x29, x30, [sp], #64
  404fa4:	ret
  404fa8:	add	w0, w0, #0x1
  404fac:	add	x1, x1, #0x2
  404fb0:	and	x0, x0, #0x1fffe
  404fb4:	add	x3, x1, x0
  404fb8:	str	x3, [x2, #16]
  404fbc:	add	x3, x3, #0x2
  404fc0:	strh	wzr, [x1, x0]
  404fc4:	str	x3, [x21, #8]
  404fc8:	b	404f80 <ferror@plt+0x24e0>
  404fcc:	stp	x29, x30, [sp, #-48]!
  404fd0:	mov	x29, sp
  404fd4:	stp	x19, x20, [sp, #16]
  404fd8:	adrp	x19, 42c000 <memcpy@GLIBC_2.17>
  404fdc:	add	x19, x19, #0x3b0
  404fe0:	mov	w20, w0
  404fe4:	stp	x21, x22, [sp, #32]
  404fe8:	mov	x21, #0xcccccccccccccccc    	// #-3689348814741910324
  404fec:	add	x22, x19, #0x8
  404ff0:	movk	x21, #0xcccd
  404ff4:	ldr	x1, [x19]
  404ff8:	sub	x1, x1, x22
  404ffc:	asr	x1, x1, #3
  405000:	mul	x1, x1, x21
  405004:	cmp	x20, x1
  405008:	b.ne	40501c <ferror@plt+0x257c>  // b.any
  40500c:	ldp	x19, x20, [sp, #16]
  405010:	ldp	x21, x22, [sp, #32]
  405014:	ldp	x29, x30, [sp], #48
  405018:	ret
  40501c:	bl	404ec4 <ferror@plt+0x2424>
  405020:	b	404ff4 <ferror@plt+0x2554>
  405024:	stp	x29, x30, [sp, #-32]!
  405028:	mov	x29, sp
  40502c:	str	x19, [sp, #16]
  405030:	mov	x19, x2
  405034:	cbz	x3, 405070 <ferror@plt+0x25d0>
  405038:	mov	x2, x3
  40503c:	mov	x3, x1
  405040:	mov	x1, x0
  405044:	adrp	x0, 413000 <ferror@plt+0x10560>
  405048:	add	x0, x0, #0xe75
  40504c:	bl	404730 <ferror@plt+0x1c90>
  405050:	bl	404ec4 <ferror@plt+0x2424>
  405054:	mov	x1, x19
  405058:	adrp	x0, 413000 <ferror@plt+0x10560>
  40505c:	add	x0, x0, #0xecd
  405060:	bl	404730 <ferror@plt+0x1c90>
  405064:	ldr	x19, [sp, #16]
  405068:	ldp	x29, x30, [sp], #32
  40506c:	b	404ec4 <ferror@plt+0x2424>
  405070:	mov	x2, x1
  405074:	mov	x1, x0
  405078:	adrp	x0, 413000 <ferror@plt+0x10560>
  40507c:	add	x0, x0, #0xe79
  405080:	bl	404730 <ferror@plt+0x1c90>
  405084:	b	405050 <ferror@plt+0x25b0>
  405088:	sub	sp, sp, #0x460
  40508c:	stp	x29, x30, [sp]
  405090:	mov	x29, sp
  405094:	stp	x19, x20, [sp, #16]
  405098:	mov	w20, w2
  40509c:	add	x19, x0, #0x8
  4050a0:	stp	x21, x22, [sp, #32]
  4050a4:	mov	w21, w1
  4050a8:	ldrh	w22, [x0, #6]
  4050ac:	stp	x23, x24, [sp, #48]
  4050b0:	cmp	w22, #0x2
  4050b4:	stp	x25, x26, [sp, #64]
  4050b8:	str	x27, [sp, #80]
  4050bc:	b.ne	405130 <ferror@plt+0x2690>  // b.any
  4050c0:	mov	w0, w22
  4050c4:	mov	x2, x19
  4050c8:	mov	w1, #0x4                   	// #4
  4050cc:	bl	40cae8 <ferror@plt+0xa048>
  4050d0:	mov	x22, x0
  4050d4:	cbz	w20, 40519c <ferror@plt+0x26fc>
  4050d8:	mov	w0, w20
  4050dc:	bl	40f154 <ferror@plt+0xc6b4>
  4050e0:	mov	x25, x0
  4050e4:	adrp	x26, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4050e8:	add	x26, x26, #0xe08
  4050ec:	cbnz	w21, 4051a4 <ferror@plt+0x2704>
  4050f0:	add	x2, x26, #0x78
  4050f4:	mov	w0, #0x2a                  	// #42
  4050f8:	strh	w0, [x26, #120]
  4050fc:	mov	x3, x25
  405100:	mov	x0, x22
  405104:	adrp	x1, 413000 <ferror@plt+0x10560>
  405108:	add	x1, x1, #0x195
  40510c:	bl	405024 <ferror@plt+0x2584>
  405110:	ldp	x29, x30, [sp]
  405114:	ldp	x19, x20, [sp, #16]
  405118:	ldp	x21, x22, [sp, #32]
  40511c:	ldp	x23, x24, [sp, #48]
  405120:	ldp	x25, x26, [sp, #64]
  405124:	ldr	x27, [sp, #80]
  405128:	add	sp, sp, #0x460
  40512c:	ret
  405130:	and	w3, w3, #0xff
  405134:	cbnz	w3, 405160 <ferror@plt+0x26c0>
  405138:	adrp	x1, 42b000 <ferror@plt+0x28560>
  40513c:	mov	x0, x19
  405140:	add	x1, x1, #0xd78
  405144:	mov	x2, #0x10                  	// #16
  405148:	bl	402750 <memcmp@plt>
  40514c:	cbnz	w0, 405160 <ferror@plt+0x26c0>
  405150:	mov	w0, #0x2a                  	// #42
  405154:	strh	w0, [sp, #96]
  405158:	add	x22, sp, #0x60
  40515c:	b	4050d4 <ferror@plt+0x2634>
  405160:	mov	x2, x19
  405164:	mov	w0, w22
  405168:	mov	w1, #0x10                  	// #16
  40516c:	bl	40cae8 <ferror@plt+0xa048>
  405170:	mov	w1, #0x3a                  	// #58
  405174:	mov	x22, x0
  405178:	bl	402840 <strchr@plt>
  40517c:	cbz	x0, 4050d4 <ferror@plt+0x2634>
  405180:	mov	x3, x22
  405184:	add	x0, sp, #0x60
  405188:	adrp	x2, 413000 <ferror@plt+0x10560>
  40518c:	mov	x1, #0x400                 	// #1024
  405190:	add	x2, x2, #0xe7e
  405194:	bl	402510 <snprintf@plt>
  405198:	b	405158 <ferror@plt+0x26b8>
  40519c:	mov	x25, #0x0                   	// #0
  4051a0:	b	4050e4 <ferror@plt+0x2644>
  4051a4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4051a8:	ldr	w0, [x0, #1712]
  4051ac:	cbz	w0, 4051d0 <ferror@plt+0x2730>
  4051b0:	add	x26, x26, #0x78
  4051b4:	mov	w2, w21
  4051b8:	mov	x0, x26
  4051bc:	adrp	x1, 414000 <ferror@plt+0x11560>
  4051c0:	add	x1, x1, #0x937
  4051c4:	bl	402490 <sprintf@plt>
  4051c8:	mov	x2, x26
  4051cc:	b	4050fc <ferror@plt+0x265c>
  4051d0:	ldr	x27, [x26, #248]
  4051d4:	adrp	x0, 414000 <ferror@plt+0x11560>
  4051d8:	add	x0, x0, #0xd5c
  4051dc:	cmp	x27, x0
  4051e0:	b.ne	4051fc <ferror@plt+0x275c>  // b.any
  4051e4:	mov	w2, #0x80                  	// #128
  4051e8:	add	x1, x26, #0x78
  4051ec:	mov	w0, w21
  4051f0:	bl	40f6f0 <ferror@plt+0xcc50>
  4051f4:	mov	x2, x0
  4051f8:	b	4050fc <ferror@plt+0x265c>
  4051fc:	lsr	x23, x27, #2
  405200:	adrp	x24, 430000 <stdin@@GLIBC_2.17+0x208>
  405204:	eor	w23, w21, w23
  405208:	add	x24, x24, #0x770
  40520c:	and	x23, x23, #0x3ff
  405210:	ldr	x20, [x24, x23, lsl #3]
  405214:	cbnz	x20, 405260 <ferror@plt+0x27c0>
  405218:	mov	x0, #0x20                  	// #32
  40521c:	bl	402580 <malloc@plt>
  405220:	mov	x20, x0
  405224:	cbz	x0, 4051b0 <ferror@plt+0x2710>
  405228:	ldr	x19, [x26, #48]
  40522c:	cbnz	x19, 405280 <ferror@plt+0x27e0>
  405230:	mov	w0, w21
  405234:	bl	403eb4 <ferror@plt+0x1414>
  405238:	cbz	w0, 4052bc <ferror@plt+0x281c>
  40523c:	str	w21, [x20, #8]
  405240:	ldr	x0, [x26, #248]
  405244:	stp	x19, x0, [x20, #16]
  405248:	ldr	x0, [x24, x23, lsl #3]
  40524c:	str	x0, [x20]
  405250:	str	x20, [x24, x23, lsl #3]
  405254:	ldr	x2, [x20, #16]
  405258:	cbnz	x2, 4050fc <ferror@plt+0x265c>
  40525c:	b	4051b0 <ferror@plt+0x2710>
  405260:	ldr	w0, [x20, #8]
  405264:	cmp	w21, w0
  405268:	b.ne	405278 <ferror@plt+0x27d8>  // b.any
  40526c:	ldr	x0, [x20, #24]
  405270:	cmp	x27, x0
  405274:	b.eq	405254 <ferror@plt+0x27b4>  // b.none
  405278:	ldr	x20, [x20]
  40527c:	b	405214 <ferror@plt+0x2774>
  405280:	ldr	w0, [x19, #8]
  405284:	cmp	w21, w0
  405288:	b.ne	4052b4 <ferror@plt+0x2814>  // b.any
  40528c:	ldr	x0, [x19, #24]
  405290:	cmp	x27, x0
  405294:	b.ne	4052b4 <ferror@plt+0x2814>  // b.any
  405298:	ldr	x19, [x19, #16]
  40529c:	str	w21, [x20, #8]
  4052a0:	cbz	x19, 405240 <ferror@plt+0x27a0>
  4052a4:	mov	x0, x19
  4052a8:	bl	402680 <strdup@plt>
  4052ac:	mov	x19, x0
  4052b0:	b	405240 <ferror@plt+0x27a0>
  4052b4:	ldr	x19, [x19]
  4052b8:	b	40522c <ferror@plt+0x278c>
  4052bc:	ldr	w0, [x26, #256]
  4052c0:	cbnz	w0, 4052d4 <ferror@plt+0x2834>
  4052c4:	mov	w0, #0x1                   	// #1
  4052c8:	bl	402950 <setservent@plt>
  4052cc:	mov	w0, #0x1                   	// #1
  4052d0:	str	w0, [x26, #256]
  4052d4:	ldr	x1, [x26, #248]
  4052d8:	rev16	w0, w21
  4052dc:	and	w0, w0, #0xffff
  4052e0:	bl	402700 <getservbyport@plt>
  4052e4:	mov	x19, x0
  4052e8:	cbz	x0, 40523c <ferror@plt+0x279c>
  4052ec:	ldr	x19, [x0]
  4052f0:	b	40529c <ferror@plt+0x27fc>
  4052f4:	stp	x29, x30, [sp, #-64]!
  4052f8:	mov	x29, sp
  4052fc:	str	x19, [sp, #16]
  405300:	mov	w19, w1
  405304:	ldr	w3, [x0, #8]
  405308:	cmn	w3, #0x1
  40530c:	b.ne	40535c <ferror@plt+0x28bc>  // b.any
  405310:	adrp	x1, 413000 <ferror@plt+0x10560>
  405314:	add	x0, sp, #0x20
  405318:	add	x1, x1, #0xe83
  40531c:	bl	4028b0 <strcpy@plt>
  405320:	cmn	w19, #0x1
  405324:	b.ne	405374 <ferror@plt+0x28d4>  // b.any
  405328:	adrp	x1, 413000 <ferror@plt+0x10560>
  40532c:	add	x0, sp, #0x30
  405330:	add	x1, x1, #0xe83
  405334:	bl	4028b0 <strcpy@plt>
  405338:	add	x2, sp, #0x30
  40533c:	add	x0, sp, #0x20
  405340:	mov	x3, #0x0                   	// #0
  405344:	adrp	x1, 413000 <ferror@plt+0x10560>
  405348:	add	x1, x1, #0x195
  40534c:	bl	405024 <ferror@plt+0x2584>
  405350:	ldr	x19, [sp, #16]
  405354:	ldp	x29, x30, [sp], #64
  405358:	ret
  40535c:	add	x0, sp, #0x20
  405360:	adrp	x2, 414000 <ferror@plt+0x11560>
  405364:	mov	x1, #0xb                   	// #11
  405368:	add	x2, x2, #0x937
  40536c:	bl	402510 <snprintf@plt>
  405370:	b	405320 <ferror@plt+0x2880>
  405374:	mov	w3, w19
  405378:	add	x0, sp, #0x30
  40537c:	adrp	x2, 414000 <ferror@plt+0x11560>
  405380:	mov	x1, #0xb                   	// #11
  405384:	add	x2, x2, #0x937
  405388:	bl	402510 <snprintf@plt>
  40538c:	b	405338 <ferror@plt+0x2898>
  405390:	stp	x29, x30, [sp, #-160]!
  405394:	mov	x29, sp
  405398:	ldr	w2, [x0, #4]
  40539c:	add	x0, sp, #0x20
  4053a0:	stp	x19, x20, [sp, #16]
  4053a4:	adrp	x19, 414000 <ferror@plt+0x11560>
  4053a8:	ldr	w20, [x1, #4]
  4053ac:	add	x19, x19, #0x937
  4053b0:	stp	xzr, xzr, [sp, #32]
  4053b4:	mov	x1, x19
  4053b8:	stp	xzr, xzr, [sp, #48]
  4053bc:	stp	xzr, xzr, [sp, #64]
  4053c0:	stp	xzr, xzr, [sp, #80]
  4053c4:	stp	xzr, xzr, [sp, #96]
  4053c8:	stp	xzr, xzr, [sp, #112]
  4053cc:	stp	xzr, xzr, [sp, #128]
  4053d0:	stp	xzr, xzr, [sp, #144]
  4053d4:	bl	402490 <sprintf@plt>
  4053d8:	mov	w2, w20
  4053dc:	mov	x1, x19
  4053e0:	add	x0, sp, #0x60
  4053e4:	bl	402490 <sprintf@plt>
  4053e8:	add	x2, sp, #0x60
  4053ec:	add	x0, sp, #0x20
  4053f0:	mov	x3, #0x0                   	// #0
  4053f4:	adrp	x1, 413000 <ferror@plt+0x10560>
  4053f8:	add	x1, x1, #0x195
  4053fc:	bl	405024 <ferror@plt+0x2584>
  405400:	ldp	x19, x20, [sp, #16]
  405404:	ldp	x29, x30, [sp], #160
  405408:	ret
  40540c:	cmp	w0, #0x1
  405410:	b.ne	405424 <ferror@plt+0x2984>  // b.any
  405414:	ldr	w0, [x1]
  405418:	eor	x0, x0, #0x20
  40541c:	ubfx	w0, w0, #5, #1
  405420:	ret
  405424:	cmp	w0, #0x2
  405428:	b.ne	40543c <ferror@plt+0x299c>  // b.any
  40542c:	ldr	w0, [x1]
  405430:	eor	x0, x0, #0x10
  405434:	ubfx	w0, w0, #4, #1
  405438:	b	405420 <ferror@plt+0x2980>
  40543c:	cmp	w0, #0x5
  405440:	b.ne	405454 <ferror@plt+0x29b4>  // b.any
  405444:	ldr	w0, [x1]
  405448:	eor	x0, x0, #0x40
  40544c:	ubfx	w0, w0, #6, #1
  405450:	b	405420 <ferror@plt+0x2980>
  405454:	mov	w0, #0x0                   	// #0
  405458:	b	405420 <ferror@plt+0x2980>
  40545c:	stp	x29, x30, [sp, #-48]!
  405460:	adrp	x1, 413000 <ferror@plt+0x10560>
  405464:	add	x1, x1, #0xd61
  405468:	mov	x29, sp
  40546c:	stp	x19, x20, [sp, #16]
  405470:	adrp	x20, 415000 <ferror@plt+0x12560>
  405474:	add	x20, x20, #0x120
  405478:	stp	x21, x22, [sp, #32]
  40547c:	mov	x21, x0
  405480:	ldrh	w0, [x0, #22]
  405484:	cmp	w0, #0x11
  405488:	b.eq	405600 <ferror@plt+0x2b60>  // b.none
  40548c:	b.hi	405558 <ferror@plt+0x2ab8>  // b.pmore
  405490:	cmp	w0, #0xa
  405494:	b.eq	4055ac <ferror@plt+0x2b0c>  // b.none
  405498:	b.hi	40553c <ferror@plt+0x2a9c>  // b.pmore
  40549c:	cmp	w0, #0x1
  4054a0:	b.eq	405588 <ferror@plt+0x2ae8>  // b.none
  4054a4:	cmp	w0, #0x2
  4054a8:	b.eq	4055ac <ferror@plt+0x2b0c>  // b.none
  4054ac:	adrp	x19, 413000 <ferror@plt+0x10560>
  4054b0:	add	x19, x19, #0xe97
  4054b4:	mov	x0, x19
  4054b8:	bl	402770 <strcmp@plt>
  4054bc:	cbnz	w0, 4056a0 <ferror@plt+0x2c00>
  4054c0:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4054c4:	ldr	w0, [x0, #3852]
  4054c8:	cbz	w0, 4056a0 <ferror@plt+0x2c00>
  4054cc:	ldr	w1, [x21, #564]
  4054d0:	cmp	w1, w0
  4054d4:	b.ne	4056a0 <ferror@plt+0x2c00>  // b.any
  4054d8:	mov	w0, #0x1                   	// #1
  4054dc:	bl	404fcc <ferror@plt+0x252c>
  4054e0:	ldrsw	x0, [x21, #552]
  4054e4:	add	x20, x20, #0x28
  4054e8:	ldr	x1, [x20, x0, lsl #3]
  4054ec:	adrp	x0, 413000 <ferror@plt+0x10560>
  4054f0:	add	x0, x0, #0xeca
  4054f4:	bl	404730 <ferror@plt+0x1c90>
  4054f8:	adrp	x19, 413000 <ferror@plt+0x10560>
  4054fc:	mov	w0, #0x2                   	// #2
  405500:	bl	404fcc <ferror@plt+0x252c>
  405504:	ldr	w1, [x21, #556]
  405508:	add	x19, x19, #0xed0
  40550c:	mov	x0, x19
  405510:	bl	404730 <ferror@plt+0x1c90>
  405514:	mov	w0, #0x3                   	// #3
  405518:	bl	404fcc <ferror@plt+0x252c>
  40551c:	ldr	w1, [x21, #560]
  405520:	mov	x0, x19
  405524:	bl	404730 <ferror@plt+0x1c90>
  405528:	ldp	x19, x20, [sp, #16]
  40552c:	mov	w0, #0x4                   	// #4
  405530:	ldp	x21, x22, [sp, #32]
  405534:	ldp	x29, x30, [sp], #48
  405538:	b	404fcc <ferror@plt+0x252c>
  40553c:	cmp	w0, #0x10
  405540:	adrp	x2, 416000 <ferror@plt+0x13560>
  405544:	adrp	x19, 413000 <ferror@plt+0x10560>
  405548:	add	x0, x2, #0xb3d
  40554c:	add	x19, x19, #0xe97
  405550:	csel	x19, x19, x0, ne  // ne = any
  405554:	b	4054b4 <ferror@plt+0x2a14>
  405558:	cmp	w0, #0x28
  40555c:	b.eq	405620 <ferror@plt+0x2b80>  // b.none
  405560:	cmp	w0, #0x2c
  405564:	b.eq	405640 <ferror@plt+0x2ba0>  // b.none
  405568:	cmp	w0, #0x1e
  40556c:	b.ne	4054ac <ferror@plt+0x2a0c>  // b.any
  405570:	ldr	w0, [x21, #8]
  405574:	sub	w0, w0, #0x1
  405578:	cmp	w0, #0x4
  40557c:	b.hi	405688 <ferror@plt+0x2be8>  // b.pmore
  405580:	ldr	x19, [x20, w0, uxtw #3]
  405584:	b	4054b4 <ferror@plt+0x2a14>
  405588:	ldr	w2, [x21, #8]
  40558c:	cmp	w2, #0x1
  405590:	b.eq	40564c <ferror@plt+0x2bac>  // b.none
  405594:	adrp	x0, 413000 <ferror@plt+0x10560>
  405598:	adrp	x19, 413000 <ferror@plt+0x10560>
  40559c:	cmp	w2, #0x5
  4055a0:	add	x0, x0, #0xeaf
  4055a4:	add	x19, x19, #0xe8b
  4055a8:	b	405550 <ferror@plt+0x2ab0>
  4055ac:	ldr	w0, [x21, #8]
  4055b0:	cmp	w0, #0x21
  4055b4:	b.eq	405658 <ferror@plt+0x2bb8>  // b.none
  4055b8:	b.hi	4055e4 <ferror@plt+0x2b44>  // b.pmore
  4055bc:	cmp	w0, #0x6
  4055c0:	b.eq	405664 <ferror@plt+0x2bc4>  // b.none
  4055c4:	cmp	w0, #0x11
  4055c8:	b.eq	405670 <ferror@plt+0x2bd0>  // b.none
  4055cc:	cmp	w0, #0x0
  4055d0:	adrp	x2, 414000 <ferror@plt+0x11560>
  4055d4:	add	x0, x2, #0xd5c
  4055d8:	adrp	x19, 413000 <ferror@plt+0x10560>
  4055dc:	add	x19, x19, #0xea5
  4055e0:	b	405550 <ferror@plt+0x2ab0>
  4055e4:	cmp	w0, #0x3a
  4055e8:	b.eq	40567c <ferror@plt+0x2bdc>  // b.none
  4055ec:	cmp	w0, #0x84
  4055f0:	adrp	x19, 413000 <ferror@plt+0x10560>
  4055f4:	add	x19, x19, #0xea5
  4055f8:	csel	x19, x19, x1, ne  // ne = any
  4055fc:	b	4054b4 <ferror@plt+0x2a14>
  405600:	ldr	w2, [x21, #8]
  405604:	adrp	x0, 413000 <ferror@plt+0x10560>
  405608:	adrp	x19, 413000 <ferror@plt+0x10560>
  40560c:	add	x0, x0, #0xe9f
  405610:	add	x19, x19, #0xea9
  405614:	cmp	w2, #0x3
  405618:	csel	x19, x19, x0, eq  // eq = none
  40561c:	b	4054b4 <ferror@plt+0x2a14>
  405620:	ldr	w2, [x21, #8]
  405624:	cmp	w2, #0x1
  405628:	b.eq	405694 <ferror@plt+0x2bf4>  // b.none
  40562c:	adrp	x0, 413000 <ferror@plt+0x10560>
  405630:	cmp	w2, #0x2
  405634:	add	x0, x0, #0xec4
  405638:	adrp	x19, 413000 <ferror@plt+0x10560>
  40563c:	b	4055dc <ferror@plt+0x2b3c>
  405640:	adrp	x19, 413000 <ferror@plt+0x10560>
  405644:	add	x19, x19, #0xec0
  405648:	b	4054b4 <ferror@plt+0x2a14>
  40564c:	adrp	x19, 413000 <ferror@plt+0x10560>
  405650:	add	x19, x19, #0xe85
  405654:	b	4054b4 <ferror@plt+0x2a14>
  405658:	adrp	x19, 413000 <ferror@plt+0x10560>
  40565c:	add	x19, x19, #0xebb
  405660:	b	4054b4 <ferror@plt+0x2a14>
  405664:	adrp	x19, 414000 <ferror@plt+0x11560>
  405668:	add	x19, x19, #0xdb4
  40566c:	b	4054b4 <ferror@plt+0x2a14>
  405670:	adrp	x19, 414000 <ferror@plt+0x11560>
  405674:	add	x19, x19, #0xd88
  405678:	b	4054b4 <ferror@plt+0x2a14>
  40567c:	adrp	x19, 413000 <ferror@plt+0x10560>
  405680:	add	x19, x19, #0xeb5
  405684:	b	4054b4 <ferror@plt+0x2a14>
  405688:	adrp	x19, 413000 <ferror@plt+0x10560>
  40568c:	add	x19, x19, #0xea5
  405690:	b	4054b4 <ferror@plt+0x2a14>
  405694:	adrp	x19, 413000 <ferror@plt+0x10560>
  405698:	add	x19, x19, #0xe91
  40569c:	b	4054b4 <ferror@plt+0x2a14>
  4056a0:	mov	w0, #0x0                   	// #0
  4056a4:	bl	404fcc <ferror@plt+0x252c>
  4056a8:	mov	x1, x19
  4056ac:	adrp	x22, 413000 <ferror@plt+0x10560>
  4056b0:	add	x22, x22, #0xecd
  4056b4:	add	x20, x20, #0x68
  4056b8:	mov	x0, x22
  4056bc:	bl	404730 <ferror@plt+0x1c90>
  4056c0:	mov	w0, #0x1                   	// #1
  4056c4:	bl	404fcc <ferror@plt+0x252c>
  4056c8:	ldrsw	x0, [x21, #552]
  4056cc:	ldr	x1, [x20, x0, lsl #3]
  4056d0:	mov	x0, x22
  4056d4:	b	4054f4 <ferror@plt+0x2a54>
  4056d8:	stp	x29, x30, [sp, #-64]!
  4056dc:	mov	x29, sp
  4056e0:	stp	x19, x20, [sp, #16]
  4056e4:	mov	x20, x1
  4056e8:	mov	w1, w2
  4056ec:	stp	x21, x22, [sp, #32]
  4056f0:	and	w2, w2, #0xffff
  4056f4:	mov	x19, x3
  4056f8:	str	x23, [sp, #48]
  4056fc:	add	x22, x3, #0x120
  405700:	strh	w2, [x3, #22]
  405704:	cmp	w1, #0x2
  405708:	strh	w2, [x3, #286]
  40570c:	add	x23, x19, #0x224
  405710:	add	x2, x3, #0x18
  405714:	add	x3, x3, #0x220
  405718:	b.ne	405764 <ferror@plt+0x2cc4>  // b.any
  40571c:	adrp	x21, 413000 <ferror@plt+0x10560>
  405720:	add	x21, x21, #0xed5
  405724:	mov	x1, x21
  405728:	bl	402990 <__isoc99_sscanf@plt>
  40572c:	mov	x3, x23
  405730:	mov	x2, x22
  405734:	mov	x1, x21
  405738:	mov	x0, x20
  40573c:	bl	402990 <__isoc99_sscanf@plt>
  405740:	mov	w0, #0x4                   	// #4
  405744:	strh	w0, [x19, #18]
  405748:	strh	w0, [x19, #282]
  40574c:	mov	w0, #0x0                   	// #0
  405750:	ldp	x19, x20, [sp, #16]
  405754:	ldp	x21, x22, [sp, #32]
  405758:	ldr	x23, [sp, #48]
  40575c:	ldp	x29, x30, [sp], #64
  405760:	ret
  405764:	adrp	x21, 413000 <ferror@plt+0x10560>
  405768:	add	x21, x21, #0xedb
  40576c:	mov	x6, x3
  405770:	add	x5, x19, #0x24
  405774:	add	x4, x19, #0x20
  405778:	add	x3, x19, #0x1c
  40577c:	mov	x1, x21
  405780:	bl	402990 <__isoc99_sscanf@plt>
  405784:	mov	x6, x23
  405788:	add	x5, x19, #0x12c
  40578c:	add	x4, x19, #0x128
  405790:	add	x3, x19, #0x124
  405794:	mov	x2, x22
  405798:	mov	x1, x21
  40579c:	mov	x0, x20
  4057a0:	bl	402990 <__isoc99_sscanf@plt>
  4057a4:	mov	w0, #0x10                  	// #16
  4057a8:	b	405744 <ferror@plt+0x2ca4>
  4057ac:	stp	x29, x30, [sp, #-48]!
  4057b0:	adrp	x1, 413000 <ferror@plt+0x10560>
  4057b4:	add	x1, x1, #0xeef
  4057b8:	mov	x29, sp
  4057bc:	stp	x19, x20, [sp, #16]
  4057c0:	mov	x19, x0
  4057c4:	stp	x21, x22, [sp, #32]
  4057c8:	bl	402650 <strcasecmp@plt>
  4057cc:	cbz	w0, 4058d4 <ferror@plt+0x2e34>
  4057d0:	adrp	x1, 413000 <ferror@plt+0x10560>
  4057d4:	mov	x0, x19
  4057d8:	add	x1, x1, #0xef5
  4057dc:	bl	402650 <strcasecmp@plt>
  4057e0:	cbz	w0, 4058d4 <ferror@plt+0x2e34>
  4057e4:	adrp	x1, 413000 <ferror@plt+0x10560>
  4057e8:	mov	x0, x19
  4057ec:	add	x1, x1, #0xefc
  4057f0:	bl	402650 <strcasecmp@plt>
  4057f4:	cbz	w0, 4058dc <ferror@plt+0x2e3c>
  4057f8:	adrp	x1, 413000 <ferror@plt+0x10560>
  4057fc:	mov	x0, x19
  405800:	add	x1, x1, #0xf04
  405804:	bl	402650 <strcasecmp@plt>
  405808:	cbz	w0, 4058e4 <ferror@plt+0x2e44>
  40580c:	adrp	x1, 413000 <ferror@plt+0x10560>
  405810:	mov	x0, x19
  405814:	add	x1, x1, #0xf10
  405818:	bl	402650 <strcasecmp@plt>
  40581c:	cbz	w0, 4058ec <ferror@plt+0x2e4c>
  405820:	adrp	x1, 414000 <ferror@plt+0x11560>
  405824:	mov	x0, x19
  405828:	add	x1, x1, #0xec0
  40582c:	bl	402650 <strcasecmp@plt>
  405830:	cbz	w0, 4058f4 <ferror@plt+0x2e54>
  405834:	adrp	x1, 413000 <ferror@plt+0x10560>
  405838:	mov	x0, x19
  40583c:	add	x1, x1, #0xf14
  405840:	bl	402650 <strcasecmp@plt>
  405844:	cbz	w0, 4058fc <ferror@plt+0x2e5c>
  405848:	adrp	x1, 413000 <ferror@plt+0x10560>
  40584c:	mov	x0, x19
  405850:	add	x1, x1, #0xf21
  405854:	bl	402650 <strcasecmp@plt>
  405858:	cbz	w0, 405904 <ferror@plt+0x2e64>
  40585c:	adrp	x1, 413000 <ferror@plt+0x10560>
  405860:	mov	x0, x19
  405864:	add	x1, x1, #0xf28
  405868:	bl	402650 <strcasecmp@plt>
  40586c:	cbz	w0, 40590c <ferror@plt+0x2e6c>
  405870:	adrp	x21, 415000 <ferror@plt+0x12560>
  405874:	add	x21, x21, #0x120
  405878:	add	x21, x21, #0xc8
  40587c:	mov	x20, #0x0                   	// #0
  405880:	ldr	x1, [x21, x20, lsl #3]
  405884:	mov	x0, x19
  405888:	bl	402650 <strcasecmp@plt>
  40588c:	cbnz	w0, 4058a8 <ferror@plt+0x2e08>
  405890:	mov	w0, #0x1                   	// #1
  405894:	lsl	w0, w0, w20
  405898:	ldp	x19, x20, [sp, #16]
  40589c:	ldp	x21, x22, [sp, #32]
  4058a0:	ldp	x29, x30, [sp], #48
  4058a4:	ret
  4058a8:	add	x20, x20, #0x1
  4058ac:	cmp	x20, #0xc
  4058b0:	b.ne	405880 <ferror@plt+0x2de0>  // b.any
  4058b4:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4058b8:	mov	x2, x19
  4058bc:	adrp	x1, 413000 <ferror@plt+0x10560>
  4058c0:	add	x1, x1, #0xf2c
  4058c4:	ldr	x0, [x0, #3544]
  4058c8:	bl	402a60 <fprintf@plt>
  4058cc:	mov	w0, #0xffffffff            	// #-1
  4058d0:	bl	4023c0 <exit@plt>
  4058d4:	mov	w0, #0x80                  	// #128
  4058d8:	b	405898 <ferror@plt+0x2df8>
  4058dc:	mov	w0, #0x8                   	// #8
  4058e0:	b	405898 <ferror@plt+0x2df8>
  4058e4:	mov	w0, #0x2                   	// #2
  4058e8:	b	405898 <ferror@plt+0x2df8>
  4058ec:	mov	w0, #0xfff                 	// #4095
  4058f0:	b	405898 <ferror@plt+0x2df8>
  4058f4:	mov	w0, #0xb7f                 	// #2943
  4058f8:	b	405898 <ferror@plt+0x2df8>
  4058fc:	mov	w0, #0xb7b                 	// #2939
  405900:	b	405898 <ferror@plt+0x2df8>
  405904:	mov	w0, #0x48                  	// #72
  405908:	b	405898 <ferror@plt+0x2df8>
  40590c:	mov	w0, #0xfb7                 	// #4023
  405910:	b	405898 <ferror@plt+0x2df8>
  405914:	stp	x29, x30, [sp, #-320]!
  405918:	mov	x29, sp
  40591c:	stp	x19, x20, [sp, #16]
  405920:	mov	x19, x0
  405924:	mov	x20, x1
  405928:	mov	x1, x0
  40592c:	add	x0, sp, #0x38
  405930:	str	x21, [sp, #32]
  405934:	mov	w21, w2
  405938:	mov	x2, #0x108                 	// #264
  40593c:	bl	402370 <memcpy@plt>
  405940:	ldr	w0, [x19, #20]
  405944:	mov	w2, w21
  405948:	mov	x1, x20
  40594c:	str	w0, [sp, #64]
  405950:	add	x0, sp, #0x38
  405954:	bl	40c3e4 <ferror@plt+0x9944>
  405958:	ldp	x19, x20, [sp, #16]
  40595c:	ldr	x21, [sp, #32]
  405960:	ldp	x29, x30, [sp], #320
  405964:	ret
  405968:	stp	x29, x30, [sp, #-48]!
  40596c:	mov	x29, sp
  405970:	stp	x19, x20, [sp, #16]
  405974:	mov	x19, x0
  405978:	mov	x20, x1
  40597c:	str	x21, [sp, #32]
  405980:	mov	w21, w2
  405984:	bl	40c3e4 <ferror@plt+0x9944>
  405988:	cbz	w0, 4059e4 <ferror@plt+0x2f44>
  40598c:	ldrh	w0, [x20, #6]
  405990:	cmp	w0, #0x2
  405994:	b.ne	4059e0 <ferror@plt+0x2f40>  // b.any
  405998:	ldrh	w0, [x19, #6]
  40599c:	cmp	w0, #0xa
  4059a0:	b.ne	4059e0 <ferror@plt+0x2f40>  // b.any
  4059a4:	ldr	w0, [x19, #8]
  4059a8:	cbnz	w0, 4059e0 <ferror@plt+0x2f40>
  4059ac:	ldr	w0, [x19, #12]
  4059b0:	cbnz	w0, 4059e0 <ferror@plt+0x2f40>
  4059b4:	ldr	w1, [x19, #16]
  4059b8:	mov	w0, #0x1                   	// #1
  4059bc:	cmn	w1, #0x10, lsl #12
  4059c0:	b.ne	4059e4 <ferror@plt+0x2f44>  // b.any
  4059c4:	mov	w2, w21
  4059c8:	mov	x1, x20
  4059cc:	mov	x0, x19
  4059d0:	ldp	x19, x20, [sp, #16]
  4059d4:	ldr	x21, [sp, #32]
  4059d8:	ldp	x29, x30, [sp], #48
  4059dc:	b	405914 <ferror@plt+0x2e74>
  4059e0:	mov	w0, #0x1                   	// #1
  4059e4:	ldp	x19, x20, [sp, #16]
  4059e8:	ldr	x21, [sp, #32]
  4059ec:	ldp	x29, x30, [sp], #48
  4059f0:	ret
  4059f4:	mov	x2, x0
  4059f8:	ldrh	w0, [x0]
  4059fc:	cmp	w0, #0x2
  405a00:	b.eq	405a18 <ferror@plt+0x2f78>  // b.none
  405a04:	cmp	w0, #0xa
  405a08:	b.eq	405a24 <ferror@plt+0x2f84>  // b.none
  405a0c:	adrp	x0, 414000 <ferror@plt+0x11560>
  405a10:	add	x0, x0, #0x685
  405a14:	ret
  405a18:	add	x2, x2, #0x4
  405a1c:	mov	w1, #0x4                   	// #4
  405a20:	b	40cae8 <ferror@plt+0xa048>
  405a24:	add	x2, x2, #0x8
  405a28:	mov	w1, #0x10                  	// #16
  405a2c:	b	405a20 <ferror@plt+0x2f80>
  405a30:	stp	x29, x30, [sp, #-32]!
  405a34:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x7208>
  405a38:	mov	x29, sp
  405a3c:	ldr	w1, [x1, #1712]
  405a40:	str	x19, [sp, #16]
  405a44:	mov	x19, x0
  405a48:	cbz	w1, 405a68 <ferror@plt+0x2fc8>
  405a4c:	adrp	x1, 413000 <ferror@plt+0x10560>
  405a50:	add	x1, x1, #0xf46
  405a54:	bl	402490 <sprintf@plt>
  405a58:	mov	x0, x19
  405a5c:	ldr	x19, [sp, #16]
  405a60:	ldp	x29, x30, [sp], #32
  405a64:	ret
  405a68:	adrp	x1, 416000 <ferror@plt+0x13560>
  405a6c:	ldr	d2, [x1, #272]
  405a70:	fcmpe	d0, d2
  405a74:	b.le	405a88 <ferror@plt+0x2fe8>
  405a78:	fdiv	d0, d0, d2
  405a7c:	adrp	x1, 413000 <ferror@plt+0x10560>
  405a80:	add	x1, x1, #0xf4b
  405a84:	b	405a54 <ferror@plt+0x2fb4>
  405a88:	adrp	x1, 416000 <ferror@plt+0x13560>
  405a8c:	ldr	d2, [x1, #280]
  405a90:	fcmpe	d0, d2
  405a94:	b.le	405aa8 <ferror@plt+0x3008>
  405a98:	fdiv	d0, d0, d2
  405a9c:	adrp	x1, 413000 <ferror@plt+0x10560>
  405aa0:	add	x1, x1, #0xf51
  405aa4:	b	405a54 <ferror@plt+0x2fb4>
  405aa8:	adrp	x1, 413000 <ferror@plt+0x10560>
  405aac:	add	x1, x1, #0xfa3
  405ab0:	b	405a54 <ferror@plt+0x2fb4>
  405ab4:	stp	x29, x30, [sp, #-96]!
  405ab8:	mov	x29, sp
  405abc:	stp	x19, x20, [sp, #16]
  405ac0:	mov	x19, x0
  405ac4:	ldrb	w0, [x0, #912]
  405ac8:	cbz	w0, 405ad8 <ferror@plt+0x3038>
  405acc:	adrp	x0, 413000 <ferror@plt+0x10560>
  405ad0:	add	x0, x0, #0xf57
  405ad4:	bl	404730 <ferror@plt+0x1c90>
  405ad8:	ldrb	w0, [x19, #913]
  405adc:	cbz	w0, 405aec <ferror@plt+0x304c>
  405ae0:	adrp	x0, 413000 <ferror@plt+0x10560>
  405ae4:	add	x0, x0, #0xf5b
  405ae8:	bl	404730 <ferror@plt+0x1c90>
  405aec:	ldrb	w0, [x19, #914]
  405af0:	cbz	w0, 405b00 <ferror@plt+0x3060>
  405af4:	adrp	x0, 413000 <ferror@plt+0x10560>
  405af8:	add	x0, x0, #0xf61
  405afc:	bl	404730 <ferror@plt+0x1c90>
  405b00:	ldrb	w0, [x19, #915]
  405b04:	cbz	w0, 405b14 <ferror@plt+0x3074>
  405b08:	adrp	x0, 413000 <ferror@plt+0x10560>
  405b0c:	add	x0, x0, #0xf66
  405b10:	bl	404730 <ferror@plt+0x1c90>
  405b14:	ldrb	w0, [x19, #916]
  405b18:	cbz	w0, 405b28 <ferror@plt+0x3088>
  405b1c:	adrp	x0, 413000 <ferror@plt+0x10560>
  405b20:	add	x0, x0, #0xf6f
  405b24:	bl	404730 <ferror@plt+0x1c90>
  405b28:	ldrb	w0, [x19, #628]
  405b2c:	cbz	w0, 405b40 <ferror@plt+0x30a0>
  405b30:	adrp	x0, 413000 <ferror@plt+0x10560>
  405b34:	add	x1, x19, #0x274
  405b38:	add	x0, x0, #0xecc
  405b3c:	bl	404730 <ferror@plt+0x1c90>
  405b40:	ldrb	w0, [x19, #917]
  405b44:	cbz	w0, 405b5c <ferror@plt+0x30bc>
  405b48:	ldr	w1, [x19, #704]
  405b4c:	adrp	x0, 413000 <ferror@plt+0x10560>
  405b50:	ldr	w2, [x19, #708]
  405b54:	add	x0, x0, #0xf79
  405b58:	bl	404730 <ferror@plt+0x1c90>
  405b5c:	ldr	d0, [x19, #648]
  405b60:	fcmp	d0, #0.0
  405b64:	b.eq	405b74 <ferror@plt+0x30d4>  // b.none
  405b68:	adrp	x0, 413000 <ferror@plt+0x10560>
  405b6c:	add	x0, x0, #0xf87
  405b70:	bl	404730 <ferror@plt+0x1c90>
  405b74:	ldr	w1, [x19, #688]
  405b78:	cbz	w1, 405b88 <ferror@plt+0x30e8>
  405b7c:	adrp	x0, 413000 <ferror@plt+0x10560>
  405b80:	add	x0, x0, #0xf8f
  405b84:	bl	404730 <ferror@plt+0x1c90>
  405b88:	ldr	d0, [x19, #664]
  405b8c:	fcmp	d0, #0.0
  405b90:	b.eq	405ba4 <ferror@plt+0x3104>  // b.none
  405b94:	ldr	d1, [x19, #672]
  405b98:	adrp	x0, 413000 <ferror@plt+0x10560>
  405b9c:	add	x0, x0, #0xf9b
  405ba0:	bl	404730 <ferror@plt+0x1c90>
  405ba4:	ldr	d0, [x19, #656]
  405ba8:	fcmp	d0, #0.0
  405bac:	b.eq	405bbc <ferror@plt+0x311c>  // b.none
  405bb0:	adrp	x0, 413000 <ferror@plt+0x10560>
  405bb4:	add	x0, x0, #0xfa6
  405bb8:	bl	404730 <ferror@plt+0x1c90>
  405bbc:	ldr	w1, [x19, #680]
  405bc0:	cbz	w1, 405be4 <ferror@plt+0x3144>
  405bc4:	adrp	x0, 413000 <ferror@plt+0x10560>
  405bc8:	add	x0, x0, #0xfae
  405bcc:	bl	404730 <ferror@plt+0x1c90>
  405bd0:	ldr	w0, [x19, #680]
  405bd4:	tbz	w0, #0, 405be4 <ferror@plt+0x3144>
  405bd8:	adrp	x0, 413000 <ferror@plt+0x10560>
  405bdc:	add	x0, x0, #0xfb7
  405be0:	bl	404730 <ferror@plt+0x1c90>
  405be4:	ldr	w1, [x19, #712]
  405be8:	cbz	w1, 405bf8 <ferror@plt+0x3158>
  405bec:	adrp	x0, 413000 <ferror@plt+0x10560>
  405bf0:	add	x0, x0, #0xfbe
  405bf4:	bl	404730 <ferror@plt+0x1c90>
  405bf8:	ldr	w1, [x19, #724]
  405bfc:	cbz	w1, 405c0c <ferror@plt+0x316c>
  405c00:	adrp	x0, 413000 <ferror@plt+0x10560>
  405c04:	add	x0, x0, #0xfc6
  405c08:	bl	404730 <ferror@plt+0x1c90>
  405c0c:	ldr	w1, [x19, #716]
  405c10:	cbz	w1, 405c20 <ferror@plt+0x3180>
  405c14:	adrp	x0, 413000 <ferror@plt+0x10560>
  405c18:	add	x0, x0, #0xfcf
  405c1c:	bl	404730 <ferror@plt+0x1c90>
  405c20:	ldr	w1, [x19, #720]
  405c24:	cbz	w1, 405c34 <ferror@plt+0x3194>
  405c28:	adrp	x0, 413000 <ferror@plt+0x10560>
  405c2c:	add	x0, x0, #0xfda
  405c30:	bl	404730 <ferror@plt+0x1c90>
  405c34:	ldr	w1, [x19, #728]
  405c38:	cbz	w1, 405c48 <ferror@plt+0x31a8>
  405c3c:	adrp	x0, 413000 <ferror@plt+0x10560>
  405c40:	add	x0, x0, #0xfe5
  405c44:	bl	404730 <ferror@plt+0x1c90>
  405c48:	ldr	w1, [x19, #684]
  405c4c:	cbz	w1, 405c5c <ferror@plt+0x31bc>
  405c50:	adrp	x0, 413000 <ferror@plt+0x10560>
  405c54:	add	x0, x0, #0xfee
  405c58:	bl	404730 <ferror@plt+0x1c90>
  405c5c:	ldr	x1, [x19, #896]
  405c60:	cbz	x1, 405c70 <ferror@plt+0x31d0>
  405c64:	adrp	x0, 413000 <ferror@plt+0x10560>
  405c68:	add	x0, x0, #0xffb
  405c6c:	bl	404730 <ferror@plt+0x1c90>
  405c70:	ldr	x1, [x19, #904]
  405c74:	cbz	x1, 405c84 <ferror@plt+0x31e4>
  405c78:	adrp	x0, 414000 <ferror@plt+0x11560>
  405c7c:	add	x0, x0, #0xc
  405c80:	bl	404730 <ferror@plt+0x1c90>
  405c84:	ldr	x1, [x19, #768]
  405c88:	cbz	x1, 405c98 <ferror@plt+0x31f8>
  405c8c:	adrp	x0, 414000 <ferror@plt+0x11560>
  405c90:	add	x0, x0, #0x20
  405c94:	bl	404730 <ferror@plt+0x1c90>
  405c98:	ldr	x1, [x19, #776]
  405c9c:	cbz	x1, 405cac <ferror@plt+0x320c>
  405ca0:	adrp	x0, 414000 <ferror@plt+0x11560>
  405ca4:	add	x0, x0, #0x32
  405ca8:	bl	404730 <ferror@plt+0x1c90>
  405cac:	ldr	w1, [x19, #784]
  405cb0:	cbz	w1, 405cc0 <ferror@plt+0x3220>
  405cb4:	adrp	x0, 414000 <ferror@plt+0x11560>
  405cb8:	add	x0, x0, #0x47
  405cbc:	bl	404730 <ferror@plt+0x1c90>
  405cc0:	ldr	w1, [x19, #788]
  405cc4:	cbz	w1, 405cd4 <ferror@plt+0x3234>
  405cc8:	adrp	x0, 414000 <ferror@plt+0x11560>
  405ccc:	add	x0, x0, #0x54
  405cd0:	bl	404730 <ferror@plt+0x1c90>
  405cd4:	ldr	w1, [x19, #792]
  405cd8:	cbz	w1, 405ce8 <ferror@plt+0x3248>
  405cdc:	adrp	x0, 414000 <ferror@plt+0x11560>
  405ce0:	add	x0, x0, #0x60
  405ce4:	bl	404730 <ferror@plt+0x1c90>
  405ce8:	ldr	w1, [x19, #796]
  405cec:	cbz	w1, 405cfc <ferror@plt+0x325c>
  405cf0:	adrp	x0, 414000 <ferror@plt+0x11560>
  405cf4:	add	x0, x0, #0x72
  405cf8:	bl	404730 <ferror@plt+0x1c90>
  405cfc:	ldr	x0, [x19, #920]
  405d00:	cbz	x0, 405d20 <ferror@plt+0x3280>
  405d04:	ldrb	w1, [x0, #16]
  405d08:	cbz	w1, 406088 <ferror@plt+0x35e8>
  405d0c:	ldp	w1, w2, [x0]
  405d10:	ldp	w3, w4, [x0, #8]
  405d14:	adrp	x0, 414000 <ferror@plt+0x11560>
  405d18:	add	x0, x0, #0x83
  405d1c:	bl	404730 <ferror@plt+0x1c90>
  405d20:	ldr	x0, [x19, #928]
  405d24:	cbz	x0, 405dc8 <ferror@plt+0x3328>
  405d28:	ldr	d0, [x0]
  405d2c:	fmov	d1, #8.000000000000000000e+00
  405d30:	add	x0, sp, #0x20
  405d34:	ucvtf	d0, d0
  405d38:	fmul	d0, d0, d1
  405d3c:	bl	405a30 <ferror@plt+0x2f90>
  405d40:	ldr	x1, [x19, #928]
  405d44:	ldr	w2, [x1, #8]
  405d48:	mov	x1, #0x400000000000        	// #70368744177664
  405d4c:	movk	x1, #0x408f, lsl #48
  405d50:	fmov	d1, x1
  405d54:	mov	x1, x0
  405d58:	adrp	x0, 414000 <ferror@plt+0x11560>
  405d5c:	ucvtf	d0, w2
  405d60:	add	x0, x0, #0xca
  405d64:	fdiv	d0, d0, d1
  405d68:	bl	404730 <ferror@plt+0x1c90>
  405d6c:	ldr	x0, [x19, #928]
  405d70:	ldr	w0, [x0, #12]
  405d74:	cbz	w0, 405d94 <ferror@plt+0x32f4>
  405d78:	ucvtf	d0, w0
  405d7c:	mov	x0, #0x3f70000000000000    	// #4571153621781053440
  405d80:	fmov	d1, x0
  405d84:	adrp	x0, 414000 <ferror@plt+0x11560>
  405d88:	add	x0, x0, #0xe1
  405d8c:	fmul	d0, d0, d1
  405d90:	bl	404730 <ferror@plt+0x1c90>
  405d94:	ldr	x0, [x19, #928]
  405d98:	ldr	w0, [x0, #16]
  405d9c:	cbz	w0, 405dbc <ferror@plt+0x331c>
  405da0:	ucvtf	d0, w0
  405da4:	mov	x0, #0x3f70000000000000    	// #4571153621781053440
  405da8:	fmov	d1, x0
  405dac:	adrp	x0, 414000 <ferror@plt+0x11560>
  405db0:	add	x0, x0, #0xf1
  405db4:	fmul	d0, d0, d1
  405db8:	bl	404730 <ferror@plt+0x1c90>
  405dbc:	adrp	x0, 414000 <ferror@plt+0x11560>
  405dc0:	add	x0, x0, #0x87c
  405dc4:	bl	404730 <ferror@plt+0x1c90>
  405dc8:	ldr	d0, [x19, #696]
  405dcc:	fcmp	d0, #0.0
  405dd0:	b.eq	405dec <ferror@plt+0x334c>  // b.none
  405dd4:	add	x0, sp, #0x20
  405dd8:	bl	405a30 <ferror@plt+0x2f90>
  405ddc:	mov	x1, x0
  405de0:	adrp	x0, 414000 <ferror@plt+0x11560>
  405de4:	add	x0, x0, #0xff
  405de8:	bl	404730 <ferror@plt+0x1c90>
  405dec:	ldr	w1, [x19, #732]
  405df0:	cbz	w1, 405e00 <ferror@plt+0x3360>
  405df4:	adrp	x0, 414000 <ferror@plt+0x11560>
  405df8:	add	x0, x0, #0x10b
  405dfc:	bl	404730 <ferror@plt+0x1c90>
  405e00:	ldr	w1, [x19, #736]
  405e04:	cbz	w1, 405e14 <ferror@plt+0x3374>
  405e08:	adrp	x0, 414000 <ferror@plt+0x11560>
  405e0c:	add	x0, x0, #0x117
  405e10:	bl	404730 <ferror@plt+0x1c90>
  405e14:	ldr	w1, [x19, #740]
  405e18:	cbz	w1, 405e28 <ferror@plt+0x3388>
  405e1c:	adrp	x0, 414000 <ferror@plt+0x11560>
  405e20:	add	x0, x0, #0x123
  405e24:	bl	404730 <ferror@plt+0x1c90>
  405e28:	ldr	d0, [x19, #744]
  405e2c:	fcmp	d0, #0.0
  405e30:	b.eq	405e70 <ferror@plt+0x33d0>  // b.none
  405e34:	add	x0, sp, #0x20
  405e38:	bl	405a30 <ferror@plt+0x2f90>
  405e3c:	mov	x1, x0
  405e40:	adrp	x0, 414000 <ferror@plt+0x11560>
  405e44:	add	x0, x0, #0x12f
  405e48:	bl	404730 <ferror@plt+0x1c90>
  405e4c:	ldr	d0, [x19, #752]
  405e50:	fcmp	d0, #0.0
  405e54:	b.eq	405e70 <ferror@plt+0x33d0>  // b.none
  405e58:	add	x0, sp, #0x20
  405e5c:	bl	405a30 <ferror@plt+0x2f90>
  405e60:	mov	x1, x0
  405e64:	adrp	x0, 414000 <ferror@plt+0x11560>
  405e68:	add	x0, x0, #0x142
  405e6c:	bl	404730 <ferror@plt+0x1c90>
  405e70:	ldr	d0, [x19, #760]
  405e74:	fcmp	d0, #0.0
  405e78:	b.eq	405e94 <ferror@plt+0x33f4>  // b.none
  405e7c:	add	x0, sp, #0x20
  405e80:	bl	405a30 <ferror@plt+0x2f90>
  405e84:	mov	x1, x0
  405e88:	adrp	x0, 414000 <ferror@plt+0x11560>
  405e8c:	add	x0, x0, #0x149
  405e90:	bl	404730 <ferror@plt+0x1c90>
  405e94:	ldr	w1, [x19, #832]
  405e98:	cbz	w1, 405ea8 <ferror@plt+0x3408>
  405e9c:	adrp	x0, 414000 <ferror@plt+0x11560>
  405ea0:	add	x0, x0, #0x15e
  405ea4:	bl	404730 <ferror@plt+0x1c90>
  405ea8:	ldr	w1, [x19, #836]
  405eac:	cbz	w1, 405ebc <ferror@plt+0x341c>
  405eb0:	adrp	x0, 414000 <ferror@plt+0x11560>
  405eb4:	add	x0, x0, #0x16c
  405eb8:	bl	404730 <ferror@plt+0x1c90>
  405ebc:	ldrb	w0, [x19, #918]
  405ec0:	cbz	w0, 405ed0 <ferror@plt+0x3430>
  405ec4:	adrp	x0, 414000 <ferror@plt+0x11560>
  405ec8:	add	x0, x0, #0x17d
  405ecc:	bl	404730 <ferror@plt+0x1c90>
  405ed0:	ldr	x1, [x19, #872]
  405ed4:	cbz	x1, 405f58 <ferror@plt+0x34b8>
  405ed8:	mov	x20, #0x3e8                 	// #1000
  405edc:	adrp	x0, 414000 <ferror@plt+0x11560>
  405ee0:	add	x0, x0, #0x18a
  405ee4:	udiv	x1, x1, x20
  405ee8:	bl	404730 <ferror@plt+0x1c90>
  405eec:	ldr	x1, [x19, #880]
  405ef0:	cbz	x1, 405f20 <ferror@plt+0x3480>
  405ef4:	ucvtf	d1, x1
  405ef8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  405efc:	udiv	x1, x1, x20
  405f00:	fmov	d0, x0
  405f04:	adrp	x0, 414000 <ferror@plt+0x11560>
  405f08:	add	x0, x0, #0x197
  405f0c:	fmul	d1, d1, d0
  405f10:	ldr	d0, [x19, #872]
  405f14:	ucvtf	d0, d0
  405f18:	fdiv	d0, d1, d0
  405f1c:	bl	404730 <ferror@plt+0x1c90>
  405f20:	ldr	x0, [x19, #888]
  405f24:	cbz	x0, 405f58 <ferror@plt+0x34b8>
  405f28:	ucvtf	d1, x0
  405f2c:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  405f30:	fmov	d0, x1
  405f34:	mov	x1, #0x3e8                 	// #1000
  405f38:	udiv	x1, x0, x1
  405f3c:	adrp	x0, 414000 <ferror@plt+0x11560>
  405f40:	fmul	d1, d1, d0
  405f44:	add	x0, x0, #0x1b4
  405f48:	ldr	d0, [x19, #872]
  405f4c:	ucvtf	d0, d0
  405f50:	fdiv	d0, d1, d0
  405f54:	bl	404730 <ferror@plt+0x1c90>
  405f58:	ldr	w1, [x19, #800]
  405f5c:	cbz	w1, 405f6c <ferror@plt+0x34cc>
  405f60:	adrp	x0, 414000 <ferror@plt+0x11560>
  405f64:	add	x0, x0, #0x1d3
  405f68:	bl	404730 <ferror@plt+0x1c90>
  405f6c:	ldr	w1, [x19, #804]
  405f70:	ldr	w2, [x19, #808]
  405f74:	orr	w0, w1, w2
  405f78:	cbz	w0, 405f88 <ferror@plt+0x34e8>
  405f7c:	adrp	x0, 414000 <ferror@plt+0x11560>
  405f80:	add	x0, x0, #0x1df
  405f84:	bl	404730 <ferror@plt+0x1c90>
  405f88:	ldr	w1, [x19, #812]
  405f8c:	cbz	w1, 405f9c <ferror@plt+0x34fc>
  405f90:	adrp	x0, 414000 <ferror@plt+0x11560>
  405f94:	add	x0, x0, #0x1ee
  405f98:	bl	404730 <ferror@plt+0x1c90>
  405f9c:	ldr	w1, [x19, #816]
  405fa0:	cbz	w1, 405fbc <ferror@plt+0x351c>
  405fa4:	ldr	w0, [x19, #552]
  405fa8:	cmp	w0, #0xa
  405fac:	b.eq	405fbc <ferror@plt+0x351c>  // b.none
  405fb0:	adrp	x0, 414000 <ferror@plt+0x11560>
  405fb4:	add	x0, x0, #0x1f7
  405fb8:	bl	404730 <ferror@plt+0x1c90>
  405fbc:	ldr	w1, [x19, #840]
  405fc0:	cbz	w1, 405fd0 <ferror@plt+0x3530>
  405fc4:	adrp	x0, 414000 <ferror@plt+0x11560>
  405fc8:	add	x0, x0, #0x202
  405fcc:	bl	404730 <ferror@plt+0x1c90>
  405fd0:	ldr	w1, [x19, #820]
  405fd4:	cbz	w1, 405fe4 <ferror@plt+0x3544>
  405fd8:	adrp	x0, 414000 <ferror@plt+0x11560>
  405fdc:	add	x0, x0, #0x211
  405fe0:	bl	404730 <ferror@plt+0x1c90>
  405fe4:	ldr	w1, [x19, #824]
  405fe8:	cmp	w1, #0x3
  405fec:	b.eq	405ffc <ferror@plt+0x355c>  // b.none
  405ff0:	adrp	x0, 414000 <ferror@plt+0x11560>
  405ff4:	add	x0, x0, #0x21d
  405ff8:	bl	404730 <ferror@plt+0x1c90>
  405ffc:	ldr	w1, [x19, #844]
  406000:	cbz	w1, 406010 <ferror@plt+0x3570>
  406004:	adrp	x0, 414000 <ferror@plt+0x11560>
  406008:	add	x0, x0, #0x22c
  40600c:	bl	404730 <ferror@plt+0x1c90>
  406010:	ldr	d0, [x19, #848]
  406014:	fcmp	d0, #0.0
  406018:	b.eq	406028 <ferror@plt+0x3588>  // b.none
  40601c:	adrp	x0, 414000 <ferror@plt+0x11560>
  406020:	add	x0, x0, #0x23b
  406024:	bl	404730 <ferror@plt+0x1c90>
  406028:	ldr	w1, [x19, #864]
  40602c:	cbz	w1, 40603c <ferror@plt+0x359c>
  406030:	adrp	x0, 414000 <ferror@plt+0x11560>
  406034:	add	x0, x0, #0x247
  406038:	bl	404730 <ferror@plt+0x1c90>
  40603c:	ldr	w1, [x19, #868]
  406040:	cbz	w1, 406050 <ferror@plt+0x35b0>
  406044:	adrp	x0, 414000 <ferror@plt+0x11560>
  406048:	add	x0, x0, #0x255
  40604c:	bl	404730 <ferror@plt+0x1c90>
  406050:	ldr	w1, [x19, #828]
  406054:	cbz	w1, 406064 <ferror@plt+0x35c4>
  406058:	adrp	x0, 414000 <ferror@plt+0x11560>
  40605c:	add	x0, x0, #0x266
  406060:	bl	404730 <ferror@plt+0x1c90>
  406064:	ldr	d0, [x19, #856]
  406068:	fcmp	d0, #0.0
  40606c:	b.eq	40607c <ferror@plt+0x35dc>  // b.none
  406070:	adrp	x0, 414000 <ferror@plt+0x11560>
  406074:	add	x0, x0, #0x272
  406078:	bl	404730 <ferror@plt+0x1c90>
  40607c:	ldp	x19, x20, [sp, #16]
  406080:	ldp	x29, x30, [sp], #96
  406084:	ret
  406088:	adrp	x0, 414000 <ferror@plt+0x11560>
  40608c:	add	x0, x0, #0xb5
  406090:	bl	404730 <ferror@plt+0x1c90>
  406094:	b	405d20 <ferror@plt+0x3280>
  406098:	stp	x29, x30, [sp, #-112]!
  40609c:	mov	x29, sp
  4060a0:	stp	x21, x22, [sp, #32]
  4060a4:	mov	w21, w0
  4060a8:	lsr	w0, w0, #16
  4060ac:	eor	w0, w0, w21, lsr #24
  4060b0:	str	w2, [sp, #108]
  4060b4:	eor	w2, w21, w21, lsr #8
  4060b8:	stp	x19, x20, [sp, #16]
  4060bc:	eor	w0, w0, w2
  4060c0:	mov	x20, x1
  4060c4:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4060c8:	add	x1, x1, #0xe08
  4060cc:	and	x0, x0, #0xff
  4060d0:	add	x1, x1, #0x108
  4060d4:	stp	x23, x24, [sp, #48]
  4060d8:	mov	w22, #0x0                   	// #0
  4060dc:	stp	x25, x26, [sp, #64]
  4060e0:	adrp	x26, 414000 <ferror@plt+0x11560>
  4060e4:	add	x26, x26, #0x292
  4060e8:	ldr	x23, [x1, x0, lsl #3]
  4060ec:	stp	x27, x28, [sp, #80]
  4060f0:	adrp	x27, 414000 <ferror@plt+0x11560>
  4060f4:	add	x27, x27, #0x2b3
  4060f8:	mov	w19, #0x0                   	// #0
  4060fc:	mov	w25, #0x0                   	// #0
  406100:	str	xzr, [x20]
  406104:	cbnz	x23, 406138 <ferror@plt+0x3698>
  406108:	cbz	w19, 406118 <ferror@plt+0x3678>
  40610c:	ldr	x0, [x20]
  406110:	add	x19, x0, w19, sxtw
  406114:	sturb	wzr, [x19, #-1]
  406118:	mov	w0, w25
  40611c:	ldp	x19, x20, [sp, #16]
  406120:	ldp	x21, x22, [sp, #32]
  406124:	ldp	x23, x24, [sp, #48]
  406128:	ldp	x25, x26, [sp, #64]
  40612c:	ldp	x27, x28, [sp, #80]
  406130:	ldp	x29, x30, [sp], #112
  406134:	ret
  406138:	ldr	w0, [x23, #8]
  40613c:	cmp	w21, w0
  406140:	b.ne	4061f4 <ferror@plt+0x3754>  // b.any
  406144:	sxtw	x24, w22
  406148:	sxtw	x28, w19
  40614c:	ldr	x0, [x20]
  406150:	sub	x1, x24, x28
  406154:	ldr	w2, [sp, #108]
  406158:	ldp	w4, w6, [x23, #12]
  40615c:	cmp	w2, #0x1
  406160:	add	x0, x0, x28
  406164:	ldr	x3, [x23, #24]
  406168:	b.eq	4061c4 <ferror@plt+0x3724>  // b.none
  40616c:	cmp	w2, #0x2
  406170:	b.eq	4061d4 <ferror@plt+0x3734>  // b.none
  406174:	adrp	x2, 414000 <ferror@plt+0x11560>
  406178:	mov	w5, w6
  40617c:	add	x2, x2, #0x27d
  406180:	bl	402510 <snprintf@plt>
  406184:	tbnz	w0, #31, 406194 <ferror@plt+0x36f4>
  406188:	sub	w1, w22, w19
  40618c:	cmp	w1, w0
  406190:	b.gt	4061ec <ferror@plt+0x374c>
  406194:	ldr	x0, [x20]
  406198:	add	x24, x24, #0x200
  40619c:	add	w22, w22, #0x200
  4061a0:	mov	x1, x24
  4061a4:	bl	402660 <realloc@plt>
  4061a8:	cbnz	x0, 4061e4 <ferror@plt+0x3744>
  4061ac:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4061b0:	ldr	x1, [x0, #3544]
  4061b4:	adrp	x0, 414000 <ferror@plt+0x11560>
  4061b8:	add	x0, x0, #0x2e0
  4061bc:	bl	4023b0 <fputs@plt>
  4061c0:	bl	4026f0 <abort@plt>
  4061c4:	ldr	x5, [x23, #32]
  4061c8:	mov	x2, x26
  4061cc:	bl	402510 <snprintf@plt>
  4061d0:	b	406184 <ferror@plt+0x36e4>
  4061d4:	ldp	x5, x7, [x23, #32]
  4061d8:	mov	x2, x27
  4061dc:	bl	402510 <snprintf@plt>
  4061e0:	b	406184 <ferror@plt+0x36e4>
  4061e4:	str	x0, [x20]
  4061e8:	b	40614c <ferror@plt+0x36ac>
  4061ec:	add	w19, w19, w0
  4061f0:	add	w25, w25, #0x1
  4061f4:	ldr	x23, [x23]
  4061f8:	b	406104 <ferror@plt+0x3664>
  4061fc:	stp	x29, x30, [sp, #-32]!
  406200:	mov	x29, sp
  406204:	stp	x19, x20, [sp, #16]
  406208:	mov	x19, x0
  40620c:	ldr	w0, [x0, #616]
  406210:	cbz	w0, 406260 <ferror@plt+0x37c0>
  406214:	cmp	w0, #0x4
  406218:	b.ls	406224 <ferror@plt+0x3784>  // b.plast
  40621c:	mov	w0, #0x5                   	// #5
  406220:	str	w0, [x19, #616]
  406224:	ldr	w1, [x19, #616]
  406228:	adrp	x0, 415000 <ferror@plt+0x12560>
  40622c:	add	x0, x0, #0x120
  406230:	add	x0, x0, #0x128
  406234:	ldr	x20, [x0, x1, lsl #3]
  406238:	ldr	w0, [x19, #620]
  40623c:	bl	404644 <ferror@plt+0x1ba4>
  406240:	mov	x2, x0
  406244:	ldr	w3, [x19, #804]
  406248:	mov	x1, x20
  40624c:	ldp	x19, x20, [sp, #16]
  406250:	adrp	x0, 414000 <ferror@plt+0x11560>
  406254:	ldp	x29, x30, [sp], #32
  406258:	add	x0, x0, #0x2fd
  40625c:	b	404730 <ferror@plt+0x1c90>
  406260:	ldp	x19, x20, [sp, #16]
  406264:	ldp	x29, x30, [sp], #32
  406268:	ret
  40626c:	stp	x29, x30, [sp, #-32]!
  406270:	mov	x29, sp
  406274:	str	x19, [sp, #16]
  406278:	mov	x19, x1
  40627c:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x7208>
  406280:	ldr	w1, [x1, #1668]
  406284:	cbz	w1, 4062bc <ferror@plt+0x381c>
  406288:	mov	x1, x0
  40628c:	adrp	x0, 414000 <ferror@plt+0x11560>
  406290:	add	x0, x0, #0x30f
  406294:	bl	404730 <ferror@plt+0x1c90>
  406298:	ldr	w1, [x19]
  40629c:	adrp	x0, 414000 <ferror@plt+0x11560>
  4062a0:	add	x0, x0, #0x31a
  4062a4:	bl	404730 <ferror@plt+0x1c90>
  4062a8:	ldr	x19, [sp, #16]
  4062ac:	adrp	x0, 414000 <ferror@plt+0x11560>
  4062b0:	ldp	x29, x30, [sp], #32
  4062b4:	add	x0, x0, #0x87c
  4062b8:	b	404730 <ferror@plt+0x1c90>
  4062bc:	mov	x1, x0
  4062c0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4062c4:	add	x0, x0, #0x314
  4062c8:	b	406294 <ferror@plt+0x37f4>
  4062cc:	stp	x29, x30, [sp, #-48]!
  4062d0:	mov	w1, #0x7                   	// #7
  4062d4:	mov	x29, sp
  4062d8:	stp	x19, x20, [sp, #16]
  4062dc:	mov	x20, x0
  4062e0:	stp	x21, x22, [sp, #32]
  4062e4:	bl	40492c <ferror@plt+0x1e8c>
  4062e8:	ldr	x19, [x20, #96]
  4062ec:	cbnz	x19, 406314 <ferror@plt+0x3874>
  4062f0:	ldr	x19, [x20, #104]
  4062f4:	cbnz	x19, 406368 <ferror@plt+0x38c8>
  4062f8:	ldr	x19, [x20, #16]
  4062fc:	cbnz	x19, 4063bc <ferror@plt+0x391c>
  406300:	mov	sp, x29
  406304:	ldp	x19, x20, [sp, #16]
  406308:	ldp	x21, x22, [sp, #32]
  40630c:	ldp	x29, x30, [sp], #48
  406310:	ret
  406314:	mov	x0, x19
  406318:	adrp	x22, 414000 <ferror@plt+0x11560>
  40631c:	add	x19, x19, #0x84
  406320:	add	x22, x22, #0x330
  406324:	ldrh	w21, [x0], #4
  406328:	sub	w21, w21, #0x84
  40632c:	bl	4059f4 <ferror@plt+0x2f54>
  406330:	mov	x1, x0
  406334:	adrp	x0, 414000 <ferror@plt+0x11560>
  406338:	add	x0, x0, #0x325
  40633c:	bl	404730 <ferror@plt+0x1c90>
  406340:	cmp	w21, #0x0
  406344:	b.le	4062f0 <ferror@plt+0x3850>
  406348:	mov	x0, x19
  40634c:	bl	4059f4 <ferror@plt+0x2f54>
  406350:	add	x19, x19, #0x80
  406354:	mov	x1, x0
  406358:	sub	w21, w21, #0x80
  40635c:	mov	x0, x22
  406360:	bl	404730 <ferror@plt+0x1c90>
  406364:	b	406340 <ferror@plt+0x38a0>
  406368:	mov	x0, x19
  40636c:	adrp	x22, 414000 <ferror@plt+0x11560>
  406370:	add	x19, x19, #0x84
  406374:	add	x22, x22, #0x330
  406378:	ldrh	w21, [x0], #4
  40637c:	sub	w21, w21, #0x84
  406380:	bl	4059f4 <ferror@plt+0x2f54>
  406384:	mov	x1, x0
  406388:	adrp	x0, 414000 <ferror@plt+0x11560>
  40638c:	add	x0, x0, #0x334
  406390:	bl	404730 <ferror@plt+0x1c90>
  406394:	cmp	w21, #0x0
  406398:	b.le	4062f8 <ferror@plt+0x3858>
  40639c:	mov	x0, x19
  4063a0:	bl	4059f4 <ferror@plt+0x2f54>
  4063a4:	add	x19, x19, #0x80
  4063a8:	mov	x1, x0
  4063ac:	sub	w21, w21, #0x80
  4063b0:	mov	x0, x22
  4063b4:	bl	404730 <ferror@plt+0x1c90>
  4063b8:	b	406394 <ferror@plt+0x38f4>
  4063bc:	ldrh	w20, [x19], #4
  4063c0:	sub	w20, w20, #0x4
  4063c4:	cmp	w20, #0x16f
  4063c8:	b.hi	4063fc <ferror@plt+0x395c>  // b.pmore
  4063cc:	sub	sp, sp, #0x170
  4063d0:	mov	x1, x19
  4063d4:	mov	x21, sp
  4063d8:	mov	x2, x20
  4063dc:	mov	x19, x21
  4063e0:	mov	x0, x21
  4063e4:	bl	402370 <memcpy@plt>
  4063e8:	add	x0, x21, x20
  4063ec:	mov	x2, #0x170                 	// #368
  4063f0:	mov	w1, #0x0                   	// #0
  4063f4:	sub	x2, x2, x20
  4063f8:	bl	402600 <memset@plt>
  4063fc:	ldr	w1, [x19]
  406400:	cbz	w1, 406410 <ferror@plt+0x3970>
  406404:	adrp	x0, 414000 <ferror@plt+0x11560>
  406408:	add	x0, x0, #0x33e
  40640c:	bl	404730 <ferror@plt+0x1c90>
  406410:	ldr	w1, [x19, #4]
  406414:	cbz	w1, 406434 <ferror@plt+0x3994>
  406418:	adrp	x0, 415000 <ferror@plt+0x12560>
  40641c:	add	x0, x0, #0x120
  406420:	add	x0, x0, #0x28
  406424:	ldr	x1, [x0, w1, uxtw #3]
  406428:	adrp	x0, 414000 <ferror@plt+0x11560>
  40642c:	add	x0, x0, #0x346
  406430:	bl	404730 <ferror@plt+0x1c90>
  406434:	ldr	w1, [x19, #8]
  406438:	cbz	w1, 406448 <ferror@plt+0x39a8>
  40643c:	adrp	x0, 414000 <ferror@plt+0x11560>
  406440:	add	x0, x0, #0x350
  406444:	bl	404730 <ferror@plt+0x1c90>
  406448:	ldrh	w1, [x19, #12]
  40644c:	cbz	w1, 40645c <ferror@plt+0x39bc>
  406450:	adrp	x0, 414000 <ferror@plt+0x11560>
  406454:	add	x0, x0, #0x359
  406458:	bl	404730 <ferror@plt+0x1c90>
  40645c:	ldrh	w1, [x19, #14]
  406460:	cbz	w1, 406470 <ferror@plt+0x39d0>
  406464:	adrp	x0, 414000 <ferror@plt+0x11560>
  406468:	add	x0, x0, #0x367
  40646c:	bl	404730 <ferror@plt+0x1c90>
  406470:	ldrh	w1, [x19, #16]
  406474:	cbz	w1, 406484 <ferror@plt+0x39e4>
  406478:	adrp	x0, 414000 <ferror@plt+0x11560>
  40647c:	add	x0, x0, #0x374
  406480:	bl	404730 <ferror@plt+0x1c90>
  406484:	ldrh	w1, [x19, #18]
  406488:	cbz	w1, 406498 <ferror@plt+0x39f8>
  40648c:	adrp	x0, 414000 <ferror@plt+0x11560>
  406490:	add	x0, x0, #0x380
  406494:	bl	404730 <ferror@plt+0x1c90>
  406498:	ldr	w1, [x19, #24]
  40649c:	cbz	w1, 4064ac <ferror@plt+0x3a0c>
  4064a0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4064a4:	add	x0, x0, #0x38d
  4064a8:	bl	404730 <ferror@plt+0x1c90>
  4064ac:	ldr	w1, [x19, #28]
  4064b0:	cbz	w1, 4064c0 <ferror@plt+0x3a20>
  4064b4:	adrp	x0, 414000 <ferror@plt+0x11560>
  4064b8:	add	x0, x0, #0x399
  4064bc:	bl	404730 <ferror@plt+0x1c90>
  4064c0:	ldr	w1, [x19, #32]
  4064c4:	cbz	w1, 4064d4 <ferror@plt+0x3a34>
  4064c8:	adrp	x0, 414000 <ferror@plt+0x11560>
  4064cc:	add	x0, x0, #0x3a6
  4064d0:	bl	404730 <ferror@plt+0x1c90>
  4064d4:	ldr	w1, [x19, #36]
  4064d8:	cbz	w1, 4064e8 <ferror@plt+0x3a48>
  4064dc:	adrp	x0, 414000 <ferror@plt+0x11560>
  4064e0:	add	x0, x0, #0x3b2
  4064e4:	bl	404730 <ferror@plt+0x1c90>
  4064e8:	ldr	w1, [x19, #40]
  4064ec:	cbz	w1, 4064fc <ferror@plt+0x3a5c>
  4064f0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4064f4:	add	x0, x0, #0x3bf
  4064f8:	bl	404730 <ferror@plt+0x1c90>
  4064fc:	ldr	w1, [x19, #44]
  406500:	cbz	w1, 406510 <ferror@plt+0x3a70>
  406504:	adrp	x0, 414000 <ferror@plt+0x11560>
  406508:	add	x0, x0, #0x3ca
  40650c:	bl	404730 <ferror@plt+0x1c90>
  406510:	ldr	w1, [x19, #48]
  406514:	cbz	w1, 406524 <ferror@plt+0x3a84>
  406518:	adrp	x0, 414000 <ferror@plt+0x11560>
  40651c:	add	x0, x0, #0x3d4
  406520:	bl	404730 <ferror@plt+0x1c90>
  406524:	ldrb	w1, [x19, #52]
  406528:	cbz	w1, 406538 <ferror@plt+0x3a98>
  40652c:	adrp	x0, 414000 <ferror@plt+0x11560>
  406530:	add	x0, x0, #0x3dd
  406534:	bl	404730 <ferror@plt+0x1c90>
  406538:	ldrb	w1, [x19, #53]
  40653c:	cbz	w1, 40654c <ferror@plt+0x3aac>
  406540:	adrp	x0, 414000 <ferror@plt+0x11560>
  406544:	add	x0, x0, #0x3ea
  406548:	bl	404730 <ferror@plt+0x1c90>
  40654c:	ldr	w1, [x19, #344]
  406550:	cbz	w1, 406560 <ferror@plt+0x3ac0>
  406554:	adrp	x0, 414000 <ferror@plt+0x11560>
  406558:	add	x0, x0, #0x3f4
  40655c:	bl	404730 <ferror@plt+0x1c90>
  406560:	ldr	w1, [x19, #348]
  406564:	cbz	w1, 406574 <ferror@plt+0x3ad4>
  406568:	adrp	x0, 414000 <ferror@plt+0x11560>
  40656c:	add	x0, x0, #0x402
  406570:	bl	404730 <ferror@plt+0x1c90>
  406574:	ldr	w1, [x19, #352]
  406578:	cbz	w1, 406588 <ferror@plt+0x3ae8>
  40657c:	adrp	x0, 414000 <ferror@plt+0x11560>
  406580:	add	x0, x0, #0x40e
  406584:	bl	404730 <ferror@plt+0x1c90>
  406588:	ldrb	w1, [x19, #356]
  40658c:	cbz	w1, 40659c <ferror@plt+0x3afc>
  406590:	adrp	x0, 414000 <ferror@plt+0x11560>
  406594:	add	x0, x0, #0x41a
  406598:	bl	404730 <ferror@plt+0x1c90>
  40659c:	ldrb	w1, [x19, #357]
  4065a0:	cbz	w1, 4065b0 <ferror@plt+0x3b10>
  4065a4:	adrp	x0, 414000 <ferror@plt+0x11560>
  4065a8:	add	x0, x0, #0x426
  4065ac:	bl	404730 <ferror@plt+0x1c90>
  4065b0:	ldrb	w1, [x19, #358]
  4065b4:	cbz	w1, 4065c4 <ferror@plt+0x3b24>
  4065b8:	adrp	x0, 414000 <ferror@plt+0x11560>
  4065bc:	add	x0, x0, #0x431
  4065c0:	bl	404730 <ferror@plt+0x1c90>
  4065c4:	ldrb	w1, [x19, #359]
  4065c8:	cbz	w1, 406300 <ferror@plt+0x3860>
  4065cc:	adrp	x0, 414000 <ferror@plt+0x11560>
  4065d0:	add	x0, x0, #0x43e
  4065d4:	bl	404730 <ferror@plt+0x1c90>
  4065d8:	b	406300 <ferror@plt+0x3860>
  4065dc:	sub	sp, sp, #0x440
  4065e0:	mov	x2, #0x3a8                 	// #936
  4065e4:	stp	x29, x30, [sp]
  4065e8:	mov	x29, sp
  4065ec:	stp	x19, x20, [sp, #16]
  4065f0:	mov	x20, x1
  4065f4:	and	w19, w0, #0xff
  4065f8:	mov	w1, #0x0                   	// #0
  4065fc:	add	x0, x29, #0x98
  406600:	stp	x21, x22, [sp, #32]
  406604:	str	x23, [sp, #48]
  406608:	stp	d8, d9, [sp, #64]
  40660c:	bl	402600 <memset@plt>
  406610:	mov	x0, x20
  406614:	mov	w1, #0x7                   	// #7
  406618:	str	w19, [x29, #704]
  40661c:	bl	40492c <ferror@plt+0x1e8c>
  406620:	ldr	x19, [x20, #16]
  406624:	cbz	x19, 4069dc <ferror@plt+0x3f3c>
  406628:	ldrh	w21, [x19], #4
  40662c:	sub	w21, w21, #0x4
  406630:	cmp	w21, #0xe7
  406634:	b.hi	406668 <ferror@plt+0x3bc8>  // b.pmore
  406638:	sub	sp, sp, #0xf0
  40663c:	mov	x1, x19
  406640:	mov	x22, sp
  406644:	mov	x2, x21
  406648:	mov	x19, x22
  40664c:	mov	x0, x22
  406650:	bl	402370 <memcpy@plt>
  406654:	add	x0, x22, x21
  406658:	mov	x2, #0xe8                  	// #232
  40665c:	mov	w1, #0x0                   	// #0
  406660:	sub	x2, x2, x21
  406664:	bl	402600 <memset@plt>
  406668:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  40666c:	ldr	w0, [x0, #1808]
  406670:	cbz	w0, 4066a0 <ferror@plt+0x3c00>
  406674:	ldrb	w0, [x19, #5]
  406678:	and	w1, w0, #0x1
  40667c:	strb	w1, [x29, #1064]
  406680:	ubfx	x1, x0, #1, #1
  406684:	strb	w1, [x29, #1065]
  406688:	ubfx	x1, x0, #3, #1
  40668c:	strb	w1, [x29, #1066]
  406690:	ubfx	x1, x0, #4, #1
  406694:	ubfx	x0, x0, #5, #1
  406698:	strb	w1, [x29, #1067]
  40669c:	strb	w0, [x29, #1068]
  4066a0:	ldr	x1, [x20, #32]
  4066a4:	cbz	x1, 4066b8 <ferror@plt+0x3c18>
  4066a8:	add	x1, x1, #0x4
  4066ac:	add	x0, x29, #0x30c
  4066b0:	mov	x2, #0xf                   	// #15
  4066b4:	bl	4029b0 <strncpy@plt>
  4066b8:	ldrb	w0, [x19, #5]
  4066bc:	tbz	w0, #2, 4066e0 <ferror@plt+0x3c40>
  4066c0:	mov	w0, #0x1                   	// #1
  4066c4:	strb	w0, [x29, #1069]
  4066c8:	ldrb	w0, [x19, #6]
  4066cc:	and	w0, w0, #0xf
  4066d0:	str	w0, [x29, #856]
  4066d4:	ldrb	w0, [x19, #6]
  4066d8:	ubfx	x0, x0, #4, #4
  4066dc:	str	w0, [x29, #860]
  4066e0:	ldr	w0, [x19, #8]
  4066e4:	mov	w1, #0xc6c0                	// #50880
  4066e8:	movk	w1, #0x2d, lsl #16
  4066ec:	cmp	w0, #0x0
  4066f0:	ccmp	w0, w1, #0x4, ne  // ne = any
  4066f4:	adrp	x1, 416000 <ferror@plt+0x13560>
  4066f8:	ldr	d8, [x1, #280]
  4066fc:	b.eq	40670c <ferror@plt+0x3c6c>  // b.none
  406700:	ucvtf	d0, w0
  406704:	fdiv	d0, d0, d8
  406708:	str	d0, [x29, #800]
  40670c:	ldrb	w0, [x19, #4]
  406710:	mov	w1, #0xfffe                	// #65534
  406714:	str	w0, [x29, #840]
  406718:	ldr	w0, [x19, #68]
  40671c:	ucvtf	d9, w0
  406720:	ldr	w0, [x19, #72]
  406724:	fdiv	d0, d9, d8
  406728:	str	d0, [x29, #816]
  40672c:	ucvtf	d0, w0
  406730:	ldr	w0, [x19, #12]
  406734:	fdiv	d0, d0, d8
  406738:	str	d0, [x29, #824]
  40673c:	ucvtf	d0, w0
  406740:	ldr	w0, [x19, #16]
  406744:	str	w0, [x29, #864]
  406748:	ldr	w0, [x19, #20]
  40674c:	fdiv	d0, d0, d8
  406750:	str	w0, [x29, #868]
  406754:	ldr	w0, [x19, #84]
  406758:	str	w0, [x29, #872]
  40675c:	ldr	w0, [x19, #96]
  406760:	str	w0, [x29, #1016]
  406764:	ldr	w0, [x19, #92]
  406768:	str	d0, [x29, #808]
  40676c:	ucvtf	d0, w0
  406770:	ldr	w0, [x19, #44]
  406774:	str	w0, [x29, #884]
  406778:	ldr	w0, [x19, #52]
  40677c:	fdiv	d0, d0, d8
  406780:	str	w0, [x29, #888]
  406784:	ldr	w0, [x19, #56]
  406788:	str	w0, [x29, #892]
  40678c:	ldr	w0, [x19, #24]
  406790:	str	w0, [x29, #952]
  406794:	ldr	w0, [x19, #36]
  406798:	str	w0, [x29, #956]
  40679c:	ldr	w0, [x19, #100]
  4067a0:	str	w0, [x29, #960]
  4067a4:	ldr	w0, [x19, #32]
  4067a8:	str	w0, [x29, #964]
  4067ac:	str	d0, [x29, #1000]
  4067b0:	ldr	w0, [x19, #28]
  4067b4:	str	w0, [x29, #968]
  4067b8:	ldr	w0, [x19, #40]
  4067bc:	str	w0, [x29, #972]
  4067c0:	ldr	w0, [x19, #88]
  4067c4:	str	w0, [x29, #976]
  4067c8:	ldr	w0, [x19, #64]
  4067cc:	str	w0, [x29, #1020]
  4067d0:	ldr	w0, [x19, #80]
  4067d4:	str	w0, [x29, #880]
  4067d8:	ldr	w0, [x19, #60]
  4067dc:	str	w0, [x29, #876]
  4067e0:	ldr	w0, [x19, #76]
  4067e4:	cmp	w0, w1
  4067e8:	b.hi	4067f0 <ferror@plt+0x3d50>  // b.pmore
  4067ec:	str	w0, [x29, #836]
  4067f0:	ldr	x0, [x20, #24]
  4067f4:	cbz	x0, 40681c <ferror@plt+0x3d7c>
  4067f8:	add	x1, x0, #0x4
  4067fc:	ldr	w0, [x0, #4]
  406800:	cbz	w0, 40681c <ferror@plt+0x3d7c>
  406804:	ldr	w0, [x1, #8]
  406808:	cbz	w0, 40681c <ferror@plt+0x3d7c>
  40680c:	mov	w1, #0x7fffffff            	// #2147483647
  406810:	cmp	w0, w1
  406814:	b.eq	40681c <ferror@plt+0x3d7c>  // b.none
  406818:	ucvtf	d9, w0
  40681c:	ldr	x21, [x20, #72]
  406820:	cbz	x21, 40685c <ferror@plt+0x3dbc>
  406824:	mov	x0, #0x14                  	// #20
  406828:	bl	402580 <malloc@plt>
  40682c:	ldrh	w2, [x21, #4]
  406830:	ldr	w1, [x21, #16]
  406834:	cmp	w2, #0x0
  406838:	cset	w2, ne  // ne = any
  40683c:	strb	w2, [x0, #16]
  406840:	ldrh	w2, [x21, #6]
  406844:	str	w2, [x0]
  406848:	ldr	w2, [x21, #8]
  40684c:	str	w2, [x0, #4]
  406850:	ldr	w2, [x21, #12]
  406854:	stp	w2, w1, [x0, #8]
  406858:	str	x0, [x29, #1072]
  40685c:	ldr	x21, [x20, #128]
  406860:	cbz	x21, 406894 <ferror@plt+0x3df4>
  406864:	ldrh	w22, [x21], #4
  406868:	mov	x1, #0x14                  	// #20
  40686c:	mov	x0, #0x1                   	// #1
  406870:	sub	x22, x22, #0x4
  406874:	cmp	x22, x1
  406878:	csel	x22, x22, x1, ls  // ls = plast
  40687c:	bl	402630 <calloc@plt>
  406880:	str	x0, [x29, #1080]
  406884:	cbz	x0, 406894 <ferror@plt+0x3df4>
  406888:	mov	x2, x22
  40688c:	mov	x1, x21
  406890:	bl	402370 <memcpy@plt>
  406894:	fcmpe	d9, #0.0
  406898:	b.le	4068d0 <ferror@plt+0x3e30>
  40689c:	ldr	w1, [x19, #16]
  4068a0:	cbz	w1, 4068d0 <ferror@plt+0x3e30>
  4068a4:	ldr	w0, [x19, #80]
  4068a8:	cbz	w0, 4068d0 <ferror@plt+0x3e30>
  4068ac:	ucvtf	d0, w0
  4068b0:	ucvtf	d1, w1
  4068b4:	mov	x0, #0x848000000000        	// #145685290680320
  4068b8:	movk	x0, #0x415e, lsl #48
  4068bc:	fmul	d0, d0, d1
  4068c0:	fmov	d1, x0
  4068c4:	fmul	d0, d0, d1
  4068c8:	fdiv	d0, d0, d9
  4068cc:	str	d0, [x29, #848]
  4068d0:	ldr	x0, [x19, #104]
  4068d4:	fmov	d1, #8.000000000000000000e+00
  4068d8:	sub	x1, x0, #0x1
  4068dc:	cmn	x1, #0x3
  4068e0:	b.hi	40690c <ferror@plt+0x3e6c>  // b.pmore
  4068e4:	ucvtf	d0, x0
  4068e8:	ldr	x0, [x19, #112]
  4068ec:	fmul	d0, d0, d1
  4068f0:	sub	x1, x0, #0x1
  4068f4:	cmn	x1, #0x3
  4068f8:	str	d0, [x29, #896]
  4068fc:	b.hi	40690c <ferror@plt+0x3e6c>  // b.pmore
  406900:	ucvtf	d0, x0
  406904:	fmul	d0, d0, d1
  406908:	str	d0, [x29, #904]
  40690c:	ldr	x0, [x19, #120]
  406910:	str	x0, [x29, #920]
  406914:	ldr	x0, [x19, #128]
  406918:	str	x0, [x29, #928]
  40691c:	ldr	w0, [x19, #136]
  406920:	str	w0, [x29, #936]
  406924:	ldr	w0, [x19, #140]
  406928:	str	w0, [x29, #940]
  40692c:	ldr	w0, [x19, #156]
  406930:	str	w0, [x29, #944]
  406934:	ldr	w0, [x19, #152]
  406938:	str	w0, [x29, #948]
  40693c:	ldr	w0, [x19, #144]
  406940:	str	w0, [x29, #980]
  406944:	ldr	w0, [x19, #148]
  406948:	sub	w1, w0, #0x1
  40694c:	cmn	w1, #0x3
  406950:	b.hi	406960 <ferror@plt+0x3ec0>  // b.pmore
  406954:	ucvtf	d0, w0
  406958:	fdiv	d0, d0, d8
  40695c:	str	d0, [x29, #1008]
  406960:	ldrb	w0, [x19, #7]
  406964:	ldr	d0, [x19, #160]
  406968:	ubfx	x0, x0, #0, #1
  40696c:	strb	w0, [x29, #1070]
  406970:	ldr	x0, [x19, #168]
  406974:	ucvtf	d0, d0
  406978:	str	x0, [x29, #1024]
  40697c:	ldr	x0, [x19, #176]
  406980:	str	x0, [x29, #1032]
  406984:	ldr	x0, [x19, #184]
  406988:	str	x0, [x29, #1040]
  40698c:	ldr	w0, [x19, #192]
  406990:	fmul	d0, d0, d1
  406994:	str	w0, [x29, #984]
  406998:	ldr	w0, [x19, #196]
  40699c:	str	w0, [x29, #988]
  4069a0:	ldr	w0, [x19, #216]
  4069a4:	str	w0, [x29, #992]
  4069a8:	ldr	w0, [x19, #220]
  4069ac:	str	w0, [x29, #996]
  4069b0:	ldr	x0, [x19, #200]
  4069b4:	str	x0, [x29, #1048]
  4069b8:	ldr	x0, [x19, #208]
  4069bc:	str	d0, [x29, #912]
  4069c0:	str	x0, [x29, #1056]
  4069c4:	add	x0, x29, #0x98
  4069c8:	bl	405ab4 <ferror@plt+0x3014>
  4069cc:	ldr	x0, [x29, #1072]
  4069d0:	bl	4027f0 <free@plt>
  4069d4:	ldr	x0, [x29, #1080]
  4069d8:	bl	4027f0 <free@plt>
  4069dc:	ldr	x22, [x20, #144]
  4069e0:	cbnz	x22, 406a0c <ferror@plt+0x3f6c>
  4069e4:	ldr	x2, [x20, #152]
  4069e8:	cbnz	x2, 406a5c <ferror@plt+0x3fbc>
  4069ec:	mov	sp, x29
  4069f0:	ldp	x29, x30, [sp]
  4069f4:	ldp	x19, x20, [sp, #16]
  4069f8:	ldp	x21, x22, [sp, #32]
  4069fc:	ldr	x23, [sp, #48]
  406a00:	ldp	d8, d9, [sp, #64]
  406a04:	add	sp, sp, #0x440
  406a08:	ret
  406a0c:	mov	x21, x22
  406a10:	adrp	x0, 414000 <ferror@plt+0x11560>
  406a14:	add	x0, x0, #0x44a
  406a18:	ldrh	w19, [x21], #104
  406a1c:	bl	404730 <ferror@plt+0x1c90>
  406a20:	add	x0, x22, #0x4
  406a24:	adrp	x22, 413000 <ferror@plt+0x10560>
  406a28:	sub	w19, w19, #0x68
  406a2c:	add	x22, x22, #0xe6f
  406a30:	bl	404b00 <ferror@plt+0x2060>
  406a34:	cmp	w19, #0x0
  406a38:	b.le	4069e4 <ferror@plt+0x3f44>
  406a3c:	mov	x0, x22
  406a40:	add	x23, x21, #0x64
  406a44:	bl	404730 <ferror@plt+0x1c90>
  406a48:	sub	w19, w19, #0x64
  406a4c:	mov	x0, x21
  406a50:	mov	x21, x23
  406a54:	bl	404b00 <ferror@plt+0x2060>
  406a58:	b	406a34 <ferror@plt+0x3f94>
  406a5c:	ldrh	w3, [x2], #4
  406a60:	mov	w1, #0x2                   	// #2
  406a64:	add	x0, x29, #0x58
  406a68:	stp	xzr, xzr, [x29, #88]
  406a6c:	sub	w3, w3, #0x4
  406a70:	str	xzr, [x29, #104]
  406a74:	bl	412fb4 <ferror@plt+0x10514>
  406a78:	ldr	x1, [x29, #96]
  406a7c:	cbz	x1, 406a90 <ferror@plt+0x3ff0>
  406a80:	adrp	x0, 414000 <ferror@plt+0x11560>
  406a84:	add	x1, x1, #0x4
  406a88:	add	x0, x0, #0x454
  406a8c:	bl	404730 <ferror@plt+0x1c90>
  406a90:	ldr	x2, [x29, #104]
  406a94:	cbz	x2, 4069ec <ferror@plt+0x3f4c>
  406a98:	ldrh	w3, [x2], #4
  406a9c:	add	x0, x29, #0x70
  406aa0:	mov	w1, #0x4                   	// #4
  406aa4:	stp	xzr, xzr, [x29, #112]
  406aa8:	sub	w3, w3, #0x4
  406aac:	stp	xzr, xzr, [x29, #128]
  406ab0:	str	xzr, [x29, #144]
  406ab4:	bl	412fb4 <ferror@plt+0x10514>
  406ab8:	ldr	x0, [x29, #120]
  406abc:	cbz	x0, 406af0 <ferror@plt+0x4050>
  406ac0:	ldrh	w1, [x0, #4]
  406ac4:	cmp	w1, #0x303
  406ac8:	b.eq	406ae4 <ferror@plt+0x4044>  // b.none
  406acc:	cmp	w1, #0x304
  406ad0:	b.eq	406b30 <ferror@plt+0x4090>  // b.none
  406ad4:	adrp	x0, 414000 <ferror@plt+0x11560>
  406ad8:	add	x0, x0, #0x47c
  406adc:	bl	404730 <ferror@plt+0x1c90>
  406ae0:	b	406af0 <ferror@plt+0x4050>
  406ae4:	adrp	x0, 414000 <ferror@plt+0x11560>
  406ae8:	add	x0, x0, #0x460
  406aec:	bl	404730 <ferror@plt+0x1c90>
  406af0:	ldr	x0, [x29, #128]
  406af4:	cbz	x0, 406b0c <ferror@plt+0x406c>
  406af8:	ldrh	w0, [x0, #4]
  406afc:	cmp	w0, #0x33
  406b00:	b.eq	406b3c <ferror@plt+0x409c>  // b.none
  406b04:	cmp	w0, #0x34
  406b08:	b.eq	406b4c <ferror@plt+0x40ac>  // b.none
  406b0c:	ldr	x1, [x29, #144]
  406b10:	adrp	x0, 414000 <ferror@plt+0x11560>
  406b14:	add	x0, x0, #0x4bd
  406b18:	bl	404a08 <ferror@plt+0x1f68>
  406b1c:	ldr	x1, [x29, #136]
  406b20:	adrp	x0, 414000 <ferror@plt+0x11560>
  406b24:	add	x0, x0, #0x4c4
  406b28:	bl	404a08 <ferror@plt+0x1f68>
  406b2c:	b	4069ec <ferror@plt+0x3f4c>
  406b30:	adrp	x0, 414000 <ferror@plt+0x11560>
  406b34:	add	x0, x0, #0x46e
  406b38:	b	406aec <ferror@plt+0x404c>
  406b3c:	adrp	x0, 414000 <ferror@plt+0x11560>
  406b40:	add	x0, x0, #0x493
  406b44:	bl	404730 <ferror@plt+0x1c90>
  406b48:	b	406b0c <ferror@plt+0x406c>
  406b4c:	adrp	x0, 414000 <ferror@plt+0x11560>
  406b50:	add	x0, x0, #0x4a8
  406b54:	b	406b44 <ferror@plt+0x40a4>
  406b58:	sub	sp, sp, #0x450
  406b5c:	adrp	x1, 414000 <ferror@plt+0x11560>
  406b60:	add	x1, x1, #0x4cb
  406b64:	stp	x29, x30, [sp]
  406b68:	mov	x29, sp
  406b6c:	stp	x19, x20, [sp, #16]
  406b70:	stp	x21, x22, [sp, #32]
  406b74:	mov	x22, x0
  406b78:	stp	x23, x24, [sp, #48]
  406b7c:	str	x25, [sp, #64]
  406b80:	str	wzr, [x0]
  406b84:	adrp	x0, 414000 <ferror@plt+0x11560>
  406b88:	add	x0, x0, #0x4d4
  406b8c:	bl	403e4c <ferror@plt+0x13ac>
  406b90:	cbz	x0, 406c40 <ferror@plt+0x41a0>
  406b94:	adrp	x23, 414000 <ferror@plt+0x11560>
  406b98:	mov	x20, x0
  406b9c:	add	x23, x23, #0x4e2
  406ba0:	mov	x2, x20
  406ba4:	add	x0, sp, #0x50
  406ba8:	mov	w1, #0x400                 	// #1024
  406bac:	bl	402a70 <fgets@plt>
  406bb0:	cbz	x0, 406c2c <ferror@plt+0x418c>
  406bb4:	mov	x1, x23
  406bb8:	add	x0, sp, #0x50
  406bbc:	mov	x2, #0x4                   	// #4
  406bc0:	bl	402750 <memcmp@plt>
  406bc4:	mov	w19, w0
  406bc8:	cbnz	w0, 406ba0 <ferror@plt+0x4100>
  406bcc:	adrp	x25, 414000 <ferror@plt+0x11560>
  406bd0:	add	x24, sp, #0x50
  406bd4:	add	x25, x25, #0x4e7
  406bd8:	mov	x0, x24
  406bdc:	mov	w1, #0x20                  	// #32
  406be0:	bl	402840 <strchr@plt>
  406be4:	mov	x21, x0
  406be8:	cbz	x0, 406c18 <ferror@plt+0x4178>
  406bec:	add	x24, x21, #0x1
  406bf0:	add	w19, w19, #0x1
  406bf4:	mov	x1, x25
  406bf8:	mov	x0, x24
  406bfc:	mov	x2, #0x9                   	// #9
  406c00:	bl	402750 <memcmp@plt>
  406c04:	cbnz	w0, 406bd8 <ferror@plt+0x4138>
  406c08:	ldrb	w0, [x21, #10]
  406c0c:	cmp	w0, #0x20
  406c10:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  406c14:	b.ne	406bd8 <ferror@plt+0x4138>  // b.any
  406c18:	mov	x2, x20
  406c1c:	add	x0, sp, #0x50
  406c20:	mov	w1, #0x400                 	// #1024
  406c24:	bl	402a70 <fgets@plt>
  406c28:	cbnz	x0, 406c48 <ferror@plt+0x41a8>
  406c2c:	mov	x0, x20
  406c30:	bl	402550 <fclose@plt>
  406c34:	bl	402a10 <__errno_location@plt>
  406c38:	mov	w1, #0x3                   	// #3
  406c3c:	str	w1, [x0]
  406c40:	mov	w19, #0xffffffff            	// #-1
  406c44:	b	406c90 <ferror@plt+0x41f0>
  406c48:	mov	x1, x23
  406c4c:	add	x0, sp, #0x50
  406c50:	mov	x2, #0x4                   	// #4
  406c54:	bl	402750 <memcmp@plt>
  406c58:	cbnz	w0, 406c2c <ferror@plt+0x418c>
  406c5c:	add	x0, sp, #0x50
  406c60:	mov	w1, #0x20                  	// #32
  406c64:	bl	402840 <strchr@plt>
  406c68:	cbz	x0, 406ba0 <ferror@plt+0x4100>
  406c6c:	add	x0, x0, #0x1
  406c70:	subs	w19, w19, #0x1
  406c74:	b.ne	406c60 <ferror@plt+0x41c0>  // b.any
  406c78:	mov	x2, x22
  406c7c:	adrp	x1, 413000 <ferror@plt+0x10560>
  406c80:	add	x1, x1, #0xd2d
  406c84:	bl	402990 <__isoc99_sscanf@plt>
  406c88:	mov	x0, x20
  406c8c:	bl	402550 <fclose@plt>
  406c90:	mov	w0, w19
  406c94:	ldp	x29, x30, [sp]
  406c98:	ldp	x19, x20, [sp, #16]
  406c9c:	ldp	x21, x22, [sp, #32]
  406ca0:	ldp	x23, x24, [sp, #48]
  406ca4:	ldr	x25, [sp, #64]
  406ca8:	add	sp, sp, #0x450
  406cac:	ret
  406cb0:	stp	x29, x30, [sp, #-352]!
  406cb4:	adrp	x1, 414000 <ferror@plt+0x11560>
  406cb8:	adrp	x0, 414000 <ferror@plt+0x11560>
  406cbc:	mov	x29, sp
  406cc0:	add	x1, x1, #0x4f1
  406cc4:	add	x0, x0, #0x4fe
  406cc8:	str	x19, [sp, #16]
  406ccc:	stp	xzr, xzr, [sp, #32]
  406cd0:	stp	xzr, xzr, [sp, #48]
  406cd4:	stp	xzr, xzr, [sp, #64]
  406cd8:	str	xzr, [sp, #80]
  406cdc:	str	wzr, [sp, #88]
  406ce0:	bl	403e4c <ferror@plt+0x13ac>
  406ce4:	cbnz	x0, 406e70 <ferror@plt+0x43d0>
  406ce8:	adrp	x0, 414000 <ferror@plt+0x11560>
  406cec:	add	x0, x0, #0x510
  406cf0:	bl	4023e0 <perror@plt>
  406cf4:	add	x0, sp, #0x60
  406cf8:	bl	406b58 <ferror@plt+0x40b8>
  406cfc:	tbz	w0, #31, 406d0c <ferror@plt+0x426c>
  406d00:	adrp	x0, 414000 <ferror@plt+0x11560>
  406d04:	add	x0, x0, #0x542
  406d08:	bl	4023e0 <perror@plt>
  406d0c:	ldr	w1, [sp, #32]
  406d10:	adrp	x0, 414000 <ferror@plt+0x11560>
  406d14:	add	x0, x0, #0x553
  406d18:	bl	4029f0 <printf@plt>
  406d1c:	ldp	w5, w3, [sp, #48]
  406d20:	ldr	w0, [sp, #72]
  406d24:	ldp	w1, w4, [sp, #40]
  406d28:	add	w3, w3, w0
  406d2c:	ldr	w2, [sp, #96]
  406d30:	sub	w3, w3, w5
  406d34:	sub	w3, w1, w3
  406d38:	add	w1, w1, w5
  406d3c:	adrp	x0, 414000 <ferror@plt+0x11560>
  406d40:	add	x0, x0, #0x55e
  406d44:	bl	4029f0 <printf@plt>
  406d48:	mov	w0, #0xa                   	// #10
  406d4c:	bl	402a30 <putchar@plt>
  406d50:	adrp	x0, 414000 <ferror@plt+0x11560>
  406d54:	add	x0, x0, #0x599
  406d58:	bl	402730 <puts@plt>
  406d5c:	ldr	w2, [sp, #60]
  406d60:	adrp	x0, 414000 <ferror@plt+0x11560>
  406d64:	ldr	w3, [sp, #80]
  406d68:	add	x0, x0, #0x5bc
  406d6c:	add	w1, w2, w3
  406d70:	bl	4029f0 <printf@plt>
  406d74:	ldr	w2, [sp, #56]
  406d78:	adrp	x0, 414000 <ferror@plt+0x11560>
  406d7c:	ldr	w3, [sp, #76]
  406d80:	add	x0, x0, #0x5d2
  406d84:	add	w1, w2, w3
  406d88:	bl	4029f0 <printf@plt>
  406d8c:	ldr	w2, [sp, #52]
  406d90:	adrp	x0, 414000 <ferror@plt+0x11560>
  406d94:	ldr	w3, [sp, #72]
  406d98:	add	x0, x0, #0x5e8
  406d9c:	add	w1, w2, w3
  406da0:	bl	4029f0 <printf@plt>
  406da4:	ldp	w0, w2, [sp, #56]
  406da8:	ldp	w1, w4, [sp, #72]
  406dac:	add	w2, w2, w0
  406db0:	ldr	w0, [sp, #52]
  406db4:	add	w2, w2, w0
  406db8:	ldr	w0, [sp, #80]
  406dbc:	add	w3, w0, w4
  406dc0:	add	w0, w2, w0
  406dc4:	add	w0, w0, w4
  406dc8:	add	w3, w3, w1
  406dcc:	add	w1, w0, w1
  406dd0:	adrp	x0, 414000 <ferror@plt+0x11560>
  406dd4:	add	x0, x0, #0x5fe
  406dd8:	bl	4029f0 <printf@plt>
  406ddc:	ldr	w2, [sp, #64]
  406de0:	adrp	x0, 414000 <ferror@plt+0x11560>
  406de4:	ldr	w3, [sp, #84]
  406de8:	add	x0, x0, #0x615
  406dec:	add	w1, w2, w3
  406df0:	bl	4029f0 <printf@plt>
  406df4:	mov	w0, #0xa                   	// #10
  406df8:	bl	402a30 <putchar@plt>
  406dfc:	mov	w0, #0x0                   	// #0
  406e00:	ldr	x19, [sp, #16]
  406e04:	ldp	x29, x30, [sp], #352
  406e08:	ret
  406e0c:	add	x1, sp, #0x20
  406e10:	add	x0, sp, #0x60
  406e14:	bl	403ca8 <ferror@plt+0x1208>
  406e18:	mov	x2, x19
  406e1c:	add	x0, sp, #0x60
  406e20:	mov	w1, #0x100                 	// #256
  406e24:	bl	402a70 <fgets@plt>
  406e28:	cbnz	x0, 406e0c <ferror@plt+0x436c>
  406e2c:	mov	x0, x19
  406e30:	bl	402550 <fclose@plt>
  406e34:	adrp	x1, 414000 <ferror@plt+0x11560>
  406e38:	adrp	x0, 414000 <ferror@plt+0x11560>
  406e3c:	add	x1, x1, #0x521
  406e40:	add	x0, x0, #0x52f
  406e44:	bl	403e4c <ferror@plt+0x13ac>
  406e48:	mov	x19, x0
  406e4c:	cbz	x0, 406cf4 <ferror@plt+0x4254>
  406e50:	mov	x2, x19
  406e54:	add	x0, sp, #0x60
  406e58:	mov	w1, #0x100                 	// #256
  406e5c:	bl	402a70 <fgets@plt>
  406e60:	cbnz	x0, 406e78 <ferror@plt+0x43d8>
  406e64:	mov	x0, x19
  406e68:	bl	402550 <fclose@plt>
  406e6c:	b	406cf4 <ferror@plt+0x4254>
  406e70:	mov	x19, x0
  406e74:	b	406e18 <ferror@plt+0x4378>
  406e78:	add	x1, sp, #0x20
  406e7c:	add	x0, sp, #0x60
  406e80:	bl	403ca8 <ferror@plt+0x1208>
  406e84:	b	406e50 <ferror@plt+0x43b0>
  406e88:	stp	x29, x30, [sp, #-112]!
  406e8c:	mov	x29, sp
  406e90:	stp	x19, x20, [sp, #16]
  406e94:	mov	x20, x0
  406e98:	mov	x19, x2
  406e9c:	add	x0, sp, #0x38
  406ea0:	mov	w2, #0x4                   	// #4
  406ea4:	str	x21, [sp, #32]
  406ea8:	mov	x21, x1
  406eac:	mov	w1, #0x0                   	// #0
  406eb0:	bl	4117f8 <ferror@plt+0xed58>
  406eb4:	cbnz	w0, 406f20 <ferror@plt+0x4480>
  406eb8:	mov	w0, #0xe240                	// #57920
  406ebc:	mov	w2, w21
  406ec0:	movk	w0, #0x1, lsl #16
  406ec4:	mov	x1, x20
  406ec8:	str	w0, [sp, #88]
  406ecc:	add	x0, sp, #0x38
  406ed0:	bl	411ffc <ferror@plt+0xf55c>
  406ed4:	tbnz	w0, #31, 406f18 <ferror@plt+0x4478>
  406ed8:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  406edc:	add	x2, x2, #0xe08
  406ee0:	mov	x1, x19
  406ee4:	add	x2, x2, #0x910
  406ee8:	add	x0, sp, #0x38
  406eec:	mov	w3, #0x0                   	// #0
  406ef0:	bl	41221c <ferror@plt+0xf77c>
  406ef4:	cmp	w0, #0x0
  406ef8:	csetm	w19, ne  // ne = any
  406efc:	add	x0, sp, #0x38
  406f00:	bl	4117c8 <ferror@plt+0xed28>
  406f04:	mov	w0, w19
  406f08:	ldp	x19, x20, [sp, #16]
  406f0c:	ldr	x21, [sp, #32]
  406f10:	ldp	x29, x30, [sp], #112
  406f14:	ret
  406f18:	mov	w19, #0xffffffff            	// #-1
  406f1c:	b	406efc <ferror@plt+0x445c>
  406f20:	mov	w19, #0xffffffff            	// #-1
  406f24:	b	406f04 <ferror@plt+0x4464>
  406f28:	sub	sp, sp, #0x220
  406f2c:	mov	w2, #0x4                   	// #4
  406f30:	stp	x29, x30, [sp]
  406f34:	mov	x29, sp
  406f38:	stp	x19, x20, [sp, #16]
  406f3c:	adrp	x19, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  406f40:	add	x19, x19, #0xe08
  406f44:	stp	xzr, xzr, [sp, #160]
  406f48:	mov	x20, x0
  406f4c:	add	x0, sp, #0xe0
  406f50:	stp	x21, x22, [sp, #32]
  406f54:	mov	w22, w1
  406f58:	add	x21, x19, #0x910
  406f5c:	stp	x23, x24, [sp, #48]
  406f60:	stp	x25, x26, [sp, #64]
  406f64:	str	x27, [sp, #80]
  406f68:	str	x21, [sp, #152]
  406f6c:	str	w1, [sp, #160]
  406f70:	mov	w1, #0x0                   	// #0
  406f74:	bl	4117f8 <ferror@plt+0xed58>
  406f78:	cbnz	w0, 406fa4 <ferror@plt+0x4504>
  406f7c:	ldrb	w0, [x19, #2344]
  406f80:	cbz	w0, 406fb0 <ferror@plt+0x4510>
  406f84:	add	x21, sp, #0x118
  406f88:	mov	w2, #0x4                   	// #4
  406f8c:	mov	x0, x21
  406f90:	mov	w1, #0x0                   	// #0
  406f94:	bl	4117f8 <ferror@plt+0xed58>
  406f98:	cbz	w0, 406fac <ferror@plt+0x450c>
  406f9c:	add	x0, sp, #0xe0
  406fa0:	bl	4117c8 <ferror@plt+0xed28>
  406fa4:	mov	w20, #0xffffffff            	// #-1
  406fa8:	b	407098 <ferror@plt+0x45f8>
  406fac:	str	x21, [sp, #168]
  406fb0:	ldr	w21, [x19, #2360]
  406fb4:	mov	w0, #0x2                   	// #2
  406fb8:	mov	x26, #0x48                  	// #72
  406fbc:	mov	w24, #0xe240                	// #57920
  406fc0:	cmp	w21, #0xa
  406fc4:	mov	w23, #0x12                  	// #18
  406fc8:	csel	w21, w21, w0, eq  // eq = none
  406fcc:	cmp	w22, #0x6
  406fd0:	movk	x26, #0x14, lsl #32
  406fd4:	mov	w0, #0x13                  	// #19
  406fd8:	add	x25, sp, #0x188
  406fdc:	add	x27, sp, #0x78
  406fe0:	csel	w23, w23, w0, eq  // eq = none
  406fe4:	movk	w24, #0x1, lsl #16
  406fe8:	movk	x26, #0x301, lsl #48
  406fec:	str	w24, [sp, #256]
  406ff0:	str	x20, [sp, #264]
  406ff4:	str	xzr, [sp, #120]
  406ff8:	mov	w0, #0x10                  	// #16
  406ffc:	stp	xzr, xzr, [sp, #400]
  407000:	ldr	w1, [x19, #2324]
  407004:	str	xzr, [sp, #104]
  407008:	strh	w0, [sp, #120]
  40700c:	str	wzr, [sp, #128]
  407010:	str	x26, [sp, #392]
  407014:	str	w24, [sp, #400]
  407018:	stp	xzr, xzr, [sp, #416]
  40701c:	ldr	w20, [sp, #224]
  407020:	stp	xzr, xzr, [sp, #432]
  407024:	stp	xzr, xzr, [sp, #448]
  407028:	cbnz	w21, 4071b4 <ferror@plt+0x4714>
  40702c:	str	xzr, [sp, #136]
  407030:	cmp	w22, #0x11
  407034:	strh	w0, [sp, #136]
  407038:	add	x0, sp, #0x200
  40703c:	stp	xzr, xzr, [sp, #464]
  407040:	stp	xzr, xzr, [x0]
  407044:	mov	w0, #0x4c                  	// #76
  407048:	str	w0, [sp, #464]
  40704c:	mov	w0, #0x301                 	// #769
  407050:	stp	xzr, xzr, [sp, #480]
  407054:	str	xzr, [sp, #528]
  407058:	str	xzr, [sp, #112]
  40705c:	str	wzr, [sp, #144]
  407060:	strh	w0, [sp, #470]
  407064:	mov	w0, #0x2                   	// #2
  407068:	str	w24, [sp, #472]
  40706c:	strb	w0, [sp, #480]
  407070:	stp	xzr, xzr, [sp, #496]
  407074:	str	w1, [sp, #532]
  407078:	str	wzr, [sp, #536]
  40707c:	b.ne	4070bc <ferror@plt+0x461c>  // b.any
  407080:	mov	w20, #0xffffffff            	// #-1
  407084:	add	x0, sp, #0xe0
  407088:	bl	4117c8 <ferror@plt+0xed28>
  40708c:	ldr	x0, [sp, #168]
  407090:	cbz	x0, 407098 <ferror@plt+0x45f8>
  407094:	bl	4117c8 <ferror@plt+0xed28>
  407098:	mov	w0, w20
  40709c:	ldp	x29, x30, [sp]
  4070a0:	ldp	x19, x20, [sp, #16]
  4070a4:	ldp	x21, x22, [sp, #32]
  4070a8:	ldp	x23, x24, [sp, #48]
  4070ac:	ldp	x25, x26, [sp, #64]
  4070b0:	ldr	x27, [sp, #80]
  4070b4:	add	sp, sp, #0x220
  4070b8:	ret
  4070bc:	ldr	w0, [x19, #2364]
  4070c0:	strh	w23, [sp, #468]
  4070c4:	cbz	w0, 4070d0 <ferror@plt+0x4630>
  4070c8:	mov	w0, #0x41                  	// #65
  4070cc:	strb	w0, [sp, #483]
  4070d0:	ldr	w0, [x19, #2368]
  4070d4:	cbz	w0, 4070e4 <ferror@plt+0x4644>
  4070d8:	ldrb	w0, [sp, #483]
  4070dc:	orr	w0, w0, #0xe
  4070e0:	strb	w0, [sp, #483]
  4070e4:	ldr	w0, [x19, #2372]
  4070e8:	cbz	w0, 4070f8 <ferror@plt+0x4658>
  4070ec:	ldrb	w0, [sp, #483]
  4070f0:	orr	w0, w0, #0x30
  4070f4:	strb	w0, [sp, #483]
  4070f8:	add	x0, sp, #0x1d0
  4070fc:	str	x0, [sp, #176]
  407100:	mov	x0, #0x4c                  	// #76
  407104:	str	x0, [sp, #184]
  407108:	ldr	x0, [x19, #2336]
  40710c:	cbnz	x0, 407160 <ferror@plt+0x46c0>
  407110:	mov	x0, #0x1                   	// #1
  407114:	add	x1, sp, #0x200
  407118:	mov	w2, #0x0                   	// #0
  40711c:	stp	xzr, xzr, [x1, #-168]
  407120:	stp	xzr, xzr, [x1, #-152]
  407124:	stp	xzr, xzr, [x1, #-136]
  407128:	add	x1, sp, #0x88
  40712c:	str	x1, [sp, #336]
  407130:	mov	w1, #0xc                   	// #12
  407134:	str	w1, [sp, #344]
  407138:	add	x1, sp, #0xb0
  40713c:	str	x1, [sp, #352]
  407140:	add	x1, sp, #0x150
  407144:	str	x0, [sp, #360]
  407148:	mov	w0, w20
  40714c:	bl	402620 <sendmsg@plt>
  407150:	tbz	x0, #63, 4072a4 <ferror@plt+0x4804>
  407154:	mov	w0, w20
  407158:	bl	4026b0 <close@plt>
  40715c:	b	407080 <ferror@plt+0x45e0>
  407160:	add	x1, sp, #0x70
  407164:	bl	403fb4 <ferror@plt+0x1514>
  407168:	cbz	w0, 407110 <ferror@plt+0x4670>
  40716c:	mov	w1, #0x1                   	// #1
  407170:	strh	w1, [sp, #98]
  407174:	add	w1, w0, #0x4
  407178:	strh	w1, [sp, #96]
  40717c:	add	x1, sp, #0x60
  407180:	str	x1, [sp, #192]
  407184:	mov	x1, #0x4                   	// #4
  407188:	str	x1, [sp, #200]
  40718c:	ldr	x1, [sp, #112]
  407190:	str	x1, [sp, #208]
  407194:	sxtw	x1, w0
  407198:	str	x1, [sp, #216]
  40719c:	ldr	w1, [sp, #464]
  4071a0:	add	w1, w1, #0x4
  4071a4:	add	w0, w1, w0
  4071a8:	str	w0, [sp, #464]
  4071ac:	mov	x0, #0x3                   	// #3
  4071b0:	b	407114 <ferror@plt+0x4674>
  4071b4:	ldr	w0, [x19, #2364]
  4071b8:	stp	xzr, xzr, [x25, #16]
  4071bc:	stp	xzr, xzr, [x25, #32]
  4071c0:	stp	xzr, xzr, [x25, #48]
  4071c4:	str	xzr, [x25, #64]
  4071c8:	strb	w21, [sp, #408]
  4071cc:	strb	w22, [sp, #409]
  4071d0:	str	w1, [sp, #412]
  4071d4:	cbz	w0, 4071e0 <ferror@plt+0x4740>
  4071d8:	mov	w0, #0x41                  	// #65
  4071dc:	strb	w0, [sp, #410]
  4071e0:	ldr	w0, [x19, #2368]
  4071e4:	cbz	w0, 4071f4 <ferror@plt+0x4754>
  4071e8:	ldrb	w0, [sp, #410]
  4071ec:	orr	w0, w0, #0xe
  4071f0:	strb	w0, [sp, #410]
  4071f4:	ldr	w0, [x19, #2372]
  4071f8:	cbz	w0, 407208 <ferror@plt+0x4768>
  4071fc:	ldrb	w0, [sp, #410]
  407200:	orr	w0, w0, #0x30
  407204:	strb	w0, [sp, #410]
  407208:	mov	x0, #0x48                  	// #72
  40720c:	stp	x25, x0, [sp, #336]
  407210:	ldr	x0, [x19, #2336]
  407214:	cbnz	x0, 407250 <ferror@plt+0x47b0>
  407218:	mov	x0, #0x1                   	// #1
  40721c:	add	x1, sp, #0x200
  407220:	mov	w2, #0x0                   	// #0
  407224:	stp	xzr, xzr, [x1, #-40]
  407228:	stp	xzr, xzr, [x1, #-24]
  40722c:	stp	xzr, xzr, [x1, #-8]
  407230:	mov	w1, #0xc                   	// #12
  407234:	str	w1, [sp, #472]
  407238:	add	x1, sp, #0x150
  40723c:	str	x27, [sp, #464]
  407240:	str	x1, [sp, #480]
  407244:	add	x1, sp, #0x1d0
  407248:	str	x0, [sp, #488]
  40724c:	b	407148 <ferror@plt+0x46a8>
  407250:	add	x1, sp, #0x68
  407254:	bl	403fb4 <ferror@plt+0x1514>
  407258:	cbz	w0, 407218 <ferror@plt+0x4778>
  40725c:	mov	w1, #0x1                   	// #1
  407260:	strh	w1, [sp, #178]
  407264:	add	w1, w0, #0x4
  407268:	strh	w1, [sp, #176]
  40726c:	add	x1, sp, #0xb0
  407270:	str	x1, [sp, #352]
  407274:	mov	x1, #0x4                   	// #4
  407278:	str	x1, [sp, #360]
  40727c:	ldr	x1, [sp, #104]
  407280:	str	x1, [sp, #368]
  407284:	sxtw	x1, w0
  407288:	str	x1, [sp, #376]
  40728c:	ldr	w1, [sp, #392]
  407290:	add	w1, w1, #0x4
  407294:	add	w0, w1, w0
  407298:	str	w0, [sp, #392]
  40729c:	mov	x0, #0x3                   	// #3
  4072a0:	b	40721c <ferror@plt+0x477c>
  4072a4:	add	x2, sp, #0x98
  4072a8:	add	x0, sp, #0xe0
  4072ac:	mov	w3, #0x0                   	// #0
  4072b0:	adrp	x1, 408000 <ferror@plt+0x5560>
  4072b4:	add	x1, x1, #0x37c
  4072b8:	bl	41221c <ferror@plt+0xf77c>
  4072bc:	mov	w20, w0
  4072c0:	cbz	w0, 4072d0 <ferror@plt+0x4830>
  4072c4:	cbz	w21, 407084 <ferror@plt+0x45e4>
  4072c8:	mov	w21, #0x0                   	// #0
  4072cc:	b	406ff4 <ferror@plt+0x4554>
  4072d0:	cmp	w21, #0x2
  4072d4:	b.ne	407084 <ferror@plt+0x45e4>  // b.any
  4072d8:	ldr	w0, [x19, #2360]
  4072dc:	cmp	w0, #0x2
  4072e0:	b.eq	407084 <ferror@plt+0x45e4>  // b.none
  4072e4:	mov	w21, #0xa                   	// #10
  4072e8:	b	406ff4 <ferror@plt+0x4554>
  4072ec:	stp	x29, x30, [sp, #-320]!
  4072f0:	mov	x29, sp
  4072f4:	stp	x19, x20, [sp, #16]
  4072f8:	add	x19, sp, #0x40
  4072fc:	mov	x20, x0
  407300:	stp	x21, x22, [sp, #32]
  407304:	mov	x22, x1
  407308:	mov	w1, #0x100                 	// #256
  40730c:	str	x23, [sp, #48]
  407310:	mov	w23, w2
  407314:	mov	x2, x0
  407318:	mov	x0, x19
  40731c:	bl	402a70 <fgets@plt>
  407320:	cbz	x0, 407344 <ferror@plt+0x48a4>
  407324:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  407328:	add	x21, x21, #0xe08
  40732c:	add	x21, x21, #0x910
  407330:	mov	x2, x20
  407334:	mov	x0, x19
  407338:	mov	w1, #0x100                 	// #256
  40733c:	bl	402a70 <fgets@plt>
  407340:	cbnz	x0, 407368 <ferror@plt+0x48c8>
  407344:	mov	x0, x20
  407348:	bl	402aa0 <ferror@plt>
  40734c:	cmp	w0, #0x0
  407350:	csetm	w0, ne  // ne = any
  407354:	ldp	x19, x20, [sp, #16]
  407358:	ldp	x21, x22, [sp, #32]
  40735c:	ldr	x23, [sp, #48]
  407360:	ldp	x29, x30, [sp], #320
  407364:	ret
  407368:	mov	x0, x19
  40736c:	bl	4023a0 <strlen@plt>
  407370:	cbz	x0, 407388 <ferror@plt+0x48e8>
  407374:	sub	w3, w0, #0x1
  407378:	sxtw	x0, w3
  40737c:	ldrb	w1, [x19, w3, sxtw]
  407380:	cmp	w1, #0xa
  407384:	b.eq	40739c <ferror@plt+0x48fc>  // b.none
  407388:	bl	402a10 <__errno_location@plt>
  40738c:	mov	w1, #0xffffffea            	// #-22
  407390:	str	w1, [x0]
  407394:	mov	w0, #0xffffffff            	// #-1
  407398:	b	407354 <ferror@plt+0x48b4>
  40739c:	mov	w2, w23
  4073a0:	mov	x1, x21
  4073a4:	strb	wzr, [x19, x0]
  4073a8:	mov	x0, x19
  4073ac:	blr	x22
  4073b0:	tbz	w0, #31, 407330 <ferror@plt+0x4890>
  4073b4:	mov	w0, #0x0                   	// #0
  4073b8:	b	407354 <ferror@plt+0x48b4>
  4073bc:	sxtw	x4, w0
  4073c0:	adrp	x3, 415000 <ferror@plt+0x12560>
  4073c4:	add	x3, x3, #0x120
  4073c8:	mov	x5, #0x28                  	// #40
  4073cc:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4073d0:	add	x1, x1, #0xe08
  4073d4:	adrp	x2, 42c000 <memcpy@GLIBC_2.17>
  4073d8:	madd	x4, x4, x5, x3
  4073dc:	ldr	w3, [x1, #2324]
  4073e0:	str	wzr, [x2, #1352]
  4073e4:	str	w0, [x1, #2360]
  4073e8:	ldr	w4, [x4, #348]
  4073ec:	orr	w3, w3, w4
  4073f0:	str	w3, [x1, #2324]
  4073f4:	mov	x3, #0x1                   	// #1
  4073f8:	lsl	x4, x3, x0
  4073fc:	ldr	x3, [x1, #2328]
  407400:	orr	x3, x3, x4
  407404:	str	x3, [x1, #2328]
  407408:	ret
  40740c:	stp	x29, x30, [sp, #-16]!
  407410:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  407414:	mov	x29, sp
  407418:	ldr	x1, [x0, #3544]
  40741c:	adrp	x0, 413000 <ferror@plt+0x10560>
  407420:	add	x0, x0, #0x1b6
  407424:	bl	4023b0 <fputs@plt>
  407428:	mov	w0, #0xffffffff            	// #-1
  40742c:	bl	4023c0 <exit@plt>
  407430:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  407434:	add	x1, x1, #0xe08
  407438:	stp	x29, x30, [sp, #-32]!
  40743c:	mov	x29, sp
  407440:	ldr	w2, [x1, #2376]
  407444:	cbz	w2, 407484 <ferror@plt+0x49e4>
  407448:	ldr	w0, [x0]
  40744c:	cbz	w0, 40747c <ferror@plt+0x49dc>
  407450:	mov	w2, #0x1                   	// #1
  407454:	add	x1, sp, #0x18
  407458:	bl	406098 <ferror@plt+0x35f8>
  40745c:	cmp	w0, #0x0
  407460:	b.le	40747c <ferror@plt+0x49dc>
  407464:	ldr	x1, [sp, #24]
  407468:	adrp	x0, 414000 <ferror@plt+0x11560>
  40746c:	add	x0, x0, #0x62c
  407470:	bl	404730 <ferror@plt+0x1c90>
  407474:	ldr	x0, [sp, #24]
  407478:	bl	4027f0 <free@plt>
  40747c:	ldp	x29, x30, [sp], #32
  407480:	ret
  407484:	ldr	w1, [x1, #2380]
  407488:	cbz	w1, 40747c <ferror@plt+0x49dc>
  40748c:	ldr	w0, [x0]
  407490:	cbz	w0, 40747c <ferror@plt+0x49dc>
  407494:	mov	w2, #0x0                   	// #0
  407498:	b	407454 <ferror@plt+0x49b4>
  40749c:	stp	x29, x30, [sp, #-32]!
  4074a0:	mov	x29, sp
  4074a4:	stp	x19, x20, [sp, #16]
  4074a8:	mov	x19, x0
  4074ac:	and	w20, w1, #0xff
  4074b0:	bl	40545c <ferror@plt+0x29bc>
  4074b4:	ldr	w1, [x19, #544]
  4074b8:	mov	w3, w20
  4074bc:	ldr	w2, [x19, #576]
  4074c0:	add	x0, x19, #0x10
  4074c4:	bl	405088 <ferror@plt+0x25e8>
  4074c8:	ldr	w1, [x19, #548]
  4074cc:	mov	w3, w20
  4074d0:	add	x0, x19, #0x118
  4074d4:	mov	w2, #0x0                   	// #0
  4074d8:	bl	405088 <ferror@plt+0x25e8>
  4074dc:	add	x0, x19, #0x234
  4074e0:	ldp	x19, x20, [sp, #16]
  4074e4:	ldp	x29, x30, [sp], #32
  4074e8:	b	407430 <ferror@plt+0x4990>
  4074ec:	sub	sp, sp, #0x480
  4074f0:	mov	x2, x0
  4074f4:	stp	x29, x30, [sp]
  4074f8:	mov	x29, sp
  4074fc:	ldr	w3, [x2], #88
  407500:	stp	x19, x20, [sp, #16]
  407504:	mov	x19, x1
  407508:	sub	w3, w3, #0x58
  40750c:	mov	w1, #0x13                  	// #19
  407510:	stp	x21, x22, [sp, #32]
  407514:	mov	x21, x0
  407518:	add	x0, sp, #0x38
  40751c:	bl	412fb4 <ferror@plt+0x10514>
  407520:	ldr	x0, [sp, #136]
  407524:	cbz	x0, 407530 <ferror@plt+0x4a90>
  407528:	ldrb	w0, [x0, #4]
  40752c:	str	w0, [x19, #8]
  407530:	ldrh	w0, [x19, #22]
  407534:	cmp	w0, #0xa
  407538:	b.ne	4076dc <ferror@plt+0x4c3c>  // b.any
  40753c:	ldr	x0, [sp, #144]
  407540:	cbz	x0, 4076dc <ferror@plt+0x4c3c>
  407544:	ldrb	w22, [x0, #4]
  407548:	cmp	w22, #0x0
  40754c:	adrp	x20, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  407550:	add	x20, x20, #0xe08
  407554:	mov	x0, x19
  407558:	cset	w1, ne  // ne = any
  40755c:	bl	40749c <ferror@plt+0x49fc>
  407560:	ldr	w0, [x20, #2312]
  407564:	cbz	w0, 4075b8 <ferror@plt+0x4b18>
  407568:	mov	x2, #0x3a8                 	// #936
  40756c:	mov	w1, #0x0                   	// #0
  407570:	add	x0, sp, #0xd8
  407574:	bl	402600 <memset@plt>
  407578:	ldrb	w1, [x21, #19]
  40757c:	ldrb	w2, [x21, #18]
  407580:	ldr	w0, [x21, #68]
  407584:	str	w2, [sp, #832]
  407588:	str	w0, [sp, #836]
  40758c:	str	w1, [sp, #1020]
  407590:	ldr	w1, [x19, #8]
  407594:	cmp	w1, #0x84
  407598:	b.ne	4076e4 <ferror@plt+0x4c44>  // b.any
  40759c:	cbz	w2, 4075b8 <ferror@plt+0x4b18>
  4075a0:	bl	404644 <ferror@plt+0x1ba4>
  4075a4:	mov	x1, x0
  4075a8:	ldr	w2, [sp, #1020]
  4075ac:	adrp	x0, 414000 <ferror@plt+0x11560>
  4075b0:	add	x0, x0, #0x638
  4075b4:	bl	404730 <ferror@plt+0x1c90>
  4075b8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4075bc:	ldr	w0, [x0, #1664]
  4075c0:	cbz	w0, 407624 <ferror@plt+0x4b84>
  4075c4:	mov	x0, x19
  4075c8:	bl	4048c0 <ferror@plt+0x1e20>
  4075cc:	ldrh	w0, [x19, #22]
  4075d0:	cmp	w0, #0xa
  4075d4:	b.ne	4075f0 <ferror@plt+0x4b50>  // b.any
  4075d8:	ldr	x0, [sp, #144]
  4075dc:	cbz	x0, 4075f0 <ferror@plt+0x4b50>
  4075e0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4075e4:	mov	w1, w22
  4075e8:	add	x0, x0, #0x64e
  4075ec:	bl	404730 <ferror@plt+0x1c90>
  4075f0:	ldr	x0, [sp, #120]
  4075f4:	cbz	x0, 407624 <ferror@plt+0x4b84>
  4075f8:	ldrb	w2, [x0, #4]
  4075fc:	mov	w1, #0x3c                  	// #60
  407600:	mov	w0, #0x2d                  	// #45
  407604:	tst	x2, #0x1
  407608:	csel	w1, w0, w1, ne  // ne = any
  40760c:	tst	x2, #0x2
  407610:	mov	w2, #0x3e                  	// #62
  407614:	csel	w2, w0, w2, ne  // ne = any
  407618:	adrp	x0, 414000 <ferror@plt+0x11560>
  40761c:	add	x0, x0, #0x659
  407620:	bl	404730 <ferror@plt+0x1c90>
  407624:	ldr	w0, [x20, #2372]
  407628:	cbz	w0, 407674 <ferror@plt+0x4bd4>
  40762c:	ldr	x0, [sp, #96]
  407630:	cbz	x0, 407644 <ferror@plt+0x4ba4>
  407634:	ldrb	w1, [x0, #4]
  407638:	adrp	x0, 414000 <ferror@plt+0x11560>
  40763c:	add	x0, x0, #0x660
  407640:	bl	404730 <ferror@plt+0x1c90>
  407644:	ldr	x0, [sp, #104]
  407648:	cbz	x0, 40765c <ferror@plt+0x4bbc>
  40764c:	ldrb	w1, [x0, #4]
  407650:	adrp	x0, 414000 <ferror@plt+0x11560>
  407654:	add	x0, x0, #0x669
  407658:	bl	404730 <ferror@plt+0x1c90>
  40765c:	ldr	x0, [sp, #192]
  407660:	cbz	x0, 407674 <ferror@plt+0x4bd4>
  407664:	ldr	w1, [x0, #4]
  407668:	adrp	x0, 414000 <ferror@plt+0x11560>
  40766c:	add	x0, x0, #0x675
  407670:	bl	404730 <ferror@plt+0x1c90>
  407674:	ldr	w0, [x20, #2364]
  407678:	cbnz	w0, 407690 <ferror@plt+0x4bf0>
  40767c:	ldr	w0, [x20, #2368]
  407680:	cbz	w0, 4076bc <ferror@plt+0x4c1c>
  407684:	ldr	w0, [x19, #8]
  407688:	cmp	w0, #0x11
  40768c:	b.eq	4076bc <ferror@plt+0x4c1c>  // b.none
  407690:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  407694:	ldr	w0, [x0, #1668]
  407698:	cbnz	w0, 4076a8 <ferror@plt+0x4c08>
  40769c:	adrp	x0, 414000 <ferror@plt+0x11560>
  4076a0:	add	x0, x0, #0x683
  4076a4:	bl	404730 <ferror@plt+0x1c90>
  4076a8:	ldr	w0, [x19, #8]
  4076ac:	cmp	w0, #0x84
  4076b0:	b.ne	4076f0 <ferror@plt+0x4c50>  // b.any
  4076b4:	add	x0, sp, #0x38
  4076b8:	bl	4062cc <ferror@plt+0x382c>
  4076bc:	ldr	w0, [x19, #564]
  4076c0:	str	w0, [x20, #260]
  4076c4:	mov	w0, #0x0                   	// #0
  4076c8:	ldp	x29, x30, [sp]
  4076cc:	ldp	x19, x20, [sp, #16]
  4076d0:	ldp	x21, x22, [sp, #32]
  4076d4:	add	sp, sp, #0x480
  4076d8:	ret
  4076dc:	mov	w22, #0x0                   	// #0
  4076e0:	b	407548 <ferror@plt+0x4aa8>
  4076e4:	add	x0, sp, #0xd8
  4076e8:	bl	4061fc <ferror@plt+0x375c>
  4076ec:	b	4075b8 <ferror@plt+0x4b18>
  4076f0:	ldrb	w0, [x21, #17]
  4076f4:	add	x1, sp, #0x38
  4076f8:	bl	4065dc <ferror@plt+0x3b3c>
  4076fc:	b	4076bc <ferror@plt+0x4c1c>
  407700:	stp	x29, x30, [sp, #-80]!
  407704:	mov	x29, sp
  407708:	stp	x19, x20, [sp, #16]
  40770c:	mov	x19, x0
  407710:	str	x21, [sp, #32]
  407714:	stp	xzr, xzr, [sp, #48]
  407718:	str	xzr, [sp, #64]
  40771c:	str	wzr, [sp, #72]
  407720:	strh	wzr, [sp, #76]
  407724:	bl	40545c <ferror@plt+0x29bc>
  407728:	ldr	x20, [x19, #592]
  40772c:	cbnz	x20, 407738 <ferror@plt+0x4c98>
  407730:	adrp	x20, 413000 <ferror@plt+0x10560>
  407734:	add	x20, x20, #0xe83
  407738:	ldr	w0, [x19, #544]
  40773c:	add	x1, sp, #0x30
  407740:	adrp	x21, 416000 <ferror@plt+0x13560>
  407744:	add	x21, x21, #0xf40
  407748:	bl	40d2f0 <ferror@plt+0xa850>
  40774c:	mov	x2, x0
  407750:	mov	x1, x21
  407754:	mov	x0, x20
  407758:	mov	x3, #0x0                   	// #0
  40775c:	bl	405024 <ferror@plt+0x2584>
  407760:	ldr	x20, [x19, #600]
  407764:	cbnz	x20, 407770 <ferror@plt+0x4cd0>
  407768:	adrp	x20, 413000 <ferror@plt+0x10560>
  40776c:	add	x20, x20, #0xe83
  407770:	ldr	w0, [x19, #548]
  407774:	add	x1, sp, #0x30
  407778:	bl	40d2f0 <ferror@plt+0xa850>
  40777c:	mov	x2, x0
  407780:	mov	x1, x21
  407784:	mov	x3, #0x0                   	// #0
  407788:	mov	x0, x20
  40778c:	bl	405024 <ferror@plt+0x2584>
  407790:	add	x0, x19, #0x234
  407794:	bl	407430 <ferror@plt+0x4990>
  407798:	ldp	x19, x20, [sp, #16]
  40779c:	ldr	x21, [sp, #32]
  4077a0:	ldp	x29, x30, [sp], #80
  4077a4:	ret
  4077a8:	sub	sp, sp, #0x3a0
  4077ac:	mov	x2, #0x268                 	// #616
  4077b0:	mov	w1, #0x0                   	// #0
  4077b4:	stp	x29, x30, [sp]
  4077b8:	mov	x29, sp
  4077bc:	str	x19, [sp, #16]
  4077c0:	mov	x19, x0
  4077c4:	add	x0, sp, #0x138
  4077c8:	stp	xzr, xzr, [sp, #32]
  4077cc:	stp	xzr, xzr, [sp, #48]
  4077d0:	str	xzr, [sp, #64]
  4077d4:	stp	xzr, xzr, [sp, #72]
  4077d8:	stp	xzr, xzr, [sp, #88]
  4077dc:	stp	xzr, xzr, [sp, #104]
  4077e0:	stp	xzr, xzr, [sp, #120]
  4077e4:	stp	xzr, xzr, [sp, #136]
  4077e8:	stp	xzr, xzr, [sp, #152]
  4077ec:	stp	xzr, xzr, [sp, #168]
  4077f0:	stp	xzr, xzr, [sp, #184]
  4077f4:	str	xzr, [sp, #200]
  4077f8:	stp	xzr, xzr, [sp, #208]
  4077fc:	stp	xzr, xzr, [sp, #224]
  407800:	stp	xzr, xzr, [sp, #240]
  407804:	stp	xzr, xzr, [sp, #256]
  407808:	stp	xzr, xzr, [sp, #272]
  40780c:	stp	xzr, xzr, [sp, #288]
  407810:	str	xzr, [sp, #304]
  407814:	bl	402600 <memset@plt>
  407818:	mov	x2, x19
  40781c:	add	x0, sp, #0x78
  407820:	mov	w1, #0xa                   	// #10
  407824:	ldr	w3, [x2], #16
  407828:	sub	w3, w3, #0x10
  40782c:	bl	412fb4 <ferror@plt+0x10514>
  407830:	ldr	x2, [sp, #136]
  407834:	cbz	x2, 4079c4 <ferror@plt+0x4f24>
  407838:	ldrh	w3, [x2], #4
  40783c:	mov	w1, #0xc                   	// #12
  407840:	add	x0, sp, #0xd0
  407844:	sub	w3, w3, #0x4
  407848:	bl	412fb4 <ferror@plt+0x10514>
  40784c:	ldr	x2, [sp, #248]
  407850:	mov	w1, #0x4                   	// #4
  407854:	add	x0, sp, #0x20
  407858:	ldrh	w3, [x2], #4
  40785c:	sub	w3, w3, #0x4
  407860:	bl	412fb4 <ferror@plt+0x10514>
  407864:	mov	w0, #0x1e                  	// #30
  407868:	strh	w0, [sp, #334]
  40786c:	ldr	x0, [sp, #256]
  407870:	ldr	w0, [x0, #4]
  407874:	str	w0, [sp, #320]
  407878:	ldr	x0, [sp, #280]
  40787c:	ldr	w0, [x0, #4]
  407880:	str	w0, [sp, #864]
  407884:	ldr	x0, [sp, #272]
  407888:	ldr	w0, [x0, #4]
  40788c:	str	w0, [sp, #880]
  407890:	ldr	x0, [sp, #264]
  407894:	ldr	w0, [x0, #4]
  407898:	str	w0, [sp, #876]
  40789c:	ldr	x0, [sp, #32]
  4078a0:	ldr	w0, [x0, #4]
  4078a4:	str	w0, [sp, #868]
  4078a8:	ldr	x0, [sp, #40]
  4078ac:	ldr	w0, [x0, #4]
  4078b0:	str	w0, [sp, #872]
  4078b4:	ldr	x0, [sp, #288]
  4078b8:	ldur	x0, [x0, #4]
  4078bc:	str	x0, [sp, #896]
  4078c0:	add	x0, sp, #0x138
  4078c4:	bl	40545c <ferror@plt+0x29bc>
  4078c8:	ldp	x0, x1, [sp, #216]
  4078cc:	bl	405390 <ferror@plt+0x28f0>
  4078d0:	ldr	x2, [sp, #232]
  4078d4:	cbz	x2, 4079d8 <ferror@plt+0x4f38>
  4078d8:	ldrh	w3, [x2], #4
  4078dc:	mov	w1, #0x5                   	// #5
  4078e0:	add	x0, sp, #0x48
  4078e4:	sub	w3, w3, #0x4
  4078e8:	bl	412fb4 <ferror@plt+0x10514>
  4078ec:	ldp	x0, x1, [sp, #88]
  4078f0:	bl	405390 <ferror@plt+0x28f0>
  4078f4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4078f8:	ldr	w0, [x0, #1664]
  4078fc:	cbz	w0, 407908 <ferror@plt+0x4e68>
  407900:	add	x0, sp, #0x138
  407904:	bl	4048c0 <ferror@plt+0x1e20>
  407908:	add	x0, sp, #0x36c
  40790c:	bl	407430 <ferror@plt+0x4990>
  407910:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  407914:	ldr	w0, [x0, #1880]
  407918:	cbz	w0, 4079c4 <ferror@plt+0x4f24>
  40791c:	ldr	w1, [sp, #320]
  407920:	adrp	x0, 415000 <ferror@plt+0x12560>
  407924:	add	x0, x0, #0x120
  407928:	add	x0, x0, #0x860
  40792c:	ldr	x1, [x0, x1, lsl #3]
  407930:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  407934:	ldr	w0, [x0, #1668]
  407938:	cbz	w0, 4079f8 <ferror@plt+0x4f58>
  40793c:	adrp	x0, 414000 <ferror@plt+0x11560>
  407940:	add	x0, x0, #0x68e
  407944:	bl	404730 <ferror@plt+0x1c90>
  407948:	ldr	x0, [sp, #48]
  40794c:	cbnz	x0, 407a04 <ferror@plt+0x4f64>
  407950:	ldr	x2, [sp, #56]
  407954:	adrp	x0, 413000 <ferror@plt+0x10560>
  407958:	adrp	x1, 414000 <ferror@plt+0x11560>
  40795c:	add	x0, x0, #0xdeb
  407960:	add	x1, x1, #0x686
  407964:	cmp	x2, #0x0
  407968:	csel	x1, x1, x0, ne  // ne = any
  40796c:	adrp	x0, 414000 <ferror@plt+0x11560>
  407970:	add	x0, x0, #0x697
  407974:	bl	404730 <ferror@plt+0x1c90>
  407978:	ldr	x0, [sp, #64]
  40797c:	ldr	w1, [x0, #4]
  407980:	adrp	x0, 414000 <ferror@plt+0x11560>
  407984:	add	x0, x0, #0x6a1
  407988:	bl	404730 <ferror@plt+0x1c90>
  40798c:	ldr	x0, [sp, #240]
  407990:	cbz	x0, 4079a0 <ferror@plt+0x4f00>
  407994:	adrp	x0, 414000 <ferror@plt+0x11560>
  407998:	add	x0, x0, #0x6ab
  40799c:	bl	404730 <ferror@plt+0x1c90>
  4079a0:	ldr	x0, [sp, #80]
  4079a4:	cbz	x0, 4079c4 <ferror@plt+0x4f24>
  4079a8:	ldr	x0, [sp, #112]
  4079ac:	ldr	w2, [x0, #4]
  4079b0:	ldr	x0, [sp, #104]
  4079b4:	ldr	w1, [x0, #4]
  4079b8:	adrp	x0, 414000 <ferror@plt+0x11560>
  4079bc:	add	x0, x0, #0x6b1
  4079c0:	bl	404730 <ferror@plt+0x1c90>
  4079c4:	mov	w0, #0x0                   	// #0
  4079c8:	ldp	x29, x30, [sp]
  4079cc:	ldr	x19, [sp, #16]
  4079d0:	add	sp, sp, #0x3a0
  4079d4:	ret
  4079d8:	adrp	x2, 414000 <ferror@plt+0x11560>
  4079dc:	add	x2, x2, #0x685
  4079e0:	mov	x0, x2
  4079e4:	mov	x3, #0x0                   	// #0
  4079e8:	adrp	x1, 414000 <ferror@plt+0x11560>
  4079ec:	add	x1, x1, #0x68b
  4079f0:	bl	405024 <ferror@plt+0x2584>
  4079f4:	b	4078f4 <ferror@plt+0x4e54>
  4079f8:	adrp	x0, 414000 <ferror@plt+0x11560>
  4079fc:	add	x0, x0, #0x68d
  407a00:	b	407944 <ferror@plt+0x4ea4>
  407a04:	adrp	x1, 414000 <ferror@plt+0x11560>
  407a08:	add	x1, x1, #0x97c
  407a0c:	b	40796c <ferror@plt+0x4ecc>
  407a10:	sub	sp, sp, #0x790
  407a14:	mov	x2, #0x750                 	// #1872
  407a18:	mov	w1, #0x0                   	// #0
  407a1c:	stp	x29, x30, [sp]
  407a20:	mov	x29, sp
  407a24:	stp	x19, x20, [sp, #16]
  407a28:	add	x19, sp, #0x40
  407a2c:	mov	x20, x0
  407a30:	mov	x0, x19
  407a34:	stp	x21, x22, [sp, #32]
  407a38:	stp	x23, x24, [sp, #48]
  407a3c:	bl	402600 <memset@plt>
  407a40:	adrp	x0, 413000 <ferror@plt+0x10560>
  407a44:	mov	x1, #0x2                   	// #2
  407a48:	add	x0, x0, #0xf10
  407a4c:	movk	x1, #0x1, lsl #32
  407a50:	stp	x0, x1, [sp, #64]
  407a54:	mov	x0, #0x3                   	// #3
  407a58:	movk	x0, #0x5, lsl #32
  407a5c:	stur	x0, [sp, #84]
  407a60:	mov	x0, #0x4                   	// #4
  407a64:	str	x1, [sp, #144]
  407a68:	movk	x0, #0x6, lsl #32
  407a6c:	stur	x0, [sp, #92]
  407a70:	mov	x0, #0x9                   	// #9
  407a74:	adrp	x1, 413000 <ferror@plt+0x10560>
  407a78:	movk	x0, #0xa, lsl #32
  407a7c:	stur	x0, [sp, #108]
  407a80:	adrp	x0, 414000 <ferror@plt+0x11560>
  407a84:	add	x0, x0, #0x6bf
  407a88:	add	x1, x1, #0xd61
  407a8c:	str	x0, [sp, #136]
  407a90:	mov	w0, #0xa                   	// #10
  407a94:	str	w0, [sp, #156]
  407a98:	adrp	x0, 414000 <ferror@plt+0x11560>
  407a9c:	add	x0, x0, #0xd88
  407aa0:	str	x1, [sp, #424]
  407aa4:	mov	x1, #0xa                   	// #10
  407aa8:	movk	x1, #0xf, lsl #32
  407aac:	str	x0, [sp, #208]
  407ab0:	mov	x0, #0x2                   	// #2
  407ab4:	mov	x2, #0x3                   	// #3
  407ab8:	movk	x0, #0xf, lsl #32
  407abc:	str	x1, [sp, #432]
  407ac0:	adrp	x1, 414000 <ferror@plt+0x11560>
  407ac4:	add	x1, x1, #0xd5c
  407ac8:	movk	x2, #0xf, lsl #32
  407acc:	str	x0, [sp, #216]
  407ad0:	adrp	x0, 413000 <ferror@plt+0x10560>
  407ad4:	add	x0, x0, #0xebb
  407ad8:	str	x1, [sp, #496]
  407adc:	adrp	x1, 414000 <ferror@plt+0x11560>
  407ae0:	add	x1, x1, #0xa28
  407ae4:	mov	x6, #0x5                   	// #5
  407ae8:	str	x2, [sp, #160]
  407aec:	movk	x6, #0xf, lsl #32
  407af0:	str	x0, [sp, #280]
  407af4:	mov	x0, #0x1                   	// #1
  407af8:	str	x2, [sp, #504]
  407afc:	adrp	x2, 414000 <ferror@plt+0x11560>
  407b00:	add	x2, x2, #0x6c4
  407b04:	str	x1, [sp, #568]
  407b08:	mov	x1, #0x5                   	// #5
  407b0c:	movk	x0, #0xf, lsl #32
  407b10:	movk	x1, #0x4, lsl #32
  407b14:	str	x2, [sp, #640]
  407b18:	adrp	x2, 413000 <ferror@plt+0x10560>
  407b1c:	add	x2, x2, #0xe85
  407b20:	mov	x5, #0x8                   	// #8
  407b24:	mov	x4, #0xb                   	// #11
  407b28:	mov	x3, #0xe                   	// #14
  407b2c:	str	x0, [sp, #288]
  407b30:	adrp	x0, 414000 <ferror@plt+0x11560>
  407b34:	add	x0, x0, #0xdb4
  407b38:	str	x1, [sp, #576]
  407b3c:	mov	x1, #0x6                   	// #6
  407b40:	str	x6, [sp, #648]
  407b44:	movk	x1, #0xf, lsl #32
  407b48:	str	x2, [sp, #712]
  407b4c:	adrp	x2, 414000 <ferror@plt+0x11560>
  407b50:	add	x2, x2, #0x6d0
  407b54:	str	x6, [sp, #720]
  407b58:	mov	x6, #0x4                   	// #4
  407b5c:	movk	x5, #0x7, lsl #32
  407b60:	movk	x4, #0xc, lsl #32
  407b64:	movk	x3, #0xf, lsl #32
  407b68:	movk	x6, #0xf, lsl #32
  407b6c:	stur	x5, [sp, #100]
  407b70:	stur	x4, [sp, #116]
  407b74:	stur	x3, [sp, #124]
  407b78:	str	x0, [sp, #352]
  407b7c:	mov	w0, #0xf                   	// #15
  407b80:	str	w0, [sp, #364]
  407b84:	str	x1, [sp, #584]
  407b88:	str	x2, [sp, #784]
  407b8c:	adrp	x2, 413000 <ferror@plt+0x10560>
  407b90:	add	x2, x2, #0xe8b
  407b94:	str	x6, [sp, #792]
  407b98:	str	x2, [sp, #856]
  407b9c:	adrp	x2, 414000 <ferror@plt+0x11560>
  407ba0:	str	x6, [sp, #864]
  407ba4:	add	x2, x2, #0x6db
  407ba8:	str	x1, [sp, #936]
  407bac:	str	x1, [sp, #1008]
  407bb0:	adrp	x1, 414000 <ferror@plt+0x11560>
  407bb4:	add	x1, x1, #0xd44
  407bb8:	str	x1, [sp, #1072]
  407bbc:	adrp	x1, 414000 <ferror@plt+0x11560>
  407bc0:	add	x1, x1, #0x6ea
  407bc4:	str	x1, [sp, #1144]
  407bc8:	adrp	x1, 413000 <ferror@plt+0x10560>
  407bcc:	add	x1, x1, #0xea9
  407bd0:	str	x1, [sp, #1216]
  407bd4:	adrp	x1, 414000 <ferror@plt+0x11560>
  407bd8:	add	x1, x1, #0x6f5
  407bdc:	str	x1, [sp, #1288]
  407be0:	adrp	x1, 413000 <ferror@plt+0x10560>
  407be4:	add	x1, x1, #0xe9f
  407be8:	str	w0, [sp, #1088]
  407bec:	str	x1, [sp, #1360]
  407bf0:	adrp	x1, 414000 <ferror@plt+0x11560>
  407bf4:	add	x1, x1, #0x979
  407bf8:	str	w0, [sp, #1520]
  407bfc:	adrp	x0, 414000 <ferror@plt+0x11560>
  407c00:	add	x0, x0, #0x708
  407c04:	str	x2, [sp, #928]
  407c08:	adrp	x2, 413000 <ferror@plt+0x10560>
  407c0c:	add	x2, x2, #0xeaf
  407c10:	str	x1, [sp, #1432]
  407c14:	mov	x1, #0x9                   	// #9
  407c18:	str	x0, [sp, #1576]
  407c1c:	adrp	x0, 413000 <ferror@plt+0x10560>
  407c20:	add	x0, x0, #0xe91
  407c24:	movk	x1, #0xf, lsl #32
  407c28:	str	x2, [sp, #1000]
  407c2c:	mov	x2, #0x8                   	// #8
  407c30:	str	x0, [sp, #1648]
  407c34:	adrp	x0, 414000 <ferror@plt+0x11560>
  407c38:	add	x0, x0, #0x715
  407c3c:	movk	x2, #0xf, lsl #32
  407c40:	str	x1, [sp, #1440]
  407c44:	adrp	x1, 414000 <ferror@plt+0x11560>
  407c48:	add	x1, x1, #0x702
  407c4c:	str	x0, [sp, #1720]
  407c50:	adrp	x0, 413000 <ferror@plt+0x10560>
  407c54:	add	x0, x0, #0xec4
  407c58:	str	x2, [sp, #1152]
  407c5c:	str	x2, [sp, #1224]
  407c60:	mov	x2, #0x7                   	// #7
  407c64:	str	x1, [sp, #1504]
  407c68:	mov	x1, #0xb                   	// #11
  407c6c:	str	x0, [sp, #1792]
  407c70:	adrp	x0, 413000 <ferror@plt+0x10560>
  407c74:	add	x0, x0, #0xec0
  407c78:	movk	x1, #0xf, lsl #32
  407c7c:	movk	x2, #0xf, lsl #32
  407c80:	str	x5, [sp, #1080]
  407c84:	str	x2, [sp, #1296]
  407c88:	str	x2, [sp, #1368]
  407c8c:	str	x4, [sp, #1512]
  407c90:	str	x1, [sp, #1584]
  407c94:	str	x1, [sp, #1656]
  407c98:	add	x1, x1, #0x1
  407c9c:	str	x1, [sp, #1728]
  407ca0:	str	x1, [sp, #1800]
  407ca4:	str	x0, [sp, #1864]
  407ca8:	ldrb	w0, [x20]
  407cac:	str	x3, [sp, #1872]
  407cb0:	cmp	w0, #0x21
  407cb4:	b.ne	407d04 <ferror@plt+0x5264>  // b.any
  407cb8:	add	x20, x20, #0x1
  407cbc:	mov	w23, #0x0                   	// #0
  407cc0:	mov	x22, #0x0                   	// #0
  407cc4:	mov	x24, #0x48                  	// #72
  407cc8:	mul	x21, x22, x24
  407ccc:	mov	x0, x20
  407cd0:	ldr	x1, [x19, x21]
  407cd4:	bl	402770 <strcmp@plt>
  407cd8:	cbz	w0, 407d0c <ferror@plt+0x526c>
  407cdc:	add	x22, x22, #0x1
  407ce0:	cmp	x22, #0x1a
  407ce4:	b.ne	407cc8 <ferror@plt+0x5228>  // b.any
  407ce8:	mov	w0, #0xffffffff            	// #-1
  407cec:	ldp	x29, x30, [sp]
  407cf0:	ldp	x19, x20, [sp, #16]
  407cf4:	ldp	x21, x22, [sp, #32]
  407cf8:	ldp	x23, x24, [sp, #48]
  407cfc:	add	sp, sp, #0x790
  407d00:	ret
  407d04:	mov	w23, #0x1                   	// #1
  407d08:	b	407cc0 <ferror@plt+0x5220>
  407d0c:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  407d10:	adrp	x5, 42c000 <memcpy@GLIBC_2.17>
  407d14:	add	x2, x2, #0xe08
  407d18:	add	x5, x5, #0x3b0
  407d1c:	add	x21, x21, #0x8
  407d20:	adrp	x4, 415000 <ferror@plt+0x12560>
  407d24:	add	x4, x4, #0x120
  407d28:	add	x19, x19, x21
  407d2c:	ldr	w3, [x2, #2320]
  407d30:	add	x4, x4, #0x890
  407d34:	ldr	w6, [x2, #2324]
  407d38:	mov	w8, #0x0                   	// #0
  407d3c:	ldr	w7, [x5, #408]
  407d40:	mov	w9, #0x0                   	// #0
  407d44:	mov	w10, #0x1                   	// #1
  407d48:	mov	x11, #0x28                  	// #40
  407d4c:	ldr	w1, [x19]
  407d50:	cmp	w1, #0xf
  407d54:	b.ne	407d70 <ferror@plt+0x52d0>  // b.any
  407d58:	cbz	w9, 407d60 <ferror@plt+0x52c0>
  407d5c:	str	w6, [x2, #2324]
  407d60:	cbz	w8, 407cec <ferror@plt+0x524c>
  407d64:	str	w7, [x5, #408]
  407d68:	str	w3, [x2, #2320]
  407d6c:	b	407cec <ferror@plt+0x524c>
  407d70:	lsl	w7, w10, w1
  407d74:	cbz	w23, 407da0 <ferror@plt+0x5300>
  407d78:	sxtw	x1, w1
  407d7c:	orr	w3, w3, w7
  407d80:	mov	w9, w23
  407d84:	madd	x1, x1, x11, x4
  407d88:	ldr	w1, [x1, #4]
  407d8c:	orr	w6, w6, w1
  407d90:	add	x19, x19, #0x4
  407d94:	mov	w7, #0x0                   	// #0
  407d98:	mov	w8, #0x1                   	// #1
  407d9c:	b	407d4c <ferror@plt+0x52ac>
  407da0:	bic	w3, w3, w7
  407da4:	b	407d90 <ferror@plt+0x52f0>
  407da8:	sub	sp, sp, #0x8f0
  407dac:	adrp	x0, 413000 <ferror@plt+0x10560>
  407db0:	add	x0, x0, #0xce6
  407db4:	stp	x29, x30, [sp]
  407db8:	mov	x29, sp
  407dbc:	stp	x19, x20, [sp, #16]
  407dc0:	stp	x21, x22, [sp, #32]
  407dc4:	stp	x23, x24, [sp, #48]
  407dc8:	stp	x25, x26, [sp, #64]
  407dcc:	stp	x27, x28, [sp, #80]
  407dd0:	bl	402a20 <getenv@plt>
  407dd4:	cbnz	x0, 407e94 <ferror@plt+0x53f4>
  407dd8:	adrp	x19, 414000 <ferror@plt+0x11560>
  407ddc:	add	x19, x19, #0x721
  407de0:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  407de4:	add	x22, x22, #0xe08
  407de8:	ldr	w0, [x22, #2388]
  407dec:	cbnz	w0, 407e74 <ferror@plt+0x53d4>
  407df0:	mov	w0, #0x1                   	// #1
  407df4:	mov	x1, x19
  407df8:	mov	x2, #0x400                 	// #1024
  407dfc:	str	w0, [x22, #2388]
  407e00:	add	x0, sp, #0xf0
  407e04:	bl	40d544 <ferror@plt+0xaaa4>
  407e08:	ldrb	w0, [sp, #240]
  407e0c:	cbz	w0, 407e28 <ferror@plt+0x5388>
  407e10:	add	x0, sp, #0xf0
  407e14:	bl	4023a0 <strlen@plt>
  407e18:	add	x1, sp, #0xef
  407e1c:	ldrb	w0, [x1, x0]
  407e20:	cmp	w0, #0x2f
  407e24:	b.eq	407e38 <ferror@plt+0x5398>  // b.none
  407e28:	adrp	x1, 414000 <ferror@plt+0x11560>
  407e2c:	add	x0, sp, #0xf0
  407e30:	add	x1, x1, #0x726
  407e34:	bl	4025e0 <strcat@plt>
  407e38:	add	x0, sp, #0xf0
  407e3c:	bl	4023a0 <strlen@plt>
  407e40:	str	x0, [sp, #104]
  407e44:	add	x0, sp, #0xf0
  407e48:	bl	4024c0 <opendir@plt>
  407e4c:	mov	x21, x0
  407e50:	cbz	x0, 407e74 <ferror@plt+0x53d4>
  407e54:	adrp	x0, 413000 <ferror@plt+0x10560>
  407e58:	add	x0, x0, #0xd2d
  407e5c:	str	x0, [sp, #128]
  407e60:	mov	x0, x21
  407e64:	bl	402810 <readdir64@plt>
  407e68:	cbnz	x0, 407e9c <ferror@plt+0x53fc>
  407e6c:	mov	x0, x21
  407e70:	bl	402690 <closedir@plt>
  407e74:	ldp	x29, x30, [sp]
  407e78:	ldp	x19, x20, [sp, #16]
  407e7c:	ldp	x21, x22, [sp, #32]
  407e80:	ldp	x23, x24, [sp, #48]
  407e84:	ldp	x25, x26, [sp, #64]
  407e88:	ldp	x27, x28, [sp, #80]
  407e8c:	add	sp, sp, #0x8f0
  407e90:	ret
  407e94:	mov	x19, x0
  407e98:	b	407de0 <ferror@plt+0x5340>
  407e9c:	adrp	x27, 414000 <ferror@plt+0x11560>
  407ea0:	add	x27, x27, #0x728
  407ea4:	add	x3, sp, #0x93
  407ea8:	add	x2, sp, #0x94
  407eac:	mov	x1, x27
  407eb0:	add	x0, x0, #0x13
  407eb4:	bl	402990 <__isoc99_sscanf@plt>
  407eb8:	cmp	w0, #0x1
  407ebc:	b.ne	407e60 <ferror@plt+0x53c0>  // b.any
  407ec0:	adrp	x28, 414000 <ferror@plt+0x11560>
  407ec4:	add	x28, x28, #0x72d
  407ec8:	mov	x0, x28
  407ecc:	bl	402680 <strdup@plt>
  407ed0:	mov	x24, x0
  407ed4:	ldr	w3, [sp, #148]
  407ed8:	ldr	x0, [sp, #104]
  407edc:	mov	x20, #0x400                 	// #1024
  407ee0:	ldr	x4, [sp, #104]
  407ee4:	sub	x1, x20, x0
  407ee8:	adrp	x2, 414000 <ferror@plt+0x11560>
  407eec:	add	x2, x2, #0x739
  407ef0:	add	x0, sp, #0xf0
  407ef4:	add	x0, x0, x4
  407ef8:	bl	402510 <snprintf@plt>
  407efc:	add	x0, sp, #0xf0
  407f00:	bl	4023a0 <strlen@plt>
  407f04:	str	x0, [sp, #112]
  407f08:	add	x0, sp, #0xf0
  407f0c:	bl	4024c0 <opendir@plt>
  407f10:	mov	x23, x0
  407f14:	cbnz	x0, 407f24 <ferror@plt+0x5484>
  407f18:	mov	x0, x24
  407f1c:	bl	4027f0 <free@plt>
  407f20:	b	407e60 <ferror@plt+0x53c0>
  407f24:	ldr	x0, [sp, #112]
  407f28:	strb	wzr, [sp, #160]
  407f2c:	sub	x0, x20, x0
  407f30:	str	x0, [sp, #120]
  407f34:	mov	x0, x23
  407f38:	bl	402810 <readdir64@plt>
  407f3c:	cbnz	x0, 407f54 <ferror@plt+0x54b4>
  407f40:	mov	x0, x24
  407f44:	bl	4027f0 <free@plt>
  407f48:	mov	x0, x23
  407f4c:	bl	402690 <closedir@plt>
  407f50:	b	407e60 <ferror@plt+0x53c0>
  407f54:	add	x20, x0, #0x13
  407f58:	add	x3, sp, #0x93
  407f5c:	add	x2, sp, #0x9c
  407f60:	mov	x1, x27
  407f64:	mov	x0, x20
  407f68:	bl	402990 <__isoc99_sscanf@plt>
  407f6c:	cmp	w0, #0x1
  407f70:	b.ne	407f34 <ferror@plt+0x5494>  // b.any
  407f74:	ldp	x4, x1, [sp, #112]
  407f78:	add	x0, sp, #0xf0
  407f7c:	ldr	w3, [sp, #156]
  407f80:	add	x25, sp, #0xb0
  407f84:	ldr	x2, [sp, #128]
  407f88:	add	x0, x0, x4
  407f8c:	bl	402510 <snprintf@plt>
  407f90:	mov	x1, x25
  407f94:	add	x0, sp, #0xf0
  407f98:	mov	x2, #0x3f                  	// #63
  407f9c:	bl	402470 <readlink@plt>
  407fa0:	cmn	x0, #0x1
  407fa4:	b.eq	407f34 <ferror@plt+0x5494>  // b.none
  407fa8:	adrp	x1, 414000 <ferror@plt+0x11560>
  407fac:	mov	x2, #0x8                   	// #8
  407fb0:	add	x1, x1, #0x740
  407fb4:	strb	wzr, [x25, x0]
  407fb8:	mov	x0, x25
  407fbc:	bl	4025c0 <strncmp@plt>
  407fc0:	cbnz	w0, 407f34 <ferror@plt+0x5494>
  407fc4:	add	x2, sp, #0x98
  407fc8:	mov	x0, x25
  407fcc:	adrp	x1, 414000 <ferror@plt+0x11560>
  407fd0:	add	x1, x1, #0x749
  407fd4:	bl	402990 <__isoc99_sscanf@plt>
  407fd8:	ldr	w4, [sp, #148]
  407fdc:	mov	x5, x20
  407fe0:	mov	x3, x19
  407fe4:	adrp	x2, 414000 <ferror@plt+0x11560>
  407fe8:	add	x2, x2, #0x755
  407fec:	mov	x1, #0x400                 	// #1024
  407ff0:	add	x0, sp, #0x4f0
  407ff4:	bl	402510 <snprintf@plt>
  407ff8:	mov	x0, x28
  407ffc:	bl	402680 <strdup@plt>
  408000:	mov	x20, x0
  408004:	ldrb	w0, [sp, #160]
  408008:	cbnz	w0, 408058 <ferror@plt+0x55b8>
  40800c:	ldr	w4, [sp, #148]
  408010:	mov	x3, x19
  408014:	adrp	x2, 414000 <ferror@plt+0x11560>
  408018:	add	x2, x2, #0x761
  40801c:	mov	x1, #0x400                 	// #1024
  408020:	add	x0, sp, #0x4f0
  408024:	bl	402510 <snprintf@plt>
  408028:	add	x0, sp, #0x4f0
  40802c:	adrp	x1, 416000 <ferror@plt+0x13560>
  408030:	add	x1, x1, #0xf67
  408034:	bl	4028d0 <fopen64@plt>
  408038:	mov	x25, x0
  40803c:	cbz	x0, 408058 <ferror@plt+0x55b8>
  408040:	add	x2, sp, #0xa0
  408044:	adrp	x1, 414000 <ferror@plt+0x11560>
  408048:	add	x1, x1, #0x76c
  40804c:	bl	4025b0 <__isoc99_fscanf@plt>
  408050:	mov	x0, x25
  408054:	bl	402550 <fclose@plt>
  408058:	ldp	w4, w26, [sp, #148]
  40805c:	mov	x0, #0x30                  	// #48
  408060:	ldr	w3, [sp, #156]
  408064:	stp	w3, w4, [sp, #136]
  408068:	bl	402580 <malloc@plt>
  40806c:	mov	x25, x0
  408070:	ldp	w3, w4, [sp, #136]
  408074:	cbnz	x0, 408090 <ferror@plt+0x55f0>
  408078:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40807c:	ldr	x1, [x0, #3544]
  408080:	adrp	x0, 414000 <ferror@plt+0x11560>
  408084:	add	x0, x0, #0x2e0
  408088:	bl	4023b0 <fputs@plt>
  40808c:	bl	4026f0 <abort@plt>
  408090:	stp	w26, w4, [x25, #8]
  408094:	add	x0, sp, #0xa0
  408098:	str	w3, [x25, #16]
  40809c:	bl	402680 <strdup@plt>
  4080a0:	str	x0, [x25, #24]
  4080a4:	mov	x0, x24
  4080a8:	bl	402680 <strdup@plt>
  4080ac:	str	x0, [x25, #32]
  4080b0:	mov	x0, x20
  4080b4:	bl	402680 <strdup@plt>
  4080b8:	str	x0, [x25, #40]
  4080bc:	lsr	w0, w26, #16
  4080c0:	eor	w2, w26, w26, lsr #8
  4080c4:	eor	w0, w0, w26, lsr #24
  4080c8:	eor	w0, w0, w2
  4080cc:	add	x2, x22, #0x108
  4080d0:	and	x0, x0, #0xff
  4080d4:	ldr	x3, [x2, x0, lsl #3]
  4080d8:	str	x3, [x25]
  4080dc:	str	x25, [x2, x0, lsl #3]
  4080e0:	mov	x0, x20
  4080e4:	bl	4027f0 <free@plt>
  4080e8:	b	407f34 <ferror@plt+0x5494>
  4080ec:	stp	x29, x30, [sp, #-32]!
  4080f0:	mov	x29, sp
  4080f4:	stp	x19, x20, [sp, #16]
  4080f8:	mov	x19, x1
  4080fc:	ldr	w1, [x0]
  408100:	cmp	w1, #0xb
  408104:	b.hi	408378 <ferror@plt+0x58d8>  // b.pmore
  408108:	mov	x20, x0
  40810c:	adrp	x0, 415000 <ferror@plt+0x12560>
  408110:	add	x0, x0, #0x64
  408114:	ldrh	w0, [x0, w1, uxtw #1]
  408118:	adr	x1, 408124 <ferror@plt+0x5684>
  40811c:	add	x0, x1, w0, sxth #2
  408120:	br	x0
  408124:	ldrh	w1, [x19, #22]
  408128:	cmp	w1, #0x1
  40812c:	b.ne	40817c <ferror@plt+0x56dc>  // b.any
  408130:	ldr	x19, [x19, #24]
  408134:	cbz	x19, 408194 <ferror@plt+0x56f4>
  408138:	ldrb	w0, [x19]
  40813c:	cmp	w0, #0x40
  408140:	b.ne	40816c <ferror@plt+0x56cc>  // b.any
  408144:	mov	x0, x19
  408148:	bl	4023a0 <strlen@plt>
  40814c:	cmp	x0, #0x6
  408150:	b.ne	40816c <ferror@plt+0x56cc>  // b.any
  408154:	add	x0, x19, #0x1
  408158:	adrp	x1, 414000 <ferror@plt+0x11560>
  40815c:	add	x1, x1, #0x778
  408160:	bl	402830 <strspn@plt>
  408164:	cmp	x0, #0x5
  408168:	b.eq	408194 <ferror@plt+0x56f4>  // b.none
  40816c:	mov	w0, #0x0                   	// #0
  408170:	ldp	x19, x20, [sp, #16]
  408174:	ldp	x29, x30, [sp], #32
  408178:	ret
  40817c:	ldr	w0, [x19, #544]
  408180:	cmp	w1, #0x11
  408184:	b.ne	40819c <ferror@plt+0x56fc>  // b.any
  408188:	cbnz	w0, 40816c <ferror@plt+0x56cc>
  40818c:	ldr	w0, [x19, #24]
  408190:	cbnz	w0, 40816c <ferror@plt+0x56cc>
  408194:	mov	w0, #0x1                   	// #1
  408198:	b	408170 <ferror@plt+0x56d0>
  40819c:	cmp	w1, #0x10
  4081a0:	b.ne	4081ac <ferror@plt+0x570c>  // b.any
  4081a4:	lsr	w0, w0, #31
  4081a8:	b	408170 <ferror@plt+0x56d0>
  4081ac:	cmp	w1, #0x28
  4081b0:	b.ne	4081c0 <ferror@plt+0x5720>  // b.any
  4081b4:	cmp	w0, #0x3ff
  4081b8:	cset	w0, gt
  4081bc:	b	408170 <ferror@plt+0x56d0>
  4081c0:	ldp	x19, x20, [sp, #16]
  4081c4:	ldp	x29, x30, [sp], #32
  4081c8:	b	403eb4 <ferror@plt+0x1414>
  4081cc:	ldr	x20, [x20, #16]
  4081d0:	ldrh	w0, [x20, #6]
  4081d4:	cmp	w0, #0x1
  4081d8:	b.ne	40820c <ferror@plt+0x576c>  // b.any
  4081dc:	ldr	x0, [x20, #8]
  4081e0:	cbz	x0, 408194 <ferror@plt+0x56f4>
  4081e4:	ldr	x3, [x19, #288]
  4081e8:	cmp	x3, #0x0
  4081ec:	adrp	x1, 414000 <ferror@plt+0x11560>
  4081f0:	add	x1, x1, #0x685
  4081f4:	csel	x1, x1, x3, eq  // eq = none
  4081f8:	mov	w2, #0x0                   	// #0
  4081fc:	bl	402870 <fnmatch@plt>
  408200:	cmp	w0, #0x0
  408204:	cset	w0, eq  // eq = none
  408208:	b	408170 <ferror@plt+0x56d0>
  40820c:	ldr	w0, [x20, #264]
  408210:	cmn	w0, #0x1
  408214:	b.eq	408224 <ferror@plt+0x5784>  // b.none
  408218:	ldr	w1, [x19, #548]
  40821c:	cmp	w0, w1
  408220:	b.ne	40816c <ferror@plt+0x56cc>  // b.any
  408224:	ldrsh	w0, [x20, #4]
  408228:	cbz	w0, 408194 <ferror@plt+0x56f4>
  40822c:	add	x19, x19, #0x118
  408230:	ldrsh	w2, [x20, #4]
  408234:	mov	x1, x20
  408238:	mov	x0, x19
  40823c:	bl	405968 <ferror@plt+0x2ec8>
  408240:	cbz	w0, 408194 <ferror@plt+0x56f4>
  408244:	ldr	x20, [x20, #280]
  408248:	cbnz	x20, 408230 <ferror@plt+0x5790>
  40824c:	b	40816c <ferror@plt+0x56cc>
  408250:	ldr	x20, [x20, #16]
  408254:	ldrh	w0, [x20, #6]
  408258:	cmp	w0, #0x1
  40825c:	b.ne	408270 <ferror@plt+0x57d0>  // b.any
  408260:	ldr	x0, [x20, #8]
  408264:	cbz	x0, 408194 <ferror@plt+0x56f4>
  408268:	ldr	x3, [x19, #24]
  40826c:	b	4081e8 <ferror@plt+0x5748>
  408270:	ldr	w0, [x20, #264]
  408274:	cmn	w0, #0x1
  408278:	b.eq	408288 <ferror@plt+0x57e8>  // b.none
  40827c:	ldr	w1, [x19, #544]
  408280:	cmp	w0, w1
  408284:	b.ne	40816c <ferror@plt+0x56cc>  // b.any
  408288:	ldrsh	w0, [x20, #4]
  40828c:	cbz	w0, 408194 <ferror@plt+0x56f4>
  408290:	add	x19, x19, #0x10
  408294:	ldrsh	w2, [x20, #4]
  408298:	mov	x1, x20
  40829c:	mov	x0, x19
  4082a0:	bl	405968 <ferror@plt+0x2ec8>
  4082a4:	cbz	w0, 408194 <ferror@plt+0x56f4>
  4082a8:	ldr	x20, [x20, #280]
  4082ac:	cbnz	x20, 408294 <ferror@plt+0x57f4>
  4082b0:	b	40816c <ferror@plt+0x56cc>
  4082b4:	ldr	w1, [x19, #548]
  4082b8:	ldr	x0, [x20, #16]
  4082bc:	ldr	w0, [x0, #264]
  4082c0:	cmp	w1, w0
  4082c4:	cset	w0, ge  // ge = tcont
  4082c8:	b	408170 <ferror@plt+0x56d0>
  4082cc:	ldr	w1, [x19, #548]
  4082d0:	ldr	x0, [x20, #16]
  4082d4:	ldr	w0, [x0, #264]
  4082d8:	cmp	w1, w0
  4082dc:	cset	w0, le
  4082e0:	b	408170 <ferror@plt+0x56d0>
  4082e4:	ldr	w1, [x19, #544]
  4082e8:	ldr	x0, [x20, #16]
  4082ec:	b	4082bc <ferror@plt+0x581c>
  4082f0:	ldr	w1, [x19, #544]
  4082f4:	ldr	x0, [x20, #16]
  4082f8:	b	4082d4 <ferror@plt+0x5834>
  4082fc:	ldr	x0, [x20, #16]
  408300:	ldr	w1, [x0, #268]
  408304:	ldr	w0, [x19, #576]
  408308:	cmp	w1, w0
  40830c:	b	408204 <ferror@plt+0x5764>
  408310:	ldr	x1, [x20, #16]
  408314:	ldr	w0, [x19, #608]
  408318:	ldr	w2, [x1, #276]
  40831c:	ldr	w1, [x1, #272]
  408320:	and	w0, w0, w2
  408324:	cmp	w0, w1
  408328:	b	408204 <ferror@plt+0x5764>
  40832c:	ldr	x0, [x20, #16]
  408330:	mov	x1, x19
  408334:	bl	4080ec <ferror@plt+0x564c>
  408338:	cbz	w0, 40816c <ferror@plt+0x56cc>
  40833c:	ldr	x0, [x20, #8]
  408340:	mov	x1, x19
  408344:	bl	4080ec <ferror@plt+0x564c>
  408348:	cmp	w0, #0x0
  40834c:	cset	w0, ne  // ne = any
  408350:	b	408170 <ferror@plt+0x56d0>
  408354:	ldr	x0, [x20, #16]
  408358:	mov	x1, x19
  40835c:	bl	4080ec <ferror@plt+0x564c>
  408360:	cbnz	w0, 408194 <ferror@plt+0x56f4>
  408364:	b	40833c <ferror@plt+0x589c>
  408368:	ldr	x0, [x20, #16]
  40836c:	mov	x1, x19
  408370:	bl	4080ec <ferror@plt+0x564c>
  408374:	b	408200 <ferror@plt+0x5760>
  408378:	bl	4026f0 <abort@plt>
  40837c:	sub	sp, sp, #0x2d0
  408380:	mov	x2, #0x268                 	// #616
  408384:	stp	x29, x30, [sp]
  408388:	mov	x29, sp
  40838c:	stp	x19, x20, [sp, #16]
  408390:	mov	x19, x1
  408394:	mov	x20, x0
  408398:	mov	w1, #0x0                   	// #0
  40839c:	add	x0, sp, #0x68
  4083a0:	bl	402600 <memset@plt>
  4083a4:	ldr	x0, [x19]
  4083a8:	ldrb	w1, [x20, #16]
  4083ac:	ldr	x0, [x0, #8]
  4083b0:	lsr	x0, x0, x1
  4083b4:	tbnz	w0, #0, 4083cc <ferror@plt+0x592c>
  4083b8:	mov	w0, #0x0                   	// #0
  4083bc:	ldp	x29, x30, [sp]
  4083c0:	ldp	x19, x20, [sp, #16]
  4083c4:	add	sp, sp, #0x2d0
  4083c8:	ret
  4083cc:	mov	x0, x20
  4083d0:	add	x1, sp, #0x68
  4083d4:	bl	404534 <ferror@plt+0x1a94>
  4083d8:	ldr	w0, [x19, #8]
  4083dc:	str	w0, [sp, #112]
  4083e0:	ldr	x0, [x19]
  4083e4:	ldr	x0, [x0, #16]
  4083e8:	cbnz	x0, 408410 <ferror@plt+0x5970>
  4083ec:	ldr	x0, [x19]
  4083f0:	ldrb	w0, [x0, #24]
  4083f4:	cbnz	w0, 408420 <ferror@plt+0x5980>
  4083f8:	add	x1, sp, #0x68
  4083fc:	mov	x0, x20
  408400:	bl	4074ec <ferror@plt+0x4a4c>
  408404:	cmp	w0, #0x0
  408408:	csel	w0, w0, wzr, le
  40840c:	b	4083bc <ferror@plt+0x591c>
  408410:	add	x1, sp, #0x68
  408414:	bl	4080ec <ferror@plt+0x564c>
  408418:	cbnz	w0, 4083ec <ferror@plt+0x594c>
  40841c:	b	4083b8 <ferror@plt+0x5918>
  408420:	ldr	x0, [x19, #16]
  408424:	mov	x1, #0x48                  	// #72
  408428:	movk	x1, #0x15, lsl #32
  40842c:	ldr	w2, [x19, #8]
  408430:	movk	x1, #0x5, lsl #48
  408434:	str	x1, [sp, #32]
  408438:	ldr	w1, [x0, #28]
  40843c:	cmp	w2, #0xff
  408440:	stp	xzr, xzr, [sp, #40]
  408444:	add	w1, w1, #0x1
  408448:	str	w1, [x0, #28]
  40844c:	str	w1, [sp, #40]
  408450:	ldrb	w1, [x20, #16]
  408454:	strb	w1, [sp, #48]
  408458:	add	x1, x20, #0x14
  40845c:	strb	w2, [sp, #49]
  408460:	ldp	x4, x5, [x1]
  408464:	stp	x4, x5, [sp, #56]
  408468:	ldp	x4, x5, [x1, #16]
  40846c:	stp	x4, x5, [sp, #72]
  408470:	ldp	x4, x5, [x1, #32]
  408474:	stp	x4, x5, [sp, #88]
  408478:	b.ne	408484 <ferror@plt+0x59e4>  // b.any
  40847c:	ldrh	w1, [sp, #118]
  408480:	strb	w1, [sp, #51]
  408484:	add	x1, sp, #0x20
  408488:	mov	x2, #0x0                   	// #0
  40848c:	bl	41253c <ferror@plt+0xfa9c>
  408490:	cbz	w0, 4083f8 <ferror@plt+0x5958>
  408494:	bl	402a10 <__errno_location@plt>
  408498:	ldr	w0, [x0]
  40849c:	cmp	w0, #0x5f
  4084a0:	ccmp	w0, #0x2, #0x4, ne  // ne = any
  4084a4:	b.eq	4083b8 <ferror@plt+0x5918>  // b.none
  4084a8:	adrp	x0, 414000 <ferror@plt+0x11560>
  4084ac:	add	x0, x0, #0x789
  4084b0:	bl	4023e0 <perror@plt>
  4084b4:	mov	w0, #0xffffffff            	// #-1
  4084b8:	b	4083bc <ferror@plt+0x591c>
  4084bc:	sub	sp, sp, #0x3c0
  4084c0:	stp	x29, x30, [sp, #16]
  4084c4:	add	x29, sp, #0x10
  4084c8:	stp	x19, x20, [sp, #32]
  4084cc:	mov	x19, x0
  4084d0:	mov	x20, x1
  4084d4:	add	x0, sp, #0x158
  4084d8:	mov	w1, #0x0                   	// #0
  4084dc:	str	x21, [sp, #48]
  4084e0:	mov	w21, w2
  4084e4:	mov	x2, #0x268                 	// #616
  4084e8:	bl	402600 <memset@plt>
  4084ec:	add	x3, sp, #0x50
  4084f0:	add	x2, sp, #0x48
  4084f4:	add	x1, sp, #0x40
  4084f8:	mov	x0, x19
  4084fc:	bl	403b48 <ferror@plt+0x10a8>
  408500:	cbnz	w0, 408608 <ferror@plt+0x5b68>
  408504:	mov	w19, w0
  408508:	ldr	x0, [sp, #80]
  40850c:	ldrb	w2, [x0, #1]
  408510:	sub	w0, w2, #0x30
  408514:	sub	w1, w2, #0x37
  408518:	cmp	w2, #0x41
  40851c:	csel	w1, w0, w1, cc  // cc = lo, ul, last
  408520:	ldr	w0, [x20, #4]
  408524:	asr	w0, w0, w1
  408528:	tbz	w0, #0, 4085e8 <ferror@plt+0x5b48>
  40852c:	ldp	x0, x1, [sp, #64]
  408530:	add	x3, sp, #0x158
  408534:	mov	w2, w21
  408538:	bl	4056d8 <ferror@plt+0x2c38>
  40853c:	ldr	x0, [x20, #16]
  408540:	cbnz	x0, 4085dc <ferror@plt+0x5b3c>
  408544:	add	x0, sp, #0x3a0
  408548:	add	x20, sp, #0x58
  40854c:	stp	x0, x20, [sp]
  408550:	add	x0, sp, #0x158
  408554:	add	x6, x0, #0x234
  408558:	add	x5, x0, #0x238
  40855c:	add	x4, x0, #0x22c
  408560:	add	x3, x0, #0x230
  408564:	add	x2, x0, #0x228
  408568:	ldr	x0, [sp, #80]
  40856c:	add	x7, sp, #0x394
  408570:	adrp	x1, 414000 <ferror@plt+0x11560>
  408574:	add	x1, x1, #0x79e
  408578:	strb	wzr, [sp, #88]
  40857c:	bl	402990 <__isoc99_sscanf@plt>
  408580:	cmp	w0, #0x8
  408584:	b.le	408600 <ferror@plt+0x5b60>
  408588:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40858c:	ldr	x1, [x0, #3840]
  408590:	adrp	x0, 414000 <ferror@plt+0x11560>
  408594:	add	x0, x0, #0xd88
  408598:	cmp	x1, x0
  40859c:	mov	w0, #0x11                  	// #17
  4085a0:	csel	w0, w0, wzr, eq  // eq = none
  4085a4:	mov	w1, #0x0                   	// #0
  4085a8:	str	w0, [sp, #352]
  4085ac:	add	x0, sp, #0x158
  4085b0:	bl	40749c <ferror@plt+0x49fc>
  4085b4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4085b8:	ldr	w0, [x0, #1664]
  4085bc:	cbz	w0, 4085e8 <ferror@plt+0x5b48>
  4085c0:	ldrb	w0, [sp, #88]
  4085c4:	cbz	w0, 4085e8 <ferror@plt+0x5b48>
  4085c8:	mov	x1, x20
  4085cc:	adrp	x0, 414000 <ferror@plt+0x11560>
  4085d0:	add	x0, x0, #0x7cc
  4085d4:	bl	404730 <ferror@plt+0x1c90>
  4085d8:	b	4085e8 <ferror@plt+0x5b48>
  4085dc:	add	x1, sp, #0x158
  4085e0:	bl	4080ec <ferror@plt+0x564c>
  4085e4:	cbnz	w0, 408544 <ferror@plt+0x5aa4>
  4085e8:	mov	w0, w19
  4085ec:	ldp	x29, x30, [sp, #16]
  4085f0:	ldp	x19, x20, [sp, #32]
  4085f4:	ldr	x21, [sp, #48]
  4085f8:	add	sp, sp, #0x3c0
  4085fc:	ret
  408600:	strb	wzr, [sp, #88]
  408604:	b	408588 <ferror@plt+0x5ae8>
  408608:	mov	w19, #0xffffffff            	// #-1
  40860c:	b	4085e8 <ferror@plt+0x5b48>
  408610:	sub	sp, sp, #0x560
  408614:	stp	x29, x30, [sp, #96]
  408618:	add	x29, sp, #0x60
  40861c:	stp	x19, x20, [sp, #112]
  408620:	adrp	x19, 437000 <stdin@@GLIBC_2.17+0x7208>
  408624:	mov	x20, x0
  408628:	add	x0, sp, #0x1b8
  40862c:	stp	x21, x22, [sp, #128]
  408630:	mov	x21, x1
  408634:	mov	w22, w2
  408638:	mov	w1, #0x0                   	// #0
  40863c:	mov	x2, #0x3a8                 	// #936
  408640:	stp	wzr, wzr, [sp, #152]
  408644:	bl	402600 <memset@plt>
  408648:	ldr	w0, [x19, #1708]
  40864c:	cbnz	w0, 408658 <ferror@plt+0x5bb8>
  408650:	bl	40c5fc <ferror@plt+0x9b5c>
  408654:	str	w0, [x19, #1708]
  408658:	mov	x0, x20
  40865c:	ldr	w19, [x19, #1708]
  408660:	add	x3, sp, #0xb0
  408664:	add	x2, sp, #0xa8
  408668:	add	x1, sp, #0xa0
  40866c:	bl	403b48 <ferror@plt+0x10a8>
  408670:	mov	w20, w0
  408674:	cbnz	w0, 408880 <ferror@plt+0x5de0>
  408678:	ldr	x0, [sp, #176]
  40867c:	ldrb	w2, [x0, #1]
  408680:	sub	w0, w2, #0x30
  408684:	sub	w1, w2, #0x37
  408688:	cmp	w2, #0x41
  40868c:	csel	w1, w0, w1, cc  // cc = lo, ul, last
  408690:	ldr	w0, [x21, #4]
  408694:	asr	w0, w0, w1
  408698:	tbz	w0, #0, 40883c <ferror@plt+0x5d9c>
  40869c:	ldp	x0, x1, [sp, #160]
  4086a0:	add	x3, sp, #0x1b8
  4086a4:	mov	w2, w22
  4086a8:	bl	4056d8 <ferror@plt+0x2c38>
  4086ac:	ldr	x0, [x21, #16]
  4086b0:	cbnz	x0, 408830 <ferror@plt+0x5d90>
  4086b4:	add	x0, sp, #0x464
  4086b8:	add	x21, sp, #0xb8
  4086bc:	stp	x0, x21, [sp, #72]
  4086c0:	add	x0, sp, #0x490
  4086c4:	add	x7, sp, #0x4dc
  4086c8:	str	x0, [sp, #64]
  4086cc:	add	x0, sp, #0x460
  4086d0:	str	x0, [sp, #56]
  4086d4:	add	x0, sp, #0x9c
  4086d8:	str	x0, [sp, #48]
  4086dc:	add	x0, sp, #0x98
  4086e0:	str	x0, [sp, #40]
  4086e4:	add	x0, sp, #0x400
  4086e8:	str	x0, [sp, #32]
  4086ec:	add	x0, sp, #0x3f4
  4086f0:	str	x0, [sp, #24]
  4086f4:	add	x0, sp, #0x3ec
  4086f8:	str	x0, [sp, #16]
  4086fc:	add	x0, sp, #0x428
  408700:	str	x0, [sp, #8]
  408704:	add	x0, sp, #0x3f0
  408708:	str	x0, [sp]
  40870c:	add	x0, sp, #0x1b8
  408710:	add	x6, x0, #0x26c
  408714:	add	x5, x0, #0x268
  408718:	add	x4, x0, #0x22c
  40871c:	add	x3, x0, #0x230
  408720:	add	x2, x0, #0x228
  408724:	adrp	x1, 414000 <ferror@plt+0x11560>
  408728:	ldr	x0, [sp, #176]
  40872c:	add	x1, x1, #0x7d6
  408730:	strb	wzr, [sp, #184]
  408734:	bl	402990 <__isoc99_sscanf@plt>
  408738:	cmp	w0, #0x10
  40873c:	b.le	408854 <ferror@plt+0x5db4>
  408740:	ldr	w0, [sp, #1056]
  408744:	scvtf	d2, w19
  408748:	ldr	w1, [sp, #1244]
  40874c:	cmp	w0, #0x1
  408750:	ldr	w0, [sp, #1064]
  408754:	csel	w0, w0, w1, ne  // ne = any
  408758:	ldr	w1, [sp, #1060]
  40875c:	str	w0, [sp, #1244]
  408760:	mov	w0, #0x3e8                 	// #1000
  408764:	madd	w1, w1, w0, w19
  408768:	ldr	w0, [sp, #156]
  40876c:	sub	w1, w1, #0x1
  408770:	scvtf	d1, w0
  408774:	ldr	w0, [sp, #1120]
  408778:	udiv	w1, w1, w19
  40877c:	fdiv	d1, d1, d2
  408780:	str	w1, [sp, #1060]
  408784:	mov	w1, #0x2                   	// #2
  408788:	sdiv	w0, w0, w1
  40878c:	ldr	w1, [sp, #152]
  408790:	str	w0, [sp, #1120]
  408794:	ldr	w0, [sp, #1124]
  408798:	cmn	w0, #0x1
  40879c:	str	d1, [sp, #1096]
  4087a0:	b.ne	4087a8 <ferror@plt+0x5d08>  // b.any
  4087a4:	mov	w0, #0x0                   	// #0
  4087a8:	str	w0, [sp, #1124]
  4087ac:	add	w19, w19, w19, lsl #1
  4087b0:	cmp	w1, w19
  4087b4:	b.eq	408878 <ferror@plt+0x5dd8>  // b.none
  4087b8:	scvtf	d0, w1
  4087bc:	fdiv	d0, d0, d2
  4087c0:	adrp	x19, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4087c4:	add	x19, x19, #0xe08
  4087c8:	mov	w0, #0x6                   	// #6
  4087cc:	mov	w1, #0x0                   	// #0
  4087d0:	str	w0, [sp, #448]
  4087d4:	add	x0, sp, #0x1b8
  4087d8:	str	d0, [sp, #1088]
  4087dc:	bl	40749c <ferror@plt+0x49fc>
  4087e0:	ldr	w0, [x19, #2312]
  4087e4:	cbz	w0, 4087f0 <ferror@plt+0x5d50>
  4087e8:	add	x0, sp, #0x1b8
  4087ec:	bl	4061fc <ferror@plt+0x375c>
  4087f0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4087f4:	ldr	w0, [x0, #1664]
  4087f8:	cbz	w0, 40881c <ferror@plt+0x5d7c>
  4087fc:	add	x0, sp, #0x1b8
  408800:	bl	4048c0 <ferror@plt+0x1e20>
  408804:	ldrb	w0, [sp, #184]
  408808:	cbz	w0, 40881c <ferror@plt+0x5d7c>
  40880c:	adrp	x0, 414000 <ferror@plt+0x11560>
  408810:	mov	x1, x21
  408814:	add	x0, x0, #0x7cc
  408818:	bl	404730 <ferror@plt+0x1c90>
  40881c:	ldr	w0, [x19, #2368]
  408820:	cbz	w0, 40883c <ferror@plt+0x5d9c>
  408824:	add	x0, sp, #0x1b8
  408828:	bl	405ab4 <ferror@plt+0x3014>
  40882c:	b	40883c <ferror@plt+0x5d9c>
  408830:	add	x1, sp, #0x1b8
  408834:	bl	4080ec <ferror@plt+0x564c>
  408838:	cbnz	w0, 4086b4 <ferror@plt+0x5c14>
  40883c:	mov	w0, w20
  408840:	ldp	x29, x30, [sp, #96]
  408844:	ldp	x19, x20, [sp, #112]
  408848:	ldp	x21, x22, [sp, #128]
  40884c:	add	sp, sp, #0x560
  408850:	ret
  408854:	strb	wzr, [sp, #184]
  408858:	cmp	w0, #0xb
  40885c:	b.gt	408740 <ferror@plt+0x5ca0>
  408860:	mov	w0, #0x2                   	// #2
  408864:	stp	wzr, wzr, [sp, #152]
  408868:	str	w0, [sp, #1168]
  40886c:	mov	x0, #0xffffffff00000000    	// #-4294967296
  408870:	str	x0, [sp, #1120]
  408874:	b	408740 <ferror@plt+0x5ca0>
  408878:	movi	d0, #0x0
  40887c:	b	4087c0 <ferror@plt+0x5d20>
  408880:	mov	w20, #0xffffffff            	// #-1
  408884:	b	40883c <ferror@plt+0x5d9c>
  408888:	sub	sp, sp, #0x360
  40888c:	mov	x2, #0x268                 	// #616
  408890:	stp	x29, x30, [sp]
  408894:	mov	x29, sp
  408898:	stp	x19, x20, [sp, #16]
  40889c:	mov	x19, x0
  4088a0:	mov	x20, x1
  4088a4:	add	x0, sp, #0xf8
  4088a8:	mov	w1, #0x0                   	// #0
  4088ac:	str	x21, [sp, #32]
  4088b0:	bl	402600 <memset@plt>
  4088b4:	mov	x2, x19
  4088b8:	adrp	x0, 413000 <ferror@plt+0x10560>
  4088bc:	add	x0, x0, #0xe83
  4088c0:	mov	w1, #0x7                   	// #7
  4088c4:	str	x0, [sp, #840]
  4088c8:	ldr	w3, [x2], #32
  4088cc:	str	x0, [sp, #848]
  4088d0:	add	x0, sp, #0x38
  4088d4:	sub	w3, w3, #0x20
  4088d8:	bl	412fb4 <ferror@plt+0x10514>
  4088dc:	ldrb	w0, [x19, #17]
  4088e0:	ldrb	w1, [x19, #18]
  4088e4:	str	w1, [sp, #800]
  4088e8:	ldr	w1, [x19, #20]
  4088ec:	str	w1, [sp, #792]
  4088f0:	str	w1, [sp, #812]
  4088f4:	mov	w1, #0x1                   	// #1
  4088f8:	str	w0, [sp, #256]
  4088fc:	strh	w1, [sp, #270]
  408900:	strh	w1, [sp, #534]
  408904:	mov	x1, x20
  408908:	bl	40540c <ferror@plt+0x296c>
  40890c:	tst	w0, #0xff
  408910:	b.ne	408a90 <ferror@plt+0x5ff0>  // b.any
  408914:	ldr	x0, [sp, #88]
  408918:	cbz	x0, 408928 <ferror@plt+0x5e88>
  40891c:	ldp	w1, w0, [x0, #4]
  408920:	str	w1, [sp, #804]
  408924:	str	w0, [sp, #808]
  408928:	ldr	x1, [sp, #56]
  40892c:	cbz	x1, 408964 <ferror@plt+0x5ec4>
  408930:	ldrh	w19, [x1], #4
  408934:	add	x3, sp, #0x78
  408938:	mov	x0, x3
  40893c:	sub	w19, w19, #0x4
  408940:	sxtw	x21, w19
  408944:	mov	x2, x21
  408948:	bl	402370 <memcpy@plt>
  40894c:	mov	x3, x0
  408950:	strb	wzr, [x0, x21]
  408954:	ldrb	w0, [sp, #120]
  408958:	cbz	w0, 408a78 <ferror@plt+0x5fd8>
  40895c:	str	x3, [sp, #272]
  408960:	str	x3, [sp, #840]
  408964:	ldr	x0, [sp, #72]
  408968:	cbz	x0, 408974 <ferror@plt+0x5ed4>
  40896c:	ldr	w0, [x0, #4]
  408970:	str	w0, [sp, #796]
  408974:	ldr	x0, [x20, #16]
  408978:	cbnz	x0, 408a84 <ferror@plt+0x5fe4>
  40897c:	add	x0, sp, #0xf8
  408980:	bl	407700 <ferror@plt+0x4c60>
  408984:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  408988:	ldr	w0, [x0, #1860]
  40898c:	cbz	w0, 40899c <ferror@plt+0x5efc>
  408990:	add	x0, sp, #0x38
  408994:	mov	w1, #0x5                   	// #5
  408998:	bl	40492c <ferror@plt+0x1e8c>
  40899c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4089a0:	ldr	w0, [x0, #1664]
  4089a4:	cbz	w0, 408a90 <ferror@plt+0x5ff0>
  4089a8:	ldr	x0, [sp, #104]
  4089ac:	cbz	x0, 4089dc <ferror@plt+0x5f3c>
  4089b0:	ldrb	w2, [x0, #4]
  4089b4:	mov	w1, #0x3c                  	// #60
  4089b8:	mov	w0, #0x2d                  	// #45
  4089bc:	tst	x2, #0x1
  4089c0:	csel	w1, w0, w1, ne  // ne = any
  4089c4:	tst	x2, #0x2
  4089c8:	mov	w2, #0x3e                  	// #62
  4089cc:	csel	w2, w0, w2, ne  // ne = any
  4089d0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4089d4:	add	x0, x0, #0x659
  4089d8:	bl	404730 <ferror@plt+0x1c90>
  4089dc:	ldr	x19, [sp, #64]
  4089e0:	cbz	x19, 408a14 <ferror@plt+0x5f74>
  4089e4:	ldr	w21, [x19, #8]
  4089e8:	mov	x0, x21
  4089ec:	bl	402710 <gnu_dev_major@plt>
  4089f0:	mov	w20, w0
  4089f4:	mov	x0, x21
  4089f8:	bl	4028a0 <gnu_dev_minor@plt>
  4089fc:	mov	w3, w0
  408a00:	ldr	w1, [x19, #4]
  408a04:	adrp	x0, 414000 <ferror@plt+0x11560>
  408a08:	mov	w2, w20
  408a0c:	add	x0, x0, #0x80f
  408a10:	bl	404730 <ferror@plt+0x1c90>
  408a14:	ldr	x20, [sp, #80]
  408a18:	cbz	x20, 408a90 <ferror@plt+0x5ff0>
  408a1c:	ldrh	w19, [x20]
  408a20:	adrp	x21, 414000 <ferror@plt+0x11560>
  408a24:	add	x21, x21, #0x936
  408a28:	adrp	x0, 414000 <ferror@plt+0x11560>
  408a2c:	sub	w19, w19, #0x4
  408a30:	add	x0, x0, #0x821
  408a34:	bl	404730 <ferror@plt+0x1c90>
  408a38:	sxtw	x19, w19
  408a3c:	and	x19, x19, #0xfffffffffffffffc
  408a40:	add	x19, x20, x19
  408a44:	cmp	x20, x19
  408a48:	b.eq	408a90 <ferror@plt+0x5ff0>  // b.none
  408a4c:	ldr	w1, [x20, #4]!
  408a50:	mov	x0, x21
  408a54:	bl	404730 <ferror@plt+0x1c90>
  408a58:	b	408a44 <ferror@plt+0x5fa4>
  408a5c:	ldrb	w2, [x3, x0]
  408a60:	cbnz	w2, 408a68 <ferror@plt+0x5fc8>
  408a64:	strb	w1, [x3, x0]
  408a68:	add	x0, x0, #0x1
  408a6c:	cmp	w19, w0
  408a70:	b.gt	408a5c <ferror@plt+0x5fbc>
  408a74:	b	40895c <ferror@plt+0x5ebc>
  408a78:	mov	x0, #0x0                   	// #0
  408a7c:	mov	w1, #0x40                  	// #64
  408a80:	b	408a6c <ferror@plt+0x5fcc>
  408a84:	add	x1, sp, #0xf8
  408a88:	bl	4080ec <ferror@plt+0x564c>
  408a8c:	cbnz	w0, 40897c <ferror@plt+0x5edc>
  408a90:	mov	w0, #0x0                   	// #0
  408a94:	ldp	x29, x30, [sp]
  408a98:	ldp	x19, x20, [sp, #16]
  408a9c:	ldr	x21, [sp, #32]
  408aa0:	add	sp, sp, #0x360
  408aa4:	ret
  408aa8:	stp	x29, x30, [sp, #-64]!
  408aac:	mov	x29, sp
  408ab0:	stp	x19, x20, [sp, #16]
  408ab4:	mov	x19, x0
  408ab8:	mov	x0, x1
  408abc:	stp	x21, x22, [sp, #32]
  408ac0:	mov	w1, #0x11                  	// #17
  408ac4:	strh	w1, [x19, #22]
  408ac8:	strh	w1, [x19, #286]
  408acc:	cbnz	x0, 408b80 <ferror@plt+0x60e0>
  408ad0:	mov	x0, x19
  408ad4:	bl	40545c <ferror@plt+0x29bc>
  408ad8:	ldrh	w0, [x19, #12]
  408adc:	adrp	x20, 413000 <ferror@plt+0x10560>
  408ae0:	add	x20, x20, #0xe83
  408ae4:	cmp	w0, #0x3
  408ae8:	b.eq	408b9c <ferror@plt+0x60fc>  // b.none
  408aec:	add	x1, sp, #0x30
  408af0:	rev16	w0, w0
  408af4:	mov	w2, #0x10                  	// #16
  408af8:	bl	40f3b8 <ferror@plt+0xc918>
  408afc:	mov	x21, x0
  408b00:	ldr	w22, [x19, #576]
  408b04:	cbz	w22, 408ba4 <ferror@plt+0x6104>
  408b08:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  408b0c:	ldr	w0, [x0, #3592]
  408b10:	cbnz	w0, 408b18 <ferror@plt+0x6078>
  408b14:	bl	403b04 <ferror@plt+0x1064>
  408b18:	mov	w0, w22
  408b1c:	bl	40f154 <ferror@plt+0xc6b4>
  408b20:	mov	x2, x0
  408b24:	mov	x0, x21
  408b28:	mov	x3, #0x0                   	// #0
  408b2c:	adrp	x1, 413000 <ferror@plt+0x10560>
  408b30:	add	x1, x1, #0x195
  408b34:	bl	405024 <ferror@plt+0x2584>
  408b38:	mov	x1, x20
  408b3c:	adrp	x2, 414000 <ferror@plt+0x11560>
  408b40:	add	x2, x2, #0x685
  408b44:	mov	x3, #0x0                   	// #0
  408b48:	mov	x0, x2
  408b4c:	bl	405024 <ferror@plt+0x2584>
  408b50:	add	x0, x19, #0x234
  408b54:	bl	407430 <ferror@plt+0x4990>
  408b58:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  408b5c:	ldr	w0, [x0, #1664]
  408b60:	cbz	w0, 408b70 <ferror@plt+0x60d0>
  408b64:	mov	x0, x19
  408b68:	bl	4048c0 <ferror@plt+0x1e20>
  408b6c:	mov	w0, #0x0                   	// #0
  408b70:	ldp	x19, x20, [sp, #16]
  408b74:	ldp	x21, x22, [sp, #32]
  408b78:	ldp	x29, x30, [sp], #64
  408b7c:	ret
  408b80:	ldrh	w1, [x19, #12]
  408b84:	str	w1, [x19, #24]
  408b88:	mov	x1, x19
  408b8c:	bl	4080ec <ferror@plt+0x564c>
  408b90:	cbnz	w0, 408ad0 <ferror@plt+0x6030>
  408b94:	mov	w0, #0x1                   	// #1
  408b98:	b	408b70 <ferror@plt+0x60d0>
  408b9c:	mov	x21, x20
  408ba0:	b	408b00 <ferror@plt+0x6060>
  408ba4:	mov	x2, x20
  408ba8:	b	408b24 <ferror@plt+0x6084>
  408bac:	sub	sp, sp, #0x2f0
  408bb0:	mov	x2, #0x268                 	// #616
  408bb4:	stp	x29, x30, [sp]
  408bb8:	mov	x29, sp
  408bbc:	stp	x19, x20, [sp, #16]
  408bc0:	mov	x19, x0
  408bc4:	mov	x20, x1
  408bc8:	add	x0, sp, #0x88
  408bcc:	mov	w1, #0x0                   	// #0
  408bd0:	stp	x21, x22, [sp, #32]
  408bd4:	stp	x23, x24, [sp, #48]
  408bd8:	bl	402600 <memset@plt>
  408bdc:	mov	x2, x19
  408be0:	add	x0, sp, #0x48
  408be4:	mov	w1, #0x7                   	// #7
  408be8:	ldr	w3, [x2], #32
  408bec:	sub	w3, w3, #0x20
  408bf0:	bl	412fb4 <ferror@plt+0x10514>
  408bf4:	ldr	x0, [sp, #120]
  408bf8:	cbz	x0, 408f80 <ferror@plt+0x64e0>
  408bfc:	ldrb	w1, [x19, #17]
  408c00:	str	w1, [sp, #144]
  408c04:	ldrh	w1, [x19, #18]
  408c08:	strh	w1, [sp, #148]
  408c0c:	ldr	w1, [x19, #20]
  408c10:	str	w1, [sp, #700]
  408c14:	mov	w1, #0x7                   	// #7
  408c18:	str	w1, [sp, #688]
  408c1c:	ldr	x1, [x19, #24]
  408c20:	ldr	x19, [sp, #72]
  408c24:	ldr	w0, [x0, #4]
  408c28:	str	w0, [sp, #692]
  408c2c:	str	x1, [sp, #720]
  408c30:	cbz	x19, 408c44 <ferror@plt+0x61a4>
  408c34:	ldr	w0, [x19, #4]
  408c38:	add	x19, x19, #0x4
  408c3c:	str	w0, [sp, #680]
  408c40:	str	w0, [sp, #712]
  408c44:	ldr	x0, [sp, #112]
  408c48:	cbz	x0, 408c54 <ferror@plt+0x61b4>
  408c4c:	ldr	w0, [x0, #4]
  408c50:	str	w0, [sp, #704]
  408c54:	ldr	x22, [sp, #88]
  408c58:	cbz	x22, 408c60 <ferror@plt+0x61c0>
  408c5c:	add	x22, x22, #0x4
  408c60:	ldr	x21, [sp, #96]
  408c64:	cbz	x21, 408c6c <ferror@plt+0x61cc>
  408c68:	add	x21, x21, #0x4
  408c6c:	ldr	x0, [sp, #104]
  408c70:	cbz	x0, 408cb0 <ferror@plt+0x6210>
  408c74:	ldr	w23, [x0, #4]
  408c78:	mov	w24, #0x1                   	// #1
  408c7c:	ldr	x1, [x20, #16]
  408c80:	add	x0, sp, #0x88
  408c84:	bl	408aa8 <ferror@plt+0x6008>
  408c88:	mov	w20, w0
  408c8c:	cbz	w0, 408cbc <ferror@plt+0x621c>
  408c90:	mov	w20, #0x0                   	// #0
  408c94:	mov	w0, w20
  408c98:	ldp	x29, x30, [sp]
  408c9c:	ldp	x19, x20, [sp, #16]
  408ca0:	ldp	x21, x22, [sp, #32]
  408ca4:	ldp	x23, x24, [sp, #48]
  408ca8:	add	sp, sp, #0x2f0
  408cac:	ret
  408cb0:	mov	w24, #0x0                   	// #0
  408cb4:	mov	w23, #0x0                   	// #0
  408cb8:	b	408c7c <ferror@plt+0x61dc>
  408cbc:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  408cc0:	ldr	w0, [x0, #1664]
  408cc4:	cbz	w0, 408e40 <ferror@plt+0x63a0>
  408cc8:	cbz	x19, 408d88 <ferror@plt+0x62e8>
  408ccc:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  408cd0:	ldr	w1, [x19, #4]
  408cd4:	ldr	w0, [x0, #1668]
  408cd8:	cbz	w0, 408e68 <ferror@plt+0x63c8>
  408cdc:	adrp	x0, 414000 <ferror@plt+0x11560>
  408ce0:	add	x0, x0, #0x829
  408ce4:	bl	404730 <ferror@plt+0x1c90>
  408ce8:	ldr	w1, [x19, #12]
  408cec:	adrp	x0, 414000 <ferror@plt+0x11560>
  408cf0:	add	x0, x0, #0x83a
  408cf4:	bl	404730 <ferror@plt+0x1c90>
  408cf8:	adrp	x0, 414000 <ferror@plt+0x11560>
  408cfc:	add	x0, x0, #0x849
  408d00:	bl	404730 <ferror@plt+0x1c90>
  408d04:	ldr	w0, [x19, #20]
  408d08:	tbz	w0, #0, 408d18 <ferror@plt+0x6278>
  408d0c:	adrp	x0, 414000 <ferror@plt+0x11560>
  408d10:	add	x0, x0, #0x852
  408d14:	bl	404730 <ferror@plt+0x1c90>
  408d18:	ldr	w0, [x19, #20]
  408d1c:	tbz	w0, #1, 408d2c <ferror@plt+0x628c>
  408d20:	adrp	x0, 414000 <ferror@plt+0x11560>
  408d24:	add	x0, x0, #0x85a
  408d28:	bl	404730 <ferror@plt+0x1c90>
  408d2c:	ldr	w0, [x19, #20]
  408d30:	tbz	w0, #2, 408d40 <ferror@plt+0x62a0>
  408d34:	adrp	x0, 414000 <ferror@plt+0x11560>
  408d38:	add	x0, x0, #0x863
  408d3c:	bl	404730 <ferror@plt+0x1c90>
  408d40:	ldr	w0, [x19, #20]
  408d44:	tbz	w0, #3, 408d54 <ferror@plt+0x62b4>
  408d48:	adrp	x0, 414000 <ferror@plt+0x11560>
  408d4c:	add	x0, x0, #0x86c
  408d50:	bl	404730 <ferror@plt+0x1c90>
  408d54:	ldr	w0, [x19, #20]
  408d58:	tbz	w0, #4, 408d68 <ferror@plt+0x62c8>
  408d5c:	adrp	x0, 414000 <ferror@plt+0x11560>
  408d60:	add	x0, x0, #0x875
  408d64:	bl	404730 <ferror@plt+0x1c90>
  408d68:	ldr	w0, [x19, #20]
  408d6c:	cbnz	w0, 408d7c <ferror@plt+0x62dc>
  408d70:	adrp	x0, 416000 <ferror@plt+0x13560>
  408d74:	add	x0, x0, #0xf87
  408d78:	bl	404730 <ferror@plt+0x1c90>
  408d7c:	adrp	x0, 414000 <ferror@plt+0x11560>
  408d80:	add	x0, x0, #0x87b
  408d84:	bl	404730 <ferror@plt+0x1c90>
  408d88:	cbz	x22, 408db8 <ferror@plt+0x6318>
  408d8c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  408d90:	ldr	w0, [x0, #1668]
  408d94:	cbz	w0, 408e74 <ferror@plt+0x63d4>
  408d98:	adrp	x0, 414000 <ferror@plt+0x11560>
  408d9c:	add	x0, x0, #0x87e
  408da0:	bl	404730 <ferror@plt+0x1c90>
  408da4:	mov	x0, x22
  408da8:	bl	404a88 <ferror@plt+0x1fe8>
  408dac:	adrp	x0, 414000 <ferror@plt+0x11560>
  408db0:	add	x0, x0, #0x87c
  408db4:	bl	404730 <ferror@plt+0x1c90>
  408db8:	cbz	x21, 408de8 <ferror@plt+0x6348>
  408dbc:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  408dc0:	ldr	w0, [x0, #1668]
  408dc4:	cbz	w0, 408e80 <ferror@plt+0x63e0>
  408dc8:	adrp	x0, 414000 <ferror@plt+0x11560>
  408dcc:	add	x0, x0, #0x893
  408dd0:	bl	404730 <ferror@plt+0x1c90>
  408dd4:	mov	x0, x21
  408dd8:	bl	404a88 <ferror@plt+0x1fe8>
  408ddc:	adrp	x0, 414000 <ferror@plt+0x11560>
  408de0:	add	x0, x0, #0x87c
  408de4:	bl	404730 <ferror@plt+0x1c90>
  408de8:	cbz	w24, 408e40 <ferror@plt+0x63a0>
  408dec:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  408df0:	lsr	w19, w23, #16
  408df4:	ldr	w0, [x0, #1668]
  408df8:	cbz	w0, 408e8c <ferror@plt+0x63ec>
  408dfc:	adrp	x0, 414000 <ferror@plt+0x11560>
  408e00:	add	x0, x0, #0x8a8
  408e04:	bl	404730 <ferror@plt+0x1c90>
  408e08:	and	w1, w23, #0xffff
  408e0c:	adrp	x0, 414000 <ferror@plt+0x11560>
  408e10:	add	x0, x0, #0x8bb
  408e14:	bl	404730 <ferror@plt+0x1c90>
  408e18:	adrp	x0, 414000 <ferror@plt+0x11560>
  408e1c:	add	x0, x0, #0x8c2
  408e20:	bl	404730 <ferror@plt+0x1c90>
  408e24:	cbnz	w19, 408e98 <ferror@plt+0x63f8>
  408e28:	adrp	x0, 414000 <ferror@plt+0x11560>
  408e2c:	add	x0, x0, #0x8c8
  408e30:	bl	404730 <ferror@plt+0x1c90>
  408e34:	adrp	x0, 414000 <ferror@plt+0x11560>
  408e38:	add	x0, x0, #0x87c
  408e3c:	bl	404730 <ferror@plt+0x1c90>
  408e40:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  408e44:	add	x21, x21, #0xe08
  408e48:	ldr	w0, [x21, #2392]
  408e4c:	cbnz	w0, 408f14 <ferror@plt+0x6474>
  408e50:	ldr	w0, [x21, #2364]
  408e54:	cbz	w0, 408c90 <ferror@plt+0x61f0>
  408e58:	add	x0, sp, #0x48
  408e5c:	mov	w1, #0x6                   	// #6
  408e60:	bl	40492c <ferror@plt+0x1e8c>
  408e64:	b	408c94 <ferror@plt+0x61f4>
  408e68:	adrp	x0, 414000 <ferror@plt+0x11560>
  408e6c:	add	x0, x0, #0x831
  408e70:	b	408ce4 <ferror@plt+0x6244>
  408e74:	adrp	x0, 414000 <ferror@plt+0x11560>
  408e78:	add	x0, x0, #0x888
  408e7c:	b	408da0 <ferror@plt+0x6300>
  408e80:	adrp	x0, 414000 <ferror@plt+0x11560>
  408e84:	add	x0, x0, #0x89d
  408e88:	b	408dd0 <ferror@plt+0x6330>
  408e8c:	adrp	x0, 414000 <ferror@plt+0x11560>
  408e90:	add	x0, x0, #0x8b1
  408e94:	b	408e04 <ferror@plt+0x6364>
  408e98:	and	w0, w19, #0xffff
  408e9c:	cmp	w19, #0x1
  408ea0:	b.ne	408eb0 <ferror@plt+0x6410>  // b.any
  408ea4:	adrp	x0, 414000 <ferror@plt+0x11560>
  408ea8:	add	x0, x0, #0x8cd
  408eac:	b	408e30 <ferror@plt+0x6390>
  408eb0:	cmp	w0, #0x2
  408eb4:	b.ne	408ec4 <ferror@plt+0x6424>  // b.any
  408eb8:	adrp	x0, 414000 <ferror@plt+0x11560>
  408ebc:	add	x0, x0, #0x8d0
  408ec0:	b	408e30 <ferror@plt+0x6390>
  408ec4:	cmp	w0, #0x3
  408ec8:	b.ne	408ed8 <ferror@plt+0x6438>  // b.any
  408ecc:	adrp	x0, 414000 <ferror@plt+0x11560>
  408ed0:	add	x0, x0, #0x8d4
  408ed4:	b	408e30 <ferror@plt+0x6390>
  408ed8:	cmp	w0, #0x4
  408edc:	b.ne	408eec <ferror@plt+0x644c>  // b.any
  408ee0:	adrp	x0, 414000 <ferror@plt+0x11560>
  408ee4:	add	x0, x0, #0x8d9
  408ee8:	b	408e30 <ferror@plt+0x6390>
  408eec:	cmp	w0, #0x5
  408ef0:	b.ne	408f00 <ferror@plt+0x6460>  // b.any
  408ef4:	adrp	x0, 414000 <ferror@plt+0x11560>
  408ef8:	add	x0, x0, #0x8e0
  408efc:	b	408e30 <ferror@plt+0x6390>
  408f00:	mov	w1, w19
  408f04:	adrp	x0, 413000 <ferror@plt+0x10560>
  408f08:	add	x0, x0, #0xd99
  408f0c:	bl	404730 <ferror@plt+0x1c90>
  408f10:	b	408e34 <ferror@plt+0x6394>
  408f14:	ldr	x19, [sp, #128]
  408f18:	cbz	x19, 408e50 <ferror@plt+0x63b0>
  408f1c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  408f20:	ldrh	w1, [x19], #4
  408f24:	ldr	w0, [x0, #1668]
  408f28:	sub	x1, x1, #0x4
  408f2c:	lsr	x1, x1, #3
  408f30:	mov	w22, w1
  408f34:	cbz	w0, 408f74 <ferror@plt+0x64d4>
  408f38:	adrp	x0, 414000 <ferror@plt+0x11560>
  408f3c:	add	x0, x0, #0x8e3
  408f40:	adrp	x23, 414000 <ferror@plt+0x11560>
  408f44:	add	x23, x23, #0x90a
  408f48:	bl	404730 <ferror@plt+0x1c90>
  408f4c:	cbz	w22, 408e50 <ferror@plt+0x63b0>
  408f50:	ldrb	w3, [x19, #3]
  408f54:	mov	x0, x23
  408f58:	ldrb	w2, [x19, #2]
  408f5c:	sub	w22, w22, #0x1
  408f60:	ldrh	w1, [x19]
  408f64:	add	x19, x19, #0x8
  408f68:	ldur	w4, [x19, #-4]
  408f6c:	bl	404730 <ferror@plt+0x1c90>
  408f70:	b	408f4c <ferror@plt+0x64ac>
  408f74:	adrp	x0, 414000 <ferror@plt+0x11560>
  408f78:	add	x0, x0, #0x8f6
  408f7c:	b	408f40 <ferror@plt+0x64a0>
  408f80:	mov	w20, #0xffffffff            	// #-1
  408f84:	b	408c94 <ferror@plt+0x61f4>
  408f88:	sub	sp, sp, #0x2c0
  408f8c:	mov	x2, #0x268                 	// #616
  408f90:	stp	x29, x30, [sp, #16]
  408f94:	add	x29, sp, #0x10
  408f98:	stp	x19, x20, [sp, #32]
  408f9c:	mov	x20, x0
  408fa0:	mov	x19, x1
  408fa4:	add	x0, sp, #0x58
  408fa8:	mov	w1, #0x0                   	// #0
  408fac:	bl	402600 <memset@plt>
  408fb0:	add	x0, sp, #0x4c
  408fb4:	str	x0, [sp, #8]
  408fb8:	add	x0, sp, #0x48
  408fbc:	str	x0, [sp]
  408fc0:	add	x7, sp, #0x44
  408fc4:	add	x6, sp, #0x40
  408fc8:	add	x5, sp, #0x3c
  408fcc:	add	x4, sp, #0x38
  408fd0:	add	x3, sp, #0x34
  408fd4:	add	x2, sp, #0x50
  408fd8:	mov	x0, x20
  408fdc:	adrp	x1, 414000 <ferror@plt+0x11560>
  408fe0:	add	x1, x1, #0x91c
  408fe4:	bl	402990 <__isoc99_sscanf@plt>
  408fe8:	ldr	w0, [sp, #96]
  408fec:	cmp	w0, #0x3
  408ff0:	b.ne	409010 <ferror@plt+0x6570>  // b.any
  408ff4:	ldr	w0, [x19]
  408ff8:	tbnz	w0, #8, 409020 <ferror@plt+0x6580>
  408ffc:	mov	w0, #0x0                   	// #0
  409000:	ldp	x29, x30, [sp, #16]
  409004:	ldp	x19, x20, [sp, #32]
  409008:	add	sp, sp, #0x2c0
  40900c:	ret
  409010:	cmp	w0, #0x2
  409014:	b.ne	409020 <ferror@plt+0x6580>  // b.any
  409018:	ldr	w0, [x19]
  40901c:	tbz	w0, #7, 408ffc <ferror@plt+0x655c>
  409020:	ldr	w0, [sp, #52]
  409024:	str	w0, [sp, #96]
  409028:	ldr	w0, [sp, #56]
  40902c:	strh	w0, [sp, #100]
  409030:	ldr	w0, [sp, #60]
  409034:	str	w0, [sp, #632]
  409038:	str	w0, [sp, #664]
  40903c:	ldr	w0, [sp, #68]
  409040:	str	w0, [sp, #644]
  409044:	ldr	w0, [sp, #72]
  409048:	ldr	x1, [x19, #16]
  40904c:	str	w0, [sp, #656]
  409050:	ldr	w0, [sp, #76]
  409054:	str	w0, [sp, #652]
  409058:	mov	w0, #0x7                   	// #7
  40905c:	str	w0, [sp, #640]
  409060:	add	x0, sp, #0x58
  409064:	bl	408aa8 <ferror@plt+0x6008>
  409068:	b	408ffc <ferror@plt+0x655c>
  40906c:	sub	sp, sp, #0x390
  409070:	stp	x29, x30, [sp]
  409074:	mov	x29, sp
  409078:	stp	x19, x20, [sp, #16]
  40907c:	mov	w19, w2
  409080:	mov	w20, w3
  409084:	mov	x2, #0x268                 	// #616
  409088:	stp	x21, x22, [sp, #32]
  40908c:	mov	w21, w5
  409090:	mov	w22, w6
  409094:	stp	x23, x24, [sp, #48]
  409098:	mov	x24, x0
  40909c:	mov	w23, w4
  4090a0:	add	x0, sp, #0x128
  4090a4:	stp	x25, x26, [sp, #64]
  4090a8:	mov	w26, w7
  4090ac:	mov	w25, w1
  4090b0:	mov	w1, #0x0                   	// #0
  4090b4:	str	x27, [sp, #80]
  4090b8:	bl	402600 <memset@plt>
  4090bc:	stp	xzr, xzr, [sp, #168]
  4090c0:	mov	w0, #0x10                  	// #16
  4090c4:	strh	w0, [sp, #318]
  4090c8:	strh	w0, [sp, #582]
  4090cc:	mov	w0, #0x7                   	// #7
  4090d0:	str	w0, [sp, #848]
  4090d4:	ldr	w0, [sp, #912]
  4090d8:	str	w0, [sp, #856]
  4090dc:	add	x0, sp, #0x200
  4090e0:	stp	xzr, xzr, [sp, #184]
  4090e4:	stp	xzr, xzr, [x0, #-248]
  4090e8:	stp	xzr, xzr, [x0, #-232]
  4090ec:	stp	xzr, xzr, [sp, #200]
  4090f0:	stp	xzr, xzr, [sp, #216]
  4090f4:	stp	xzr, xzr, [sp, #232]
  4090f8:	stp	xzr, xzr, [sp, #248]
  4090fc:	str	w26, [sp, #852]
  409100:	cbnz	x24, 4091cc <ferror@plt+0x672c>
  409104:	add	x0, sp, #0x128
  409108:	bl	40545c <ferror@plt+0x29bc>
  40910c:	add	x1, sp, #0xa8
  409110:	mov	w0, w25
  409114:	mov	w2, #0x40                  	// #64
  409118:	bl	40ea00 <ferror@plt+0xbf60>
  40911c:	cmn	w19, #0x1
  409120:	mov	x24, x0
  409124:	b.ne	4091f4 <ferror@plt+0x6754>  // b.any
  409128:	mov	w0, #0x2a                  	// #42
  40912c:	strb	w0, [sp, #232]
  409130:	adrp	x19, 413000 <ferror@plt+0x10560>
  409134:	add	x19, x19, #0x195
  409138:	add	x2, sp, #0xe8
  40913c:	mov	x1, x19
  409140:	mov	x0, x24
  409144:	mov	x3, #0x0                   	// #0
  409148:	bl	405024 <ferror@plt+0x2584>
  40914c:	cmp	w23, #0x1
  409150:	b.ne	4092d8 <ferror@plt+0x6838>  // b.any
  409154:	add	x1, sp, #0x68
  409158:	mov	w0, w22
  40915c:	bl	40d2f0 <ferror@plt+0xa850>
  409160:	mov	x22, x0
  409164:	add	x1, sp, #0x88
  409168:	mov	w0, w21
  40916c:	bl	40d2f0 <ferror@plt+0xa850>
  409170:	mov	x2, x0
  409174:	mov	x1, x19
  409178:	mov	x0, x22
  40917c:	mov	x3, #0x0                   	// #0
  409180:	bl	405024 <ferror@plt+0x2584>
  409184:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  409188:	ldr	w0, [x0, #1664]
  40918c:	cbz	w0, 4091ac <ferror@plt+0x670c>
  409190:	ldr	x1, [sp, #920]
  409194:	mov	w3, w20
  409198:	ldr	x2, [sp, #928]
  40919c:	adrp	x0, 414000 <ferror@plt+0x11560>
  4091a0:	add	x0, x0, #0x945
  4091a4:	bl	404730 <ferror@plt+0x1c90>
  4091a8:	mov	w0, #0x0                   	// #0
  4091ac:	ldp	x29, x30, [sp]
  4091b0:	ldp	x19, x20, [sp, #16]
  4091b4:	ldp	x21, x22, [sp, #32]
  4091b8:	ldp	x23, x24, [sp, #48]
  4091bc:	ldp	x25, x26, [sp, #64]
  4091c0:	ldr	x27, [sp, #80]
  4091c4:	add	sp, sp, #0x390
  4091c8:	ret
  4091cc:	mov	w0, #0xffffffff            	// #-1
  4091d0:	add	x1, sp, #0x128
  4091d4:	str	w25, [sp, #320]
  4091d8:	str	w19, [sp, #840]
  4091dc:	str	w0, [sp, #844]
  4091e0:	mov	x0, x24
  4091e4:	bl	4080ec <ferror@plt+0x564c>
  4091e8:	cbnz	w0, 409104 <ferror@plt+0x6664>
  4091ec:	mov	w0, #0x1                   	// #1
  4091f0:	b	4091ac <ferror@plt+0x670c>
  4091f4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4091f8:	ldr	w25, [x0, #1712]
  4091fc:	cbnz	w25, 4092c8 <ferror@plt+0x6828>
  409200:	cmp	w19, #0x0
  409204:	cbnz	w19, 409224 <ferror@plt+0x6784>
  409208:	adrp	x0, 414000 <ferror@plt+0x11560>
  40920c:	add	x0, x0, #0x93a
  409210:	ldr	w1, [x0]
  409214:	ldur	w0, [x0, #3]
  409218:	str	w1, [sp, #232]
  40921c:	stur	w0, [sp, #235]
  409220:	b	409130 <ferror@plt+0x6690>
  409224:	b.le	4092c8 <ferror@plt+0x6828>
  409228:	adrp	x0, 413000 <ferror@plt+0x10560>
  40922c:	add	x0, x0, #0xce6
  409230:	bl	402a20 <getenv@plt>
  409234:	mov	x3, x0
  409238:	cbnz	x0, 409244 <ferror@plt+0x67a4>
  40923c:	adrp	x1, 413000 <ferror@plt+0x10560>
  409240:	add	x3, x1, #0xce0
  409244:	mov	w4, w19
  409248:	adrp	x2, 414000 <ferror@plt+0x11560>
  40924c:	add	x2, x2, #0x761
  409250:	mov	x1, #0x40                  	// #64
  409254:	add	x0, sp, #0xe8
  409258:	bl	402510 <snprintf@plt>
  40925c:	add	x0, sp, #0xe8
  409260:	adrp	x1, 416000 <ferror@plt+0x13560>
  409264:	add	x1, x1, #0xf67
  409268:	bl	4028d0 <fopen64@plt>
  40926c:	mov	x26, x0
  409270:	cbz	x0, 4092c8 <ferror@plt+0x6828>
  409274:	add	x2, sp, #0xe8
  409278:	adrp	x1, 414000 <ferror@plt+0x11560>
  40927c:	add	x1, x1, #0x76c
  409280:	bl	4025b0 <__isoc99_fscanf@plt>
  409284:	mov	w27, w0
  409288:	cmp	w0, #0x1
  40928c:	b.ne	4092bc <ferror@plt+0x681c>  // b.any
  409290:	add	x0, sp, #0xe8
  409294:	bl	4023a0 <strlen@plt>
  409298:	add	x4, sp, #0xe8
  40929c:	mov	w25, w27
  4092a0:	mov	w3, w19
  4092a4:	adrp	x2, 414000 <ferror@plt+0x11560>
  4092a8:	mov	x1, #0x40                  	// #64
  4092ac:	add	x2, x2, #0x941
  4092b0:	sub	x1, x1, x0
  4092b4:	add	x0, x4, x0
  4092b8:	bl	402510 <snprintf@plt>
  4092bc:	mov	x0, x26
  4092c0:	bl	402550 <fclose@plt>
  4092c4:	cbnz	w25, 409130 <ferror@plt+0x6690>
  4092c8:	add	x1, sp, #0xe8
  4092cc:	mov	w0, w19
  4092d0:	bl	40d2f0 <ferror@plt+0xa850>
  4092d4:	b	409130 <ferror@plt+0x6690>
  4092d8:	adrp	x2, 414000 <ferror@plt+0x11560>
  4092dc:	add	x2, x2, #0x685
  4092e0:	adrp	x1, 413000 <ferror@plt+0x10560>
  4092e4:	mov	x0, x2
  4092e8:	add	x1, x1, #0xe83
  4092ec:	mov	x3, #0x0                   	// #0
  4092f0:	b	409180 <ferror@plt+0x66e0>
  4092f4:	sub	sp, sp, #0x70
  4092f8:	mov	x2, x0
  4092fc:	stp	x29, x30, [sp, #32]
  409300:	add	x29, sp, #0x20
  409304:	ldr	w3, [x2], #44
  409308:	stp	x19, x20, [sp, #48]
  40930c:	mov	x19, x0
  409310:	mov	x20, x1
  409314:	sub	w3, w3, #0x2c
  409318:	add	x0, sp, #0x48
  40931c:	mov	w1, #0x4                   	// #4
  409320:	bl	412fb4 <ferror@plt+0x10514>
  409324:	ldr	x0, [sp, #80]
  409328:	cbz	x0, 4093a8 <ferror@plt+0x6908>
  40932c:	ldrh	w1, [x0]
  409330:	cmp	w1, #0x4
  409334:	b.eq	4093a8 <ferror@plt+0x6908>  // b.none
  409338:	ldur	x3, [x0, #4]
  40933c:	ldr	x0, [sp, #72]
  409340:	cbz	x0, 4093b0 <ferror@plt+0x6910>
  409344:	ldr	w7, [x0, #4]
  409348:	ldr	w1, [x0, #12]
  40934c:	ldrb	w4, [x19, #19]
  409350:	ldp	w2, w5, [x19, #20]
  409354:	ldr	w6, [x19, #28]
  409358:	ldr	x0, [x20, #16]
  40935c:	str	w1, [sp]
  409360:	stp	xzr, xzr, [sp, #8]
  409364:	ldrb	w1, [x19, #18]
  409368:	bl	40906c <ferror@plt+0x65cc>
  40936c:	cbnz	w0, 409394 <ferror@plt+0x68f4>
  409370:	adrp	x0, 430000 <stdin@@GLIBC_2.17+0x208>
  409374:	ldr	w0, [x0, #1860]
  409378:	cbz	w0, 409394 <ferror@plt+0x68f4>
  40937c:	adrp	x0, 414000 <ferror@plt+0x11560>
  409380:	add	x0, x0, #0x684
  409384:	bl	404730 <ferror@plt+0x1c90>
  409388:	add	x0, sp, #0x48
  40938c:	mov	w1, #0x0                   	// #0
  409390:	bl	40492c <ferror@plt+0x1e8c>
  409394:	mov	w0, #0x0                   	// #0
  409398:	ldp	x29, x30, [sp, #32]
  40939c:	ldp	x19, x20, [sp, #48]
  4093a0:	add	sp, sp, #0x70
  4093a4:	ret
  4093a8:	mov	x3, #0x0                   	// #0
  4093ac:	b	40933c <ferror@plt+0x689c>
  4093b0:	mov	w1, #0x0                   	// #0
  4093b4:	mov	w7, #0x0                   	// #0
  4093b8:	b	40934c <ferror@plt+0x68ac>
  4093bc:	sub	sp, sp, #0x170
  4093c0:	stp	x29, x30, [sp, #32]
  4093c4:	add	x29, sp, #0x20
  4093c8:	stp	x19, x20, [sp, #48]
  4093cc:	adrp	x20, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  4093d0:	add	x20, x20, #0xe08
  4093d4:	add	x0, x20, #0x910
  4093d8:	ldr	x1, [x0, #8]
  4093dc:	tst	w1, #0x10000
  4093e0:	b.ne	4093f8 <ferror@plt+0x6958>  // b.any
  4093e4:	mov	w0, #0x0                   	// #0
  4093e8:	ldp	x29, x30, [sp, #32]
  4093ec:	ldp	x19, x20, [sp, #48]
  4093f0:	add	sp, sp, #0x170
  4093f4:	ret
  4093f8:	ldr	w0, [x0, #4]
  4093fc:	tbz	w0, #7, 4093e4 <ferror@plt+0x6944>
  409400:	adrp	x19, 414000 <ferror@plt+0x11560>
  409404:	add	x19, x19, #0x964
  409408:	mov	x0, x19
  40940c:	bl	402a20 <getenv@plt>
  409410:	cbz	x0, 409434 <ferror@plt+0x6994>
  409414:	mov	x0, x19
  409418:	adrp	x1, 414000 <ferror@plt+0x11560>
  40941c:	add	x1, x1, #0x975
  409420:	bl	403e4c <ferror@plt+0x13ac>
  409424:	mov	x19, x0
  409428:	cbnz	x0, 409498 <ferror@plt+0x69f8>
  40942c:	mov	w0, #0xffffffff            	// #-1
  409430:	b	4093e8 <ferror@plt+0x6948>
  409434:	adrp	x0, 413000 <ferror@plt+0x10560>
  409438:	add	x0, x0, #0xce6
  40943c:	bl	402a20 <getenv@plt>
  409440:	cbnz	x0, 409414 <ferror@plt+0x6974>
  409444:	mov	x0, #0x24                  	// #36
  409448:	stp	xzr, xzr, [sp, #120]
  40944c:	movk	x0, #0x14, lsl #32
  409450:	movk	x0, #0x301, lsl #48
  409454:	str	x0, [sp, #112]
  409458:	mov	w0, #0xe240                	// #57920
  40945c:	str	xzr, [sp, #136]
  409460:	movk	w0, #0x1, lsl #16
  409464:	str	w0, [sp, #120]
  409468:	mov	w0, #0xffffff10            	// #-240
  40946c:	strh	w0, [sp, #128]
  409470:	mov	w0, #0x3                   	// #3
  409474:	adrp	x2, 409000 <ferror@plt+0x6560>
  409478:	mov	x1, #0x24                  	// #36
  40947c:	add	x2, x2, #0x2f4
  409480:	str	w0, [sp, #136]
  409484:	add	x0, sp, #0x70
  409488:	str	wzr, [sp, #144]
  40948c:	bl	406e88 <ferror@plt+0x43e8>
  409490:	cbnz	w0, 409414 <ferror@plt+0x6974>
  409494:	b	4093e4 <ferror@plt+0x6944>
  409498:	mov	x2, x0
  40949c:	mov	w1, #0x100                 	// #256
  4094a0:	add	x0, sp, #0x70
  4094a4:	bl	402a70 <fgets@plt>
  4094a8:	cbnz	x0, 409524 <ferror@plt+0x6a84>
  4094ac:	mov	x0, x19
  4094b0:	bl	402550 <fclose@plt>
  4094b4:	b	40942c <ferror@plt+0x698c>
  4094b8:	add	x0, sp, #0x5c
  4094bc:	str	x0, [sp, #8]
  4094c0:	add	x0, sp, #0x68
  4094c4:	str	x0, [sp]
  4094c8:	add	x7, sp, #0x58
  4094cc:	add	x6, sp, #0x54
  4094d0:	add	x5, sp, #0x50
  4094d4:	add	x4, sp, #0x4c
  4094d8:	add	x3, sp, #0x48
  4094dc:	add	x2, sp, #0x60
  4094e0:	add	x0, sp, #0x70
  4094e4:	adrp	x1, 414000 <ferror@plt+0x11560>
  4094e8:	add	x1, x1, #0x981
  4094ec:	bl	402990 <__isoc99_sscanf@plt>
  4094f0:	ldr	x0, [sp, #104]
  4094f4:	str	x0, [sp, #16]
  4094f8:	ldr	x0, [sp, #96]
  4094fc:	str	x0, [sp, #8]
  409500:	ldr	w0, [sp, #88]
  409504:	mov	w6, #0x0                   	// #0
  409508:	ldp	w1, w2, [sp, #72]
  40950c:	str	w0, [sp]
  409510:	ldp	w3, w7, [sp, #80]
  409514:	mov	w5, #0x0                   	// #0
  409518:	ldr	x0, [x20, #2336]
  40951c:	mov	w4, #0x0                   	// #0
  409520:	bl	40906c <ferror@plt+0x65cc>
  409524:	mov	x2, x19
  409528:	add	x0, sp, #0x70
  40952c:	mov	w1, #0x100                 	// #256
  409530:	bl	402a70 <fgets@plt>
  409534:	cbnz	x0, 4094b8 <ferror@plt+0x6a18>
  409538:	mov	x0, x19
  40953c:	bl	402550 <fclose@plt>
  409540:	b	4093e4 <ferror@plt+0x6944>
  409544:	sub	sp, sp, #0x2b0
  409548:	mov	x2, #0x268                 	// #616
  40954c:	stp	x29, x30, [sp]
  409550:	mov	x29, sp
  409554:	stp	x21, x22, [sp, #32]
  409558:	mov	x21, x0
  40955c:	add	x0, sp, #0x48
  409560:	stp	x19, x20, [sp, #16]
  409564:	add	x19, x21, #0x10
  409568:	mov	x20, x1
  40956c:	mov	w1, #0x0                   	// #0
  409570:	stp	x23, x24, [sp, #48]
  409574:	bl	402600 <memset@plt>
  409578:	ldp	w24, w0, [x19, #4]
  40957c:	str	w0, [sp, #616]
  409580:	ldr	w0, [x19, #16]
  409584:	mov	x2, #0x108                 	// #264
  409588:	str	w0, [sp, #620]
  40958c:	mov	w1, #0x0                   	// #0
  409590:	ldrb	w0, [x19, #2]
  409594:	mov	w23, #0x4                   	// #4
  409598:	ldrb	w21, [x21, #17]
  40959c:	mov	w22, #0x28                  	// #40
  4095a0:	str	w0, [sp, #624]
  4095a4:	ldr	w0, [x19, #20]
  4095a8:	str	w21, [sp, #80]
  4095ac:	str	w0, [sp, #636]
  4095b0:	add	x0, sp, #0x58
  4095b4:	bl	402600 <memset@plt>
  4095b8:	ldr	w19, [x19, #12]
  4095bc:	add	x0, sp, #0x160
  4095c0:	mov	x2, #0x108                 	// #264
  4095c4:	mov	w1, #0x0                   	// #0
  4095c8:	strh	w23, [sp, #90]
  4095cc:	strh	w22, [sp, #94]
  4095d0:	str	w24, [sp, #96]
  4095d4:	bl	402600 <memset@plt>
  4095d8:	strh	w23, [sp, #354]
  4095dc:	cmp	w21, #0x1
  4095e0:	strh	w22, [sp, #358]
  4095e4:	str	w19, [sp, #360]
  4095e8:	b.ne	409610 <ferror@plt+0x6b70>  // b.any
  4095ec:	ldr	w0, [x20]
  4095f0:	tbnz	w0, #11, 409620 <ferror@plt+0x6b80>
  4095f4:	mov	w0, #0x0                   	// #0
  4095f8:	ldp	x29, x30, [sp]
  4095fc:	ldp	x19, x20, [sp, #16]
  409600:	ldp	x21, x22, [sp, #32]
  409604:	ldp	x23, x24, [sp, #48]
  409608:	add	sp, sp, #0x2b0
  40960c:	ret
  409610:	cmp	w21, #0x2
  409614:	b.ne	409620 <ferror@plt+0x6b80>  // b.any
  409618:	ldr	w0, [x20]
  40961c:	tbz	w0, #12, 4095f4 <ferror@plt+0x6b54>
  409620:	ldr	x0, [x20, #16]
  409624:	cbnz	x0, 409654 <ferror@plt+0x6bb4>
  409628:	add	x0, sp, #0x48
  40962c:	bl	40545c <ferror@plt+0x29bc>
  409630:	ldr	w1, [sp, #616]
  409634:	add	x0, sp, #0x58
  409638:	bl	4052f4 <ferror@plt+0x2854>
  40963c:	ldr	w1, [sp, #620]
  409640:	add	x0, sp, #0x160
  409644:	bl	4052f4 <ferror@plt+0x2854>
  409648:	add	x0, sp, #0x27c
  40964c:	bl	407430 <ferror@plt+0x4990>
  409650:	b	4095f4 <ferror@plt+0x6b54>
  409654:	add	x1, sp, #0x48
  409658:	bl	4080ec <ferror@plt+0x564c>
  40965c:	cbnz	w0, 409628 <ferror@plt+0x6b88>
  409660:	b	4095f4 <ferror@plt+0x6b54>
  409664:	sub	sp, sp, #0x320
  409668:	mov	x2, #0x268                 	// #616
  40966c:	stp	x29, x30, [sp]
  409670:	mov	x29, sp
  409674:	stp	x19, x20, [sp, #16]
  409678:	mov	x19, x0
  40967c:	add	x0, sp, #0xb8
  409680:	stp	x21, x22, [sp, #32]
  409684:	stp	x23, x24, [sp, #48]
  409688:	mov	x24, x1
  40968c:	mov	w1, #0x0                   	// #0
  409690:	stp	x25, x26, [sp, #64]
  409694:	str	x27, [sp, #80]
  409698:	bl	402600 <memset@plt>
  40969c:	mov	x2, x19
  4096a0:	add	x0, sp, #0x70
  4096a4:	mov	w1, #0x8                   	// #8
  4096a8:	ldr	w3, [x2], #32
  4096ac:	sub	w3, w3, #0x20
  4096b0:	bl	412fb4 <ferror@plt+0x10514>
  4096b4:	ldrb	w0, [x19, #17]
  4096b8:	str	w0, [sp, #192]
  4096bc:	ldr	w0, [x19, #20]
  4096c0:	str	w0, [sp, #748]
  4096c4:	mov	w0, #0x7                   	// #7
  4096c8:	str	w0, [sp, #736]
  4096cc:	ldr	x0, [x19, #24]
  4096d0:	str	x0, [sp, #768]
  4096d4:	ldr	x0, [sp, #120]
  4096d8:	cbz	x0, 4096e8 <ferror@plt+0x6c48>
  4096dc:	ldp	w1, w0, [x0, #4]
  4096e0:	str	w0, [sp, #728]
  4096e4:	str	w1, [sp, #760]
  4096e8:	ldr	x0, [sp, #128]
  4096ec:	cbz	x0, 4096f8 <ferror@plt+0x6c58>
  4096f0:	ldr	w0, [x0, #4]
  4096f4:	str	w0, [sp, #752]
  4096f8:	ldr	x23, [sp, #136]
  4096fc:	cbz	x23, 409704 <ferror@plt+0x6c64>
  409700:	add	x23, x23, #0x4
  409704:	ldr	x22, [sp, #144]
  409708:	cbz	x22, 409710 <ferror@plt+0x6c70>
  40970c:	add	x22, x22, #0x4
  409710:	ldr	x19, [sp, #152]
  409714:	cbz	x19, 40971c <ferror@plt+0x6c7c>
  409718:	add	x19, x19, #0x4
  40971c:	ldr	x21, [sp, #160]
  409720:	cbz	x21, 409728 <ferror@plt+0x6c88>
  409724:	add	x21, x21, #0x4
  409728:	ldr	x20, [sp, #168]
  40972c:	cbz	x20, 409734 <ferror@plt+0x6c94>
  409730:	add	x20, x20, #0x4
  409734:	ldr	x0, [sp, #176]
  409738:	cbz	x0, 409744 <ferror@plt+0x6ca4>
  40973c:	ldr	w0, [x0, #4]
  409740:	str	w0, [sp, #740]
  409744:	ldr	x0, [x24, #16]
  409748:	mov	w1, #0x2c                  	// #44
  40974c:	strh	w1, [sp, #206]
  409750:	strh	w1, [sp, #470]
  409754:	cbz	x0, 409764 <ferror@plt+0x6cc4>
  409758:	add	x1, sp, #0xb8
  40975c:	bl	4080ec <ferror@plt+0x564c>
  409760:	cbz	w0, 40992c <ferror@plt+0x6e8c>
  409764:	add	x0, sp, #0xb8
  409768:	bl	40545c <ferror@plt+0x29bc>
  40976c:	ldr	w27, [sp, #760]
  409770:	adrp	x24, 414000 <ferror@plt+0x11560>
  409774:	adrp	x26, 413000 <ferror@plt+0x10560>
  409778:	add	x24, x24, #0x685
  40977c:	add	x26, x26, #0xe83
  409780:	adrp	x25, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  409784:	cbz	w27, 409950 <ferror@plt+0x6eb0>
  409788:	ldr	w0, [x25, #3592]
  40978c:	cbnz	w0, 409794 <ferror@plt+0x6cf4>
  409790:	bl	403b04 <ferror@plt+0x1064>
  409794:	mov	w0, w27
  409798:	bl	40f154 <ferror@plt+0xc6b4>
  40979c:	ldr	w3, [sp, #728]
  4097a0:	mov	x27, x0
  4097a4:	mov	x1, #0x10                  	// #16
  4097a8:	add	x0, sp, #0x60
  4097ac:	adrp	x2, 414000 <ferror@plt+0x11560>
  4097b0:	add	x2, x2, #0x99d
  4097b4:	bl	402510 <snprintf@plt>
  4097b8:	adrp	x1, 413000 <ferror@plt+0x10560>
  4097bc:	add	x2, sp, #0x60
  4097c0:	add	x1, x1, #0x195
  4097c4:	mov	x0, x27
  4097c8:	mov	x3, #0x0                   	// #0
  4097cc:	bl	405024 <ferror@plt+0x2584>
  4097d0:	mov	x2, x24
  4097d4:	mov	x1, x26
  4097d8:	mov	x3, #0x0                   	// #0
  4097dc:	mov	x0, x24
  4097e0:	adrp	x24, 437000 <stdin@@GLIBC_2.17+0x7208>
  4097e4:	bl	405024 <ferror@plt+0x2584>
  4097e8:	add	x0, sp, #0x2ec
  4097ec:	bl	407430 <ferror@plt+0x4990>
  4097f0:	ldr	w0, [x24, #1664]
  4097f4:	cbz	w0, 409914 <ferror@plt+0x6e74>
  4097f8:	add	x0, sp, #0xb8
  4097fc:	bl	4048c0 <ferror@plt+0x1e20>
  409800:	ldr	w0, [x24, #1664]
  409804:	cbz	w0, 409914 <ferror@plt+0x6e74>
  409808:	cbz	x23, 40981c <ferror@plt+0x6d7c>
  40980c:	adrp	x0, 414000 <ferror@plt+0x11560>
  409810:	mov	x1, x23
  409814:	add	x0, x0, #0x9a1
  409818:	bl	40626c <ferror@plt+0x37cc>
  40981c:	cbz	x22, 409830 <ferror@plt+0x6d90>
  409820:	adrp	x0, 414000 <ferror@plt+0x11560>
  409824:	mov	x1, x22
  409828:	add	x0, x0, #0x9a4
  40982c:	bl	40626c <ferror@plt+0x37cc>
  409830:	cbz	x19, 409914 <ferror@plt+0x6e74>
  409834:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  409838:	ldr	w0, [x0, #1668]
  40983c:	cbz	w0, 409964 <ferror@plt+0x6ec4>
  409840:	adrp	x0, 414000 <ferror@plt+0x11560>
  409844:	add	x0, x0, #0x9a7
  409848:	bl	404730 <ferror@plt+0x1c90>
  40984c:	ldr	w1, [x19, #8]
  409850:	adrp	x0, 414000 <ferror@plt+0x11560>
  409854:	add	x0, x0, #0x9fa
  409858:	bl	404730 <ferror@plt+0x1c90>
  40985c:	ldr	x1, [x19]
  409860:	adrp	x0, 414000 <ferror@plt+0x11560>
  409864:	add	x0, x0, #0x9b7
  409868:	bl	404730 <ferror@plt+0x1c90>
  40986c:	ldr	w1, [x19, #12]
  409870:	adrp	x0, 414000 <ferror@plt+0x11560>
  409874:	add	x0, x0, #0x9c2
  409878:	bl	404730 <ferror@plt+0x1c90>
  40987c:	ldr	w1, [x19, #16]
  409880:	adrp	x0, 414000 <ferror@plt+0x11560>
  409884:	add	x0, x0, #0x9d0
  409888:	bl	404730 <ferror@plt+0x1c90>
  40988c:	ldr	w1, [x19, #20]
  409890:	adrp	x0, 414000 <ferror@plt+0x11560>
  409894:	add	x0, x0, #0x9df
  409898:	bl	404730 <ferror@plt+0x1c90>
  40989c:	ldr	w1, [x19, #24]
  4098a0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4098a4:	add	x0, x0, #0x9ec
  4098a8:	bl	404730 <ferror@plt+0x1c90>
  4098ac:	ldr	w1, [x19, #28]
  4098b0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4098b4:	add	x0, x0, #0x9f8
  4098b8:	bl	404730 <ferror@plt+0x1c90>
  4098bc:	ldr	w1, [x19, #32]
  4098c0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4098c4:	add	x0, x0, #0xa00
  4098c8:	and	w1, w1, #0x1
  4098cc:	bl	404730 <ferror@plt+0x1c90>
  4098d0:	ldr	w1, [x19, #36]
  4098d4:	adrp	x0, 414000 <ferror@plt+0x11560>
  4098d8:	add	x0, x0, #0xa07
  4098dc:	bl	404730 <ferror@plt+0x1c90>
  4098e0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4098e4:	add	x0, x0, #0x87c
  4098e8:	bl	404730 <ferror@plt+0x1c90>
  4098ec:	cbz	x21, 409900 <ferror@plt+0x6e60>
  4098f0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4098f4:	mov	x1, x21
  4098f8:	add	x0, x0, #0xa10
  4098fc:	bl	40626c <ferror@plt+0x37cc>
  409900:	cbz	x20, 409914 <ferror@plt+0x6e74>
  409904:	adrp	x0, 414000 <ferror@plt+0x11560>
  409908:	mov	x1, x20
  40990c:	add	x0, x0, #0xa13
  409910:	bl	40626c <ferror@plt+0x37cc>
  409914:	add	x25, x25, #0xe08
  409918:	ldr	w0, [x25, #2364]
  40991c:	cbz	w0, 40992c <ferror@plt+0x6e8c>
  409920:	add	x0, sp, #0x70
  409924:	mov	w1, #0x8                   	// #8
  409928:	bl	40492c <ferror@plt+0x1e8c>
  40992c:	mov	w0, #0x0                   	// #0
  409930:	ldp	x29, x30, [sp]
  409934:	ldp	x19, x20, [sp, #16]
  409938:	ldp	x21, x22, [sp, #32]
  40993c:	ldp	x23, x24, [sp, #48]
  409940:	ldp	x25, x26, [sp, #64]
  409944:	ldr	x27, [sp, #80]
  409948:	add	sp, sp, #0x320
  40994c:	ret
  409950:	mov	x2, x24
  409954:	mov	x1, x26
  409958:	mov	x0, x24
  40995c:	mov	x3, #0x0                   	// #0
  409960:	b	4097cc <ferror@plt+0x6d2c>
  409964:	adrp	x0, 414000 <ferror@plt+0x11560>
  409968:	add	x0, x0, #0x9af
  40996c:	b	409848 <ferror@plt+0x6da8>
  409970:	stp	x29, x30, [sp, #-64]!
  409974:	mov	w2, #0x100                 	// #256
  409978:	mov	x29, sp
  40997c:	str	x19, [sp, #16]
  409980:	stp	xzr, xzr, [sp, #48]
  409984:	str	x1, [sp, #40]
  409988:	str	w2, [sp, #48]
  40998c:	ldrb	w2, [x0, #16]
  409990:	cmp	w2, #0x10
  409994:	b.eq	409a08 <ferror@plt+0x6f68>  // b.none
  409998:	b.hi	4099c8 <ferror@plt+0x6f28>  // b.pmore
  40999c:	and	w4, w2, #0xfffffff7
  4099a0:	cmp	w4, #0x2
  4099a4:	b.eq	4099e8 <ferror@plt+0x6f48>  // b.none
  4099a8:	cmp	w2, #0x1
  4099ac:	b.eq	409a00 <ferror@plt+0x6f60>  // b.none
  4099b0:	mov	w19, #0xffffffff            	// #-1
  4099b4:	bl	404b5c <ferror@plt+0x20bc>
  4099b8:	mov	w0, w19
  4099bc:	ldr	x19, [sp, #16]
  4099c0:	ldp	x29, x30, [sp], #64
  4099c4:	ret
  4099c8:	cmp	w2, #0x28
  4099cc:	b.eq	409a10 <ferror@plt+0x6f70>  // b.none
  4099d0:	cmp	w2, #0x2c
  4099d4:	b.eq	409a18 <ferror@plt+0x6f78>  // b.none
  4099d8:	cmp	w2, #0x11
  4099dc:	b.ne	4099b0 <ferror@plt+0x6f10>  // b.any
  4099e0:	bl	408bac <ferror@plt+0x610c>
  4099e4:	b	4099f8 <ferror@plt+0x6f58>
  4099e8:	ldr	x1, [x1, #32]
  4099ec:	str	x1, [sp, #56]
  4099f0:	add	x1, sp, #0x28
  4099f4:	bl	40837c <ferror@plt+0x58dc>
  4099f8:	mov	w19, w0
  4099fc:	b	4099b4 <ferror@plt+0x6f14>
  409a00:	bl	408888 <ferror@plt+0x5de8>
  409a04:	b	4099f8 <ferror@plt+0x6f58>
  409a08:	bl	4092f4 <ferror@plt+0x6854>
  409a0c:	b	4099f8 <ferror@plt+0x6f58>
  409a10:	bl	409544 <ferror@plt+0x6aa4>
  409a14:	b	4099f8 <ferror@plt+0x6f58>
  409a18:	bl	409664 <ferror@plt+0x6bc4>
  409a1c:	b	4099f8 <ferror@plt+0x6f58>
  409a20:	sub	sp, sp, #0x490
  409a24:	mov	x0, #0x7                   	// #7
  409a28:	movk	x0, #0x2, lsl #32
  409a2c:	stp	x29, x30, [sp, #16]
  409a30:	add	x29, sp, #0x10
  409a34:	stp	x21, x22, [sp, #48]
  409a38:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  409a3c:	add	x22, x22, #0xe08
  409a40:	stp	x19, x20, [sp, #32]
  409a44:	add	x20, x22, #0x910
  409a48:	stp	xzr, x0, [sp, #144]
  409a4c:	mov	x0, #0x1                   	// #1
  409a50:	movk	x0, #0xb, lsl #32
  409a54:	str	x0, [sp, #160]
  409a58:	ldr	x0, [x20, #8]
  409a5c:	stp	x23, x24, [sp, #64]
  409a60:	stp	x25, x26, [sp, #80]
  409a64:	tst	w0, #0x2
  409a68:	stp	x27, x28, [sp, #96]
  409a6c:	b.ne	409a94 <ferror@plt+0x6ff4>  // b.any
  409a70:	mov	w0, #0x0                   	// #0
  409a74:	ldp	x29, x30, [sp, #16]
  409a78:	ldp	x19, x20, [sp, #32]
  409a7c:	ldp	x21, x22, [sp, #48]
  409a80:	ldp	x23, x24, [sp, #64]
  409a84:	ldp	x25, x26, [sp, #80]
  409a88:	ldp	x27, x28, [sp, #96]
  409a8c:	add	sp, sp, #0x490
  409a90:	ret
  409a94:	adrp	x19, 414000 <ferror@plt+0x11560>
  409a98:	add	x19, x19, #0xa16
  409a9c:	mov	x0, x19
  409aa0:	bl	402a20 <getenv@plt>
  409aa4:	cbz	x0, 409ac8 <ferror@plt+0x7028>
  409aa8:	mov	x0, x19
  409aac:	adrp	x1, 414000 <ferror@plt+0x11560>
  409ab0:	add	x1, x1, #0xa24
  409ab4:	bl	403e4c <ferror@plt+0x13ac>
  409ab8:	mov	x21, x0
  409abc:	cbnz	x0, 409b60 <ferror@plt+0x70c0>
  409ac0:	mov	w0, #0xffffffff            	// #-1
  409ac4:	b	409a74 <ferror@plt+0x6fd4>
  409ac8:	adrp	x0, 413000 <ferror@plt+0x10560>
  409acc:	add	x0, x0, #0xce6
  409ad0:	bl	402a20 <getenv@plt>
  409ad4:	cbnz	x0, 409aa8 <ferror@plt+0x7008>
  409ad8:	add	x0, sp, #0x210
  409adc:	mov	w1, #0x15                  	// #21
  409ae0:	mov	w3, #0xa                   	// #10
  409ae4:	stp	xzr, xzr, [x0, #32]
  409ae8:	stp	xzr, xzr, [x0, #48]
  409aec:	mov	x0, #0x28                  	// #40
  409af0:	movk	x0, #0x14, lsl #32
  409af4:	movk	x0, #0x301, lsl #48
  409af8:	str	x0, [sp, #552]
  409afc:	mov	w0, #0xe240                	// #57920
  409b00:	movk	w0, #0x1, lsl #16
  409b04:	str	w0, [sp, #560]
  409b08:	mov	w0, #0x1                   	// #1
  409b0c:	strb	w0, [sp, #568]
  409b10:	ldr	w0, [x20, #4]
  409b14:	str	w0, [sp, #572]
  409b18:	ldr	w0, [x22, #2364]
  409b1c:	cmp	w0, #0x0
  409b20:	mov	w0, #0x35                  	// #53
  409b24:	csel	w0, w0, w1, ne  // ne = any
  409b28:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x7208>
  409b2c:	ldr	w2, [x1, #1664]
  409b30:	mov	w1, w0
  409b34:	orr	w0, w0, w3
  409b38:	cmp	w2, #0x0
  409b3c:	adrp	x2, 408000 <ferror@plt+0x5560>
  409b40:	csel	w0, w0, w1, ne  // ne = any
  409b44:	add	x2, x2, #0x888
  409b48:	mov	x1, #0x28                  	// #40
  409b4c:	str	w0, [sp, #580]
  409b50:	add	x0, sp, #0x228
  409b54:	bl	406e88 <ferror@plt+0x43e8>
  409b58:	cbnz	w0, 409aa8 <ferror@plt+0x7008>
  409b5c:	b	409a70 <ferror@plt+0x6fd0>
  409b60:	mov	x2, x0
  409b64:	mov	w1, #0x100                 	// #256
  409b68:	add	x0, sp, #0x128
  409b6c:	bl	402a70 <fgets@plt>
  409b70:	cbnz	x0, 409b80 <ferror@plt+0x70e0>
  409b74:	mov	x0, x21
  409b78:	bl	402550 <fclose@plt>
  409b7c:	b	409ac0 <ferror@plt+0x7020>
  409b80:	add	x0, sp, #0x128
  409b84:	mov	x2, #0x4                   	// #4
  409b88:	adrp	x1, 414000 <ferror@plt+0x11560>
  409b8c:	adrp	x25, 414000 <ferror@plt+0x11560>
  409b90:	add	x1, x1, #0xa2d
  409b94:	add	x25, x25, #0xa32
  409b98:	bl	402750 <memcmp@plt>
  409b9c:	add	x26, sp, #0xa8
  409ba0:	mov	w24, w0
  409ba4:	add	x27, sp, #0x98
  409ba8:	mov	w23, #0x0                   	// #0
  409bac:	mov	x2, x21
  409bb0:	add	x0, sp, #0x128
  409bb4:	mov	w1, #0x100                 	// #256
  409bb8:	bl	402a70 <fgets@plt>
  409bbc:	cbz	x0, 409cc8 <ferror@plt+0x7228>
  409bc0:	mov	x1, #0x268                 	// #616
  409bc4:	mov	x0, #0x1                   	// #1
  409bc8:	bl	402630 <calloc@plt>
  409bcc:	mov	x19, x0
  409bd0:	cbz	x0, 409cc8 <ferror@plt+0x7228>
  409bd4:	add	x0, x0, #0x234
  409bd8:	stp	x0, x26, [sp]
  409bdc:	add	x7, x19, #0x228
  409be0:	add	x6, x19, #0x8
  409be4:	add	x5, sp, #0x8c
  409be8:	add	x4, x19, #0x230
  409bec:	add	x3, x19, #0x22c
  409bf0:	add	x2, x19, #0x224
  409bf4:	mov	x1, x25
  409bf8:	add	x0, sp, #0x128
  409bfc:	bl	402990 <__isoc99_sscanf@plt>
  409c00:	cmp	w0, #0x7
  409c04:	b.gt	409c0c <ferror@plt+0x716c>
  409c08:	strb	wzr, [sp, #168]
  409c0c:	ldr	w0, [x19, #564]
  409c10:	ldr	w1, [sp, #140]
  409c14:	str	w0, [x19, #544]
  409c18:	mov	w0, #0x1                   	// #1
  409c1c:	strh	w0, [x19, #22]
  409c20:	strh	w0, [x19, #286]
  409c24:	ldr	w0, [x19, #8]
  409c28:	tbz	w1, #16, 409c60 <ferror@plt+0x71c0>
  409c2c:	mov	w1, #0xa                   	// #10
  409c30:	str	w1, [x19, #552]
  409c34:	add	x1, x22, #0x910
  409c38:	bl	40540c <ferror@plt+0x296c>
  409c3c:	tst	w0, #0xff
  409c40:	b.ne	409c54 <ferror@plt+0x71b4>  // b.any
  409c44:	ldr	w0, [x1, #4]
  409c48:	ldr	w2, [x19, #552]
  409c4c:	asr	w0, w0, w2
  409c50:	tbnz	w0, #0, 409c98 <ferror@plt+0x71f8>
  409c54:	mov	x0, x19
  409c58:	bl	4027f0 <free@plt>
  409c5c:	b	409bac <ferror@plt+0x710c>
  409c60:	ldr	w1, [x19, #552]
  409c64:	sub	w1, w1, #0x1
  409c68:	cmp	w1, #0x3
  409c6c:	b.hi	409c34 <ferror@plt+0x7194>  // b.pmore
  409c70:	ldr	w1, [x27, w1, sxtw #2]
  409c74:	cmp	w0, #0x2
  409c78:	str	w1, [x19, #552]
  409c7c:	b.ne	409c34 <ferror@plt+0x7194>  // b.any
  409c80:	cmp	w1, #0x7
  409c84:	b.ne	409c34 <ferror@plt+0x7194>  // b.any
  409c88:	ldr	w1, [x19, #548]
  409c8c:	cbz	w1, 409c34 <ferror@plt+0x7194>
  409c90:	mov	w1, #0x1                   	// #1
  409c94:	b	409c30 <ferror@plt+0x7190>
  409c98:	cbz	w24, 409ca8 <ferror@plt+0x7208>
  409c9c:	add	x0, x19, #0x200
  409ca0:	str	wzr, [x19, #548]
  409ca4:	stur	xzr, [x0, #44]
  409ca8:	ldrb	w0, [sp, #168]
  409cac:	cbz	w0, 409cfc <ferror@plt+0x725c>
  409cb0:	mov	x0, x26
  409cb4:	bl	402680 <strdup@plt>
  409cb8:	str	x0, [x19, #592]
  409cbc:	cbnz	x0, 409cfc <ferror@plt+0x725c>
  409cc0:	mov	x0, x19
  409cc4:	bl	4027f0 <free@plt>
  409cc8:	mov	x0, x21
  409ccc:	bl	402550 <fclose@plt>
  409cd0:	ldr	x19, [sp, #144]
  409cd4:	cbz	x19, 409a70 <ferror@plt+0x6fd0>
  409cd8:	mov	x0, x19
  409cdc:	bl	407700 <ferror@plt+0x4c60>
  409ce0:	ldr	x0, [x19]
  409ce4:	str	x0, [sp, #144]
  409ce8:	ldr	x0, [x19, #592]
  409cec:	bl	4027f0 <free@plt>
  409cf0:	mov	x0, x19
  409cf4:	bl	4027f0 <free@plt>
  409cf8:	b	409cd0 <ferror@plt+0x7230>
  409cfc:	ldr	w1, [x19, #548]
  409d00:	ldr	x20, [sp, #144]
  409d04:	cbz	w1, 409dc8 <ferror@plt+0x7328>
  409d08:	mov	x0, x20
  409d0c:	b	409d20 <ferror@plt+0x7280>
  409d10:	ldr	w2, [x0, #544]
  409d14:	cmp	w1, w2
  409d18:	b.eq	409db4 <ferror@plt+0x7314>  // b.none
  409d1c:	ldr	x0, [x0]
  409d20:	cbnz	x0, 409d10 <ferror@plt+0x7270>
  409d24:	adrp	x0, 413000 <ferror@plt+0x10560>
  409d28:	add	x0, x0, #0xea7
  409d2c:	str	x0, [x19, #600]
  409d30:	b	409dc8 <ferror@plt+0x7328>
  409d34:	add	x0, sp, #0x90
  409d38:	cbnz	x20, 409d60 <ferror@plt+0x72c0>
  409d3c:	str	x20, [x19]
  409d40:	add	w23, w23, #0x1
  409d44:	str	x19, [x0]
  409d48:	cmp	w23, #0x6a6
  409d4c:	b.le	409bac <ferror@plt+0x710c>
  409d50:	ldr	x19, [sp, #144]
  409d54:	cbnz	x19, 409d90 <ferror@plt+0x72f0>
  409d58:	mov	w23, #0x0                   	// #0
  409d5c:	b	409bac <ferror@plt+0x710c>
  409d60:	ldr	w2, [x19, #8]
  409d64:	ldr	w1, [x20, #8]
  409d68:	cmp	w2, w1
  409d6c:	b.cc	409d3c <ferror@plt+0x729c>  // b.lo, b.ul, b.last
  409d70:	b.ne	409d84 <ferror@plt+0x72e4>  // b.any
  409d74:	ldr	w2, [x19, #564]
  409d78:	ldr	w1, [x20, #564]
  409d7c:	cmp	w2, w1
  409d80:	b.cc	409d3c <ferror@plt+0x729c>  // b.lo, b.ul, b.last
  409d84:	mov	x0, x20
  409d88:	ldr	x20, [x20]
  409d8c:	b	409d38 <ferror@plt+0x7298>
  409d90:	mov	x0, x19
  409d94:	bl	407700 <ferror@plt+0x4c60>
  409d98:	ldr	x0, [x19]
  409d9c:	str	x0, [sp, #144]
  409da0:	ldr	x0, [x19, #592]
  409da4:	bl	4027f0 <free@plt>
  409da8:	mov	x0, x19
  409dac:	bl	4027f0 <free@plt>
  409db0:	b	409d50 <ferror@plt+0x72b0>
  409db4:	ldr	x1, [x0, #592]
  409db8:	cbnz	x1, 409dc4 <ferror@plt+0x7324>
  409dbc:	adrp	x1, 413000 <ferror@plt+0x10560>
  409dc0:	add	x1, x1, #0xe83
  409dc4:	str	x1, [x19, #600]
  409dc8:	ldr	x28, [x22, #2336]
  409dcc:	cbz	x28, 409d34 <ferror@plt+0x7294>
  409dd0:	mov	x2, #0x268                 	// #616
  409dd4:	add	x0, sp, #0x228
  409dd8:	mov	w1, #0x0                   	// #0
  409ddc:	bl	402600 <memset@plt>
  409de0:	mov	w0, #0x1                   	// #1
  409de4:	strh	w0, [sp, #574]
  409de8:	ldr	x2, [x19, #600]
  409dec:	strh	w0, [sp, #838]
  409df0:	ldr	x0, [x19, #592]
  409df4:	str	x0, [sp, #576]
  409df8:	cbz	x2, 409e1c <ferror@plt+0x737c>
  409dfc:	adrp	x1, 413000 <ferror@plt+0x10560>
  409e00:	mov	x0, x2
  409e04:	add	x1, x1, #0xe83
  409e08:	str	x2, [sp, #120]
  409e0c:	bl	402770 <strcmp@plt>
  409e10:	cbz	w0, 409e1c <ferror@plt+0x737c>
  409e14:	ldr	x2, [sp, #120]
  409e18:	str	x2, [sp, #840]
  409e1c:	add	x1, sp, #0x228
  409e20:	mov	x0, x28
  409e24:	bl	4080ec <ferror@plt+0x564c>
  409e28:	cbnz	w0, 409d34 <ferror@plt+0x7294>
  409e2c:	ldr	x0, [x19, #592]
  409e30:	bl	4027f0 <free@plt>
  409e34:	b	409c54 <ferror@plt+0x71b4>
  409e38:	mov	x12, #0x42a0                	// #17056
  409e3c:	sub	sp, sp, x12
  409e40:	adrp	x0, 414000 <ferror@plt+0x11560>
  409e44:	add	x0, x0, #0xab0
  409e48:	stp	x29, x30, [sp]
  409e4c:	mov	x29, sp
  409e50:	stp	x19, x20, [sp, #16]
  409e54:	stp	x21, x22, [sp, #32]
  409e58:	bl	402a20 <getenv@plt>
  409e5c:	adrp	x1, 416000 <ferror@plt+0x13560>
  409e60:	add	x1, x1, #0xf67
  409e64:	bl	4028d0 <fopen64@plt>
  409e68:	cbz	x0, 409ee8 <ferror@plt+0x7448>
  409e6c:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  409e70:	mov	x20, x0
  409e74:	add	x22, sp, #0x2b0
  409e78:	add	x21, x21, #0xe08
  409e7c:	mov	x2, #0x268                 	// #616
  409e80:	mov	w1, #0x0                   	// #0
  409e84:	add	x0, sp, #0x38
  409e88:	bl	402600 <memset@plt>
  409e8c:	mov	x3, x20
  409e90:	add	x0, sp, #0x2a0
  409e94:	mov	x2, #0x10                  	// #16
  409e98:	mov	x1, #0x1                   	// #1
  409e9c:	bl	4027b0 <fread@plt>
  409ea0:	cmp	x0, #0x10
  409ea4:	b.eq	409f14 <ferror@plt+0x7474>  // b.none
  409ea8:	mov	x0, x20
  409eac:	bl	402aa0 <ferror@plt>
  409eb0:	cbz	w0, 409ec0 <ferror@plt+0x7420>
  409eb4:	adrp	x0, 414000 <ferror@plt+0x11560>
  409eb8:	add	x0, x0, #0xa60
  409ebc:	bl	4023e0 <perror@plt>
  409ec0:	mov	x0, x20
  409ec4:	bl	402720 <feof@plt>
  409ec8:	cbz	w0, 409ee0 <ferror@plt+0x7440>
  409ecc:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  409ed0:	ldr	x1, [x0, #3544]
  409ed4:	adrp	x0, 414000 <ferror@plt+0x11560>
  409ed8:	add	x0, x0, #0xa82
  409edc:	bl	4023b0 <fputs@plt>
  409ee0:	mov	w19, #0xffffffff            	// #-1
  409ee4:	b	409fe4 <ferror@plt+0x7544>
  409ee8:	mov	w19, #0xffffffff            	// #-1
  409eec:	adrp	x0, 414000 <ferror@plt+0x11560>
  409ef0:	add	x0, x0, #0xa4b
  409ef4:	bl	4023e0 <perror@plt>
  409ef8:	mov	w0, w19
  409efc:	mov	x12, #0x42a0                	// #17056
  409f00:	ldp	x29, x30, [sp]
  409f04:	ldp	x19, x20, [sp, #16]
  409f08:	ldp	x21, x22, [sp, #32]
  409f0c:	add	sp, sp, x12
  409f10:	ret
  409f14:	ldr	w19, [sp, #672]
  409f18:	mov	x3, x20
  409f1c:	mov	x0, x22
  409f20:	mov	x1, #0x1                   	// #1
  409f24:	sub	x19, x19, #0xd
  409f28:	and	x19, x19, #0xfffffffc
  409f2c:	mov	x2, x19
  409f30:	bl	4027b0 <fread@plt>
  409f34:	cmp	x19, x0
  409f38:	b.eq	409f54 <ferror@plt+0x74b4>  // b.none
  409f3c:	mov	x0, x20
  409f40:	bl	402aa0 <ferror@plt>
  409f44:	cbz	w0, 409ec0 <ferror@plt+0x7420>
  409f48:	adrp	x0, 414000 <ferror@plt+0x11560>
  409f4c:	add	x0, x0, #0xaa7
  409f50:	b	409ebc <ferror@plt+0x741c>
  409f54:	ldrh	w0, [sp, #676]
  409f58:	cmp	w0, #0x3
  409f5c:	b.eq	409ff0 <ferror@plt+0x7550>  // b.none
  409f60:	cmp	w0, #0x2
  409f64:	b.ne	409fa8 <ferror@plt+0x7508>  // b.any
  409f68:	ldr	w0, [sp, #672]
  409f6c:	cmp	w0, #0x23
  409f70:	b.hi	409f88 <ferror@plt+0x74e8>  // b.pmore
  409f74:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  409f78:	ldr	x1, [x0, #3544]
  409f7c:	adrp	x0, 414000 <ferror@plt+0x11560>
  409f80:	add	x0, x0, #0xabd
  409f84:	b	409edc <ferror@plt+0x743c>
  409f88:	bl	402a10 <__errno_location@plt>
  409f8c:	ldr	w1, [sp, #688]
  409f90:	neg	w1, w1
  409f94:	str	w1, [x0]
  409f98:	adrp	x0, 414000 <ferror@plt+0x11560>
  409f9c:	add	x0, x0, #0xace
  409fa0:	bl	4023e0 <perror@plt>
  409fa4:	b	409ee0 <ferror@plt+0x7440>
  409fa8:	add	x0, sp, #0x2a0
  409fac:	add	x1, sp, #0x38
  409fb0:	bl	404534 <ferror@plt+0x1a94>
  409fb4:	mov	w0, #0x6                   	// #6
  409fb8:	str	w0, [sp, #64]
  409fbc:	ldr	x0, [x21, #2336]
  409fc0:	cbz	x0, 409fd0 <ferror@plt+0x7530>
  409fc4:	add	x1, sp, #0x38
  409fc8:	bl	4080ec <ferror@plt+0x564c>
  409fcc:	cbz	w0, 409e7c <ferror@plt+0x73dc>
  409fd0:	add	x1, sp, #0x38
  409fd4:	add	x0, sp, #0x2a0
  409fd8:	bl	4074ec <ferror@plt+0x4a4c>
  409fdc:	mov	w19, w0
  409fe0:	tbz	w0, #31, 409e7c <ferror@plt+0x73dc>
  409fe4:	mov	x0, x20
  409fe8:	bl	402550 <fclose@plt>
  409fec:	b	409ef8 <ferror@plt+0x7458>
  409ff0:	mov	w19, #0x0                   	// #0
  409ff4:	b	409fe4 <ferror@plt+0x7544>
  409ff8:	stp	x29, x30, [sp, #-336]!
  409ffc:	mov	x2, #0x120                 	// #288
  40a000:	mov	w1, #0x0                   	// #0
  40a004:	mov	x29, sp
  40a008:	stp	x19, x20, [sp, #16]
  40a00c:	mov	x20, x0
  40a010:	add	x0, sp, #0x30
  40a014:	bl	402600 <memset@plt>
  40a018:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a01c:	ldr	w0, [x0, #3592]
  40a020:	cbnz	w0, 40a028 <ferror@plt+0x7588>
  40a024:	bl	403b04 <ferror@plt+0x1064>
  40a028:	mov	x0, x20
  40a02c:	bl	40f248 <ferror@plt+0xc7a8>
  40a030:	mov	w19, w0
  40a034:	cbnz	w0, 40a084 <ferror@plt+0x75e4>
  40a038:	add	x1, sp, #0x28
  40a03c:	mov	x0, x20
  40a040:	mov	w2, #0x0                   	// #0
  40a044:	bl	402390 <strtoul@plt>
  40a048:	mov	x19, x0
  40a04c:	ldr	x0, [sp, #40]
  40a050:	cbz	x0, 40a070 <ferror@plt+0x75d0>
  40a054:	cmp	x0, x20
  40a058:	b.eq	40a070 <ferror@plt+0x75d0>  // b.none
  40a05c:	ldrb	w0, [x0]
  40a060:	cbnz	w0, 40a070 <ferror@plt+0x75d0>
  40a064:	mov	x0, #0xffffffff            	// #4294967295
  40a068:	cmp	x19, x0
  40a06c:	b.ls	40a084 <ferror@plt+0x75e4>  // b.plast
  40a070:	mov	x20, #0x0                   	// #0
  40a074:	mov	x0, x20
  40a078:	ldp	x19, x20, [sp, #16]
  40a07c:	ldp	x29, x30, [sp], #336
  40a080:	ret
  40a084:	mov	x0, #0x120                 	// #288
  40a088:	bl	402580 <malloc@plt>
  40a08c:	add	x1, sp, #0x30
  40a090:	mov	x20, x0
  40a094:	mov	x2, #0x120                 	// #288
  40a098:	str	w19, [sp, #316]
  40a09c:	bl	402370 <memcpy@plt>
  40a0a0:	b	40a074 <ferror@plt+0x75d4>
  40a0a4:	stp	x29, x30, [sp, #-400]!
  40a0a8:	mov	x2, #0x120                 	// #288
  40a0ac:	mov	x29, sp
  40a0b0:	stp	x21, x22, [sp, #32]
  40a0b4:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a0b8:	stp	x23, x24, [sp, #48]
  40a0bc:	add	x23, x22, #0xe08
  40a0c0:	and	w24, w1, #0xff
  40a0c4:	mov	w1, #0x0                   	// #0
  40a0c8:	stp	x19, x20, [sp, #16]
  40a0cc:	mov	x19, x0
  40a0d0:	add	x0, sp, #0x70
  40a0d4:	stp	x25, x26, [sp, #64]
  40a0d8:	adrp	x20, 414000 <ferror@plt+0x11560>
  40a0dc:	stp	x27, x28, [sp, #80]
  40a0e0:	bl	402600 <memset@plt>
  40a0e4:	mov	w0, #0xffffffff            	// #-1
  40a0e8:	ldr	w21, [x23, #2360]
  40a0ec:	add	x20, x20, #0xadf
  40a0f0:	str	w0, [sp, #376]
  40a0f4:	cmp	w21, #0x1
  40a0f8:	b.eq	40a110 <ferror@plt+0x7670>  // b.none
  40a0fc:	mov	x1, x20
  40a100:	mov	x0, x19
  40a104:	mov	x2, #0x5                   	// #5
  40a108:	bl	4025c0 <strncmp@plt>
  40a10c:	cbnz	w0, 40a170 <ferror@plt+0x76d0>
  40a110:	mov	w0, #0x1                   	// #1
  40a114:	mov	x1, x20
  40a118:	mov	x2, #0x5                   	// #5
  40a11c:	strh	w0, [sp, #118]
  40a120:	mov	x0, x19
  40a124:	bl	4025c0 <strncmp@plt>
  40a128:	cbnz	w0, 40a130 <ferror@plt+0x7690>
  40a12c:	add	x19, x19, #0x5
  40a130:	mov	x0, x19
  40a134:	mov	w21, #0x1                   	// #1
  40a138:	bl	402680 <strdup@plt>
  40a13c:	mov	x19, x0
  40a140:	bl	4023a0 <strlen@plt>
  40a144:	ubfiz	w0, w0, #3, #13
  40a148:	strh	w0, [sp, #116]
  40a14c:	str	x19, [sp, #120]
  40a150:	ldr	w6, [x23, #2324]
  40a154:	mov	w0, w21
  40a158:	add	x23, x23, #0x910
  40a15c:	str	xzr, [x23, #8]
  40a160:	bl	4073bc <ferror@plt+0x491c>
  40a164:	cbz	w6, 40a6cc <ferror@plt+0x7c2c>
  40a168:	str	w6, [x23, #4]
  40a16c:	b	40a6cc <ferror@plt+0x7c2c>
  40a170:	adrp	x20, 414000 <ferror@plt+0x11560>
  40a174:	cmp	w21, #0x11
  40a178:	add	x20, x20, #0xae8
  40a17c:	b.eq	40a194 <ferror@plt+0x76f4>  // b.none
  40a180:	mov	x1, x20
  40a184:	mov	x0, x19
  40a188:	mov	x2, #0x5                   	// #5
  40a18c:	bl	4025c0 <strncmp@plt>
  40a190:	cbnz	w0, 40a274 <ferror@plt+0x77d4>
  40a194:	mov	w0, #0x11                  	// #17
  40a198:	mov	x1, x20
  40a19c:	mov	x2, #0x5                   	// #5
  40a1a0:	strh	w0, [sp, #118]
  40a1a4:	mov	x0, x19
  40a1a8:	bl	4025c0 <strncmp@plt>
  40a1ac:	cbnz	w0, 40a1b4 <ferror@plt+0x7714>
  40a1b0:	add	x19, x19, #0x5
  40a1b4:	mov	x0, x19
  40a1b8:	mov	w1, #0x3a                  	// #58
  40a1bc:	bl	402840 <strchr@plt>
  40a1c0:	cbnz	x0, 40a1d4 <ferror@plt+0x7734>
  40a1c4:	ldrb	w0, [x19]
  40a1c8:	cbnz	w0, 40a234 <ferror@plt+0x7794>
  40a1cc:	mov	w21, #0x11                  	// #17
  40a1d0:	b	40a150 <ferror@plt+0x76b0>
  40a1d4:	ldrb	w1, [x0, #1]
  40a1d8:	strb	wzr, [x0]
  40a1dc:	cbz	w1, 40a1c4 <ferror@plt+0x7724>
  40a1e0:	add	x20, x0, #0x1
  40a1e4:	adrp	x1, 413000 <ferror@plt+0x10560>
  40a1e8:	mov	x0, x20
  40a1ec:	add	x1, x1, #0xe83
  40a1f0:	bl	402770 <strcmp@plt>
  40a1f4:	cbz	w0, 40a1c4 <ferror@plt+0x7724>
  40a1f8:	mov	x1, x20
  40a1fc:	add	x0, sp, #0x178
  40a200:	mov	w2, #0x0                   	// #0
  40a204:	bl	40b608 <ferror@plt+0x8b68>
  40a208:	cbz	w0, 40a1c4 <ferror@plt+0x7724>
  40a20c:	ldr	w0, [x22, #3592]
  40a210:	cbnz	w0, 40a218 <ferror@plt+0x7778>
  40a214:	bl	403b04 <ferror@plt+0x1064>
  40a218:	mov	x0, x20
  40a21c:	bl	40f248 <ferror@plt+0xc7a8>
  40a220:	str	w0, [sp, #376]
  40a224:	cmp	w0, #0x0
  40a228:	b.gt	40a1c4 <ferror@plt+0x7724>
  40a22c:	mov	x22, #0x0                   	// #0
  40a230:	b	40a75c <ferror@plt+0x7cbc>
  40a234:	adrp	x1, 413000 <ferror@plt+0x10560>
  40a238:	mov	x0, x19
  40a23c:	add	x1, x1, #0xe83
  40a240:	bl	402770 <strcmp@plt>
  40a244:	cbz	w0, 40a1cc <ferror@plt+0x772c>
  40a248:	mov	w0, #0x20                  	// #32
  40a24c:	mov	x1, x19
  40a250:	strh	w0, [sp, #116]
  40a254:	add	x0, sp, #0x6c
  40a258:	bl	40f43c <ferror@plt+0xc99c>
  40a25c:	cbnz	w0, 40a22c <ferror@plt+0x778c>
  40a260:	ldrh	w0, [sp, #108]
  40a264:	rev16	w0, w0
  40a268:	and	w0, w0, #0xffff
  40a26c:	str	w0, [sp, #120]
  40a270:	b	40a1cc <ferror@plt+0x772c>
  40a274:	adrp	x20, 414000 <ferror@plt+0x11560>
  40a278:	cmp	w21, #0x10
  40a27c:	add	x20, x20, #0xae5
  40a280:	b.eq	40a298 <ferror@plt+0x77f8>  // b.none
  40a284:	mov	x1, x20
  40a288:	mov	x0, x19
  40a28c:	mov	x2, #0x8                   	// #8
  40a290:	bl	4025c0 <strncmp@plt>
  40a294:	cbnz	w0, 40a35c <ferror@plt+0x78bc>
  40a298:	mov	w0, #0x10                  	// #16
  40a29c:	mov	x1, x20
  40a2a0:	mov	x2, #0x8                   	// #8
  40a2a4:	strh	w0, [sp, #118]
  40a2a8:	mov	x0, x19
  40a2ac:	bl	4025c0 <strncmp@plt>
  40a2b0:	cbnz	w0, 40a2b8 <ferror@plt+0x7818>
  40a2b4:	add	x19, x19, #0x8
  40a2b8:	mov	x0, x19
  40a2bc:	mov	w1, #0x3a                  	// #58
  40a2c0:	bl	402840 <strchr@plt>
  40a2c4:	cbz	x0, 40a318 <ferror@plt+0x7878>
  40a2c8:	ldrb	w1, [x0, #1]
  40a2cc:	strb	wzr, [x0]
  40a2d0:	cbz	w1, 40a318 <ferror@plt+0x7878>
  40a2d4:	add	x20, x0, #0x1
  40a2d8:	adrp	x1, 413000 <ferror@plt+0x10560>
  40a2dc:	mov	x0, x20
  40a2e0:	add	x1, x1, #0xe83
  40a2e4:	bl	402770 <strcmp@plt>
  40a2e8:	cbz	w0, 40a318 <ferror@plt+0x7878>
  40a2ec:	mov	x1, x20
  40a2f0:	add	x0, sp, #0x178
  40a2f4:	mov	w2, #0x0                   	// #0
  40a2f8:	bl	40b608 <ferror@plt+0x8b68>
  40a2fc:	cbz	w0, 40a318 <ferror@plt+0x7878>
  40a300:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a304:	mov	x0, x20
  40a308:	add	x1, x1, #0x93a
  40a30c:	bl	402770 <strcmp@plt>
  40a310:	cbnz	w0, 40a22c <ferror@plt+0x778c>
  40a314:	str	wzr, [sp, #376]
  40a318:	ldrb	w0, [x19]
  40a31c:	cbnz	w0, 40a328 <ferror@plt+0x7888>
  40a320:	mov	w21, #0x10                  	// #16
  40a324:	b	40a150 <ferror@plt+0x76b0>
  40a328:	adrp	x1, 413000 <ferror@plt+0x10560>
  40a32c:	mov	x0, x19
  40a330:	add	x1, x1, #0xe83
  40a334:	bl	402770 <strcmp@plt>
  40a338:	cbz	w0, 40a320 <ferror@plt+0x7880>
  40a33c:	mov	w0, #0x20                  	// #32
  40a340:	mov	x1, x19
  40a344:	strh	w0, [sp, #116]
  40a348:	add	x0, sp, #0x78
  40a34c:	bl	40eab0 <ferror@plt+0xc010>
  40a350:	cmn	w0, #0x1
  40a354:	b.ne	40a320 <ferror@plt+0x7880>  // b.any
  40a358:	b	40a22c <ferror@plt+0x778c>
  40a35c:	adrp	x20, 414000 <ferror@plt+0x11560>
  40a360:	cmp	w21, #0x28
  40a364:	add	x20, x20, #0xaee
  40a368:	b.eq	40a380 <ferror@plt+0x78e0>  // b.none
  40a36c:	mov	x1, x20
  40a370:	mov	x0, x19
  40a374:	mov	x2, #0x6                   	// #6
  40a378:	bl	4025c0 <strncmp@plt>
  40a37c:	cbnz	w0, 40a45c <ferror@plt+0x79bc>
  40a380:	mov	w0, #0xffffffff            	// #-1
  40a384:	str	w0, [sp, #108]
  40a388:	mov	w0, #0x28                  	// #40
  40a38c:	mov	x1, x20
  40a390:	mov	x2, #0x6                   	// #6
  40a394:	strh	w0, [sp, #118]
  40a398:	mov	x0, x19
  40a39c:	bl	4025c0 <strncmp@plt>
  40a3a0:	cbnz	w0, 40a3a8 <ferror@plt+0x7908>
  40a3a4:	add	x19, x19, #0x6
  40a3a8:	cbnz	w24, 40a6ec <ferror@plt+0x7c4c>
  40a3ac:	mov	x0, x19
  40a3b0:	mov	w1, #0x3a                  	// #58
  40a3b4:	bl	402840 <strchr@plt>
  40a3b8:	mov	x20, x0
  40a3bc:	cbnz	x0, 40a3f8 <ferror@plt+0x7958>
  40a3c0:	ldrb	w0, [x19]
  40a3c4:	cbnz	w0, 40a428 <ferror@plt+0x7988>
  40a3c8:	ldr	w19, [sp, #108]
  40a3cc:	add	x0, sp, #0x70
  40a3d0:	mov	x2, #0x108                 	// #264
  40a3d4:	mov	w1, #0x0                   	// #0
  40a3d8:	bl	402600 <memset@plt>
  40a3dc:	mov	w21, #0x28                  	// #40
  40a3e0:	mov	w0, #0x4                   	// #4
  40a3e4:	strh	w0, [sp, #114]
  40a3e8:	mov	w0, #0x28                  	// #40
  40a3ec:	strh	w0, [sp, #118]
  40a3f0:	str	w19, [sp, #120]
  40a3f4:	b	40a150 <ferror@plt+0x76b0>
  40a3f8:	strb	wzr, [x20], #1
  40a3fc:	adrp	x1, 413000 <ferror@plt+0x10560>
  40a400:	mov	x0, x20
  40a404:	add	x1, x1, #0xe83
  40a408:	bl	402770 <strcmp@plt>
  40a40c:	cbz	w0, 40a3c0 <ferror@plt+0x7920>
  40a410:	mov	x1, x20
  40a414:	add	x0, sp, #0x178
  40a418:	mov	w2, #0x0                   	// #0
  40a41c:	bl	40b95c <ferror@plt+0x8ebc>
  40a420:	cbz	w0, 40a3c0 <ferror@plt+0x7920>
  40a424:	b	40a22c <ferror@plt+0x778c>
  40a428:	adrp	x1, 413000 <ferror@plt+0x10560>
  40a42c:	mov	x0, x19
  40a430:	add	x1, x1, #0xe83
  40a434:	bl	402770 <strcmp@plt>
  40a438:	cbz	w0, 40a3c8 <ferror@plt+0x7928>
  40a43c:	mov	w0, #0x20                  	// #32
  40a440:	mov	x1, x19
  40a444:	mov	w2, #0x0                   	// #0
  40a448:	strh	w0, [sp, #116]
  40a44c:	add	x0, sp, #0x6c
  40a450:	bl	40b95c <ferror@plt+0x8ebc>
  40a454:	cbz	w0, 40a3c8 <ferror@plt+0x7928>
  40a458:	b	40a22c <ferror@plt+0x778c>
  40a45c:	mov	x0, x19
  40a460:	mov	x2, #0x5                   	// #5
  40a464:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a468:	add	x1, x1, #0xaf5
  40a46c:	bl	4025c0 <strncmp@plt>
  40a470:	cmp	w21, #0x2
  40a474:	b.eq	40a4a0 <ferror@plt+0x7a00>  // b.none
  40a478:	cbz	w0, 40a4a4 <ferror@plt+0x7a04>
  40a47c:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a480:	mov	x0, x19
  40a484:	add	x1, x1, #0xafb
  40a488:	mov	x2, #0x6                   	// #6
  40a48c:	bl	4025c0 <strncmp@plt>
  40a490:	cbnz	w0, 40a4ac <ferror@plt+0x7a0c>
  40a494:	add	x19, x19, #0x6
  40a498:	mov	w21, #0xa                   	// #10
  40a49c:	b	40a4ac <ferror@plt+0x7a0c>
  40a4a0:	cbnz	w0, 40a4ac <ferror@plt+0x7a0c>
  40a4a4:	add	x19, x19, #0x5
  40a4a8:	mov	w21, #0x2                   	// #2
  40a4ac:	ldrb	w0, [x19]
  40a4b0:	cmp	w0, #0x5b
  40a4b4:	b.ne	40a4dc <ferror@plt+0x7a3c>  // b.any
  40a4b8:	add	x19, x19, #0x1
  40a4bc:	mov	w1, #0x5d                  	// #93
  40a4c0:	mov	x0, x19
  40a4c4:	bl	402840 <strchr@plt>
  40a4c8:	mov	x20, x0
  40a4cc:	cbz	x0, 40a22c <ferror@plt+0x778c>
  40a4d0:	strb	wzr, [x20], #1
  40a4d4:	cbnz	w24, 40a510 <ferror@plt+0x7a70>
  40a4d8:	b	40a514 <ferror@plt+0x7a74>
  40a4dc:	cmp	w0, #0x2a
  40a4e0:	b.ne	40a4ec <ferror@plt+0x7a4c>  // b.any
  40a4e4:	add	x20, x19, #0x1
  40a4e8:	b	40a4d4 <ferror@plt+0x7a34>
  40a4ec:	mov	w1, #0x2f                  	// #47
  40a4f0:	mov	x0, x19
  40a4f4:	bl	402840 <strchr@plt>
  40a4f8:	cmp	x0, #0x0
  40a4fc:	csel	x0, x0, x19, ne  // ne = any
  40a500:	mov	w1, #0x3a                  	// #58
  40a504:	bl	4026c0 <strrchr@plt>
  40a508:	mov	x20, x0
  40a50c:	cbz	w24, 40a6f4 <ferror@plt+0x7c54>
  40a510:	mov	x20, x19
  40a514:	ldrb	w0, [x20]
  40a518:	cbz	w0, 40a5dc <ferror@plt+0x7b3c>
  40a51c:	cmp	w0, #0x3a
  40a520:	b.ne	40a528 <ferror@plt+0x7a88>  // b.any
  40a524:	strb	wzr, [x20], #1
  40a528:	ldrb	w0, [x20]
  40a52c:	cmp	w0, #0x2a
  40a530:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40a534:	b.eq	40a5dc <ferror@plt+0x7b3c>  // b.none
  40a538:	mov	x1, x20
  40a53c:	add	x0, sp, #0x178
  40a540:	mov	w2, #0x0                   	// #0
  40a544:	bl	40b608 <ferror@plt+0x8b68>
  40a548:	cbz	w0, 40a5dc <ferror@plt+0x7b3c>
  40a54c:	ldr	w0, [x23, #2320]
  40a550:	tbz	w0, #2, 40a5b8 <ferror@plt+0x7b18>
  40a554:	mov	x0, x20
  40a558:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a55c:	add	x1, x1, #0xd88
  40a560:	bl	402a50 <getservbyname@plt>
  40a564:	mov	x22, x0
  40a568:	ldr	w0, [x23, #2320]
  40a56c:	tbz	w0, #0, 40a710 <ferror@plt+0x7c70>
  40a570:	mov	x0, x20
  40a574:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a578:	add	x1, x1, #0xdb4
  40a57c:	bl	402a50 <getservbyname@plt>
  40a580:	cmp	x22, #0x0
  40a584:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40a588:	b.eq	40a5c0 <ferror@plt+0x7b20>  // b.none
  40a58c:	ldr	w0, [x0, #16]
  40a590:	ldr	w1, [x22, #16]
  40a594:	cmp	w1, w0
  40a598:	b.eq	40a5cc <ferror@plt+0x7b2c>  // b.none
  40a59c:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a5a0:	mov	x2, x20
  40a5a4:	add	x1, x1, #0xb02
  40a5a8:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a5ac:	ldr	x0, [x0, #3544]
  40a5b0:	bl	402a60 <fprintf@plt>
  40a5b4:	b	40a22c <ferror@plt+0x778c>
  40a5b8:	mov	x22, #0x0                   	// #0
  40a5bc:	b	40a568 <ferror@plt+0x7ac8>
  40a5c0:	cbnz	x22, 40a5cc <ferror@plt+0x7b2c>
  40a5c4:	cbz	x0, 40a714 <ferror@plt+0x7c74>
  40a5c8:	mov	x22, x0
  40a5cc:	ldr	w0, [x22, #16]
  40a5d0:	rev16	w0, w0
  40a5d4:	and	w0, w0, #0xffff
  40a5d8:	str	w0, [sp, #376]
  40a5dc:	cbnz	w24, 40a6c8 <ferror@plt+0x7c28>
  40a5e0:	ldrb	w0, [x19]
  40a5e4:	cbz	w0, 40a6c8 <ferror@plt+0x7c28>
  40a5e8:	cmp	w0, #0x2a
  40a5ec:	b.eq	40a6c8 <ferror@plt+0x7c28>  // b.none
  40a5f0:	mov	w2, w21
  40a5f4:	mov	x1, x19
  40a5f8:	add	x0, sp, #0x70
  40a5fc:	bl	40bf90 <ferror@plt+0x94f0>
  40a600:	cbz	w0, 40a6c8 <ferror@plt+0x7c28>
  40a604:	ldr	w0, [x23, #2396]
  40a608:	strh	wzr, [sp, #116]
  40a60c:	cbnz	w0, 40a620 <ferror@plt+0x7b80>
  40a610:	mov	w0, #0x1                   	// #1
  40a614:	bl	402440 <sethostent@plt>
  40a618:	mov	w0, #0x1                   	// #1
  40a61c:	str	w0, [x23, #2396]
  40a620:	cmp	w21, #0x0
  40a624:	mov	w1, #0x2                   	// #2
  40a628:	csel	w1, w21, w1, ne  // ne = any
  40a62c:	mov	x0, x19
  40a630:	bl	402740 <gethostbyname2@plt>
  40a634:	mov	x1, x0
  40a638:	cbz	x0, 40a77c <ferror@plt+0x7cdc>
  40a63c:	add	x0, sp, #0x70
  40a640:	bl	403bc4 <ferror@plt+0x1124>
  40a644:	mov	w20, w0
  40a648:	cbnz	w21, 40a6fc <ferror@plt+0x7c5c>
  40a64c:	mov	w1, #0xa                   	// #10
  40a650:	mov	x0, x19
  40a654:	bl	402740 <gethostbyname2@plt>
  40a658:	mov	x1, x0
  40a65c:	cbz	x0, 40a66c <ferror@plt+0x7bcc>
  40a660:	add	x0, sp, #0x70
  40a664:	bl	403bc4 <ferror@plt+0x1124>
  40a668:	add	w20, w20, w0
  40a66c:	cbnz	w20, 40a6cc <ferror@plt+0x7c2c>
  40a670:	b	40a700 <ferror@plt+0x7c60>
  40a674:	ldr	x0, [x22, #24]
  40a678:	cmp	x0, x26
  40a67c:	b.ne	40a684 <ferror@plt+0x7be4>  // b.any
  40a680:	cbnz	w28, 40a690 <ferror@plt+0x7bf0>
  40a684:	cmp	x0, x27
  40a688:	b.ne	40a6c0 <ferror@plt+0x7c20>  // b.any
  40a68c:	cbz	w25, 40a6c0 <ferror@plt+0x7c20>
  40a690:	ldr	x0, [x22, #16]
  40a694:	cbz	x0, 40a6c0 <ferror@plt+0x7c20>
  40a698:	mov	x1, x20
  40a69c:	bl	402770 <strcmp@plt>
  40a6a0:	cbnz	w0, 40a6c0 <ferror@plt+0x7c20>
  40a6a4:	ldr	w1, [sp, #376]
  40a6a8:	ldr	w0, [x22, #8]
  40a6ac:	cmp	w1, #0x0
  40a6b0:	b.le	40a6bc <ferror@plt+0x7c1c>
  40a6b4:	cmp	w0, w1
  40a6b8:	b.ne	40a59c <ferror@plt+0x7afc>  // b.any
  40a6bc:	str	w0, [sp, #376]
  40a6c0:	ldr	x22, [x22]
  40a6c4:	b	40a734 <ferror@plt+0x7c94>
  40a6c8:	cbnz	w21, 40a150 <ferror@plt+0x76b0>
  40a6cc:	mov	x0, #0x120                 	// #288
  40a6d0:	bl	402580 <malloc@plt>
  40a6d4:	mov	x22, x0
  40a6d8:	cbz	x0, 40a75c <ferror@plt+0x7cbc>
  40a6dc:	add	x1, sp, #0x70
  40a6e0:	mov	x2, #0x120                 	// #288
  40a6e4:	bl	402370 <memcpy@plt>
  40a6e8:	b	40a75c <ferror@plt+0x7cbc>
  40a6ec:	mov	x20, x19
  40a6f0:	b	40a3fc <ferror@plt+0x795c>
  40a6f4:	cbz	x0, 40a5e0 <ferror@plt+0x7b40>
  40a6f8:	b	40a514 <ferror@plt+0x7a74>
  40a6fc:	cbnz	w0, 40a150 <ferror@plt+0x76b0>
  40a700:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a704:	mov	x2, x19
  40a708:	add	x1, x1, #0xb47
  40a70c:	b	40a5a8 <ferror@plt+0x7b08>
  40a710:	cbnz	x22, 40a5cc <ferror@plt+0x7b2c>
  40a714:	ldr	w0, [x23, #2320]
  40a718:	adrp	x26, 414000 <ferror@plt+0x11560>
  40a71c:	ldr	x22, [x23, #48]
  40a720:	adrp	x27, 414000 <ferror@plt+0x11560>
  40a724:	add	x26, x26, #0xd88
  40a728:	add	x27, x27, #0xdb4
  40a72c:	and	w28, w0, #0x4
  40a730:	and	w25, w0, #0x1
  40a734:	cbnz	x22, 40a674 <ferror@plt+0x7bd4>
  40a738:	ldr	w0, [sp, #376]
  40a73c:	cmp	w0, #0x0
  40a740:	b.gt	40a5dc <ferror@plt+0x7b3c>
  40a744:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a748:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a74c:	mov	x2, x20
  40a750:	add	x1, x1, #0xb1f
  40a754:	ldr	x0, [x0, #3544]
  40a758:	bl	402a60 <fprintf@plt>
  40a75c:	mov	x0, x22
  40a760:	ldp	x19, x20, [sp, #16]
  40a764:	ldp	x21, x22, [sp, #32]
  40a768:	ldp	x23, x24, [sp, #48]
  40a76c:	ldp	x25, x26, [sp, #64]
  40a770:	ldp	x27, x28, [sp, #80]
  40a774:	ldp	x29, x30, [sp], #400
  40a778:	ret
  40a77c:	cbnz	w21, 40a700 <ferror@plt+0x7c60>
  40a780:	mov	w20, #0x0                   	// #0
  40a784:	b	40a64c <ferror@plt+0x7bac>
  40a788:	stp	x29, x30, [sp, #-320]!
  40a78c:	mov	w1, #0x2f                  	// #47
  40a790:	mov	x29, sp
  40a794:	str	x19, [sp, #16]
  40a798:	mov	x19, x0
  40a79c:	bl	402840 <strchr@plt>
  40a7a0:	cbz	x0, 40a7f0 <ferror@plt+0x7d50>
  40a7a4:	add	x0, sp, #0x20
  40a7a8:	add	x3, sp, #0x134
  40a7ac:	add	x2, x0, #0x110
  40a7b0:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a7b4:	mov	x0, x19
  40a7b8:	add	x1, x1, #0xb7c
  40a7bc:	bl	402990 <__isoc99_sscanf@plt>
  40a7c0:	cmp	w0, #0x2
  40a7c4:	b.ne	40a7e8 <ferror@plt+0x7d48>  // b.any
  40a7c8:	mov	x0, #0x120                 	// #288
  40a7cc:	bl	402580 <malloc@plt>
  40a7d0:	mov	x19, x0
  40a7d4:	cbnz	x0, 40a814 <ferror@plt+0x7d74>
  40a7d8:	mov	x0, x19
  40a7dc:	ldr	x19, [sp, #16]
  40a7e0:	ldp	x29, x30, [sp], #320
  40a7e4:	ret
  40a7e8:	mov	x19, #0x0                   	// #0
  40a7ec:	b	40a7d8 <ferror@plt+0x7d38>
  40a7f0:	mov	w0, #0xffffffff            	// #-1
  40a7f4:	add	x2, sp, #0x130
  40a7f8:	adrp	x1, 414000 <ferror@plt+0x11560>
  40a7fc:	add	x1, x1, #0xb7f
  40a800:	str	w0, [sp, #308]
  40a804:	mov	x0, x19
  40a808:	bl	402990 <__isoc99_sscanf@plt>
  40a80c:	cmp	w0, #0x1
  40a810:	b	40a7c4 <ferror@plt+0x7d24>
  40a814:	add	x1, sp, #0x20
  40a818:	mov	x2, #0x120                 	// #288
  40a81c:	bl	402370 <memcpy@plt>
  40a820:	b	40a7d8 <ferror@plt+0x7d38>
  40a824:	stp	x29, x30, [sp, #-32]!
  40a828:	mov	x29, sp
  40a82c:	stp	x19, x20, [sp, #16]
  40a830:	mov	w20, w0
  40a834:	mov	x19, x1
  40a838:	mov	x0, #0x18                  	// #24
  40a83c:	bl	402580 <malloc@plt>
  40a840:	cbnz	x0, 40a848 <ferror@plt+0x7da8>
  40a844:	bl	4026f0 <abort@plt>
  40a848:	str	w20, [x0]
  40a84c:	stp	xzr, x19, [x0, #8]
  40a850:	ldp	x19, x20, [sp, #16]
  40a854:	ldp	x29, x30, [sp], #32
  40a858:	ret
  40a85c:	sub	sp, sp, #0x7a0
  40a860:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40a864:	mov	w1, #0xfffffffe            	// #-2
  40a868:	stp	x29, x30, [sp]
  40a86c:	mov	x29, sp
  40a870:	stp	x19, x20, [sp, #16]
  40a874:	add	x20, sp, #0x98
  40a878:	add	x19, sp, #0x160
  40a87c:	stp	x25, x26, [sp, #64]
  40a880:	adrp	x25, 437000 <stdin@@GLIBC_2.17+0x7208>
  40a884:	stp	x21, x22, [sp, #32]
  40a888:	adrp	x21, 416000 <ferror@plt+0x13560>
  40a88c:	add	x21, x21, #0x27c
  40a890:	stp	x23, x24, [sp, #48]
  40a894:	mov	x24, x20
  40a898:	mov	x23, #0xc8                  	// #200
  40a89c:	str	wzr, [x0, #1672]
  40a8a0:	mov	w22, #0x0                   	// #0
  40a8a4:	str	w1, [x25, #1676]
  40a8a8:	stp	x27, x28, [sp, #80]
  40a8ac:	mov	w27, #0x0                   	// #0
  40a8b0:	str	x19, [sp, #104]
  40a8b4:	str	x0, [sp, #120]
  40a8b8:	add	x0, x21, #0x14b
  40a8bc:	str	x0, [sp, #96]
  40a8c0:	sub	x0, x23, #0x1
  40a8c4:	strb	w22, [x20]
  40a8c8:	add	x0, x24, x0
  40a8cc:	cmp	x20, x0
  40a8d0:	b.cc	40a970 <ferror@plt+0x7ed0>  // b.lo, b.ul, b.last
  40a8d4:	sub	x20, x20, x24
  40a8d8:	mov	x0, #0x270f                	// #9999
  40a8dc:	add	x19, x20, #0x1
  40a8e0:	cmp	x23, x0
  40a8e4:	b.gt	40b250 <ferror@plt+0x87b0>
  40a8e8:	lsl	x23, x23, #1
  40a8ec:	mov	x0, #0x2710                	// #10000
  40a8f0:	cmp	x23, x0
  40a8f4:	csel	x23, x23, x0, le
  40a8f8:	add	x0, x23, x23, lsl #3
  40a8fc:	add	x0, x0, #0x7
  40a900:	bl	402580 <malloc@plt>
  40a904:	mov	x26, x0
  40a908:	cbz	x0, 40b250 <ferror@plt+0x87b0>
  40a90c:	mov	x2, x19
  40a910:	mov	x1, x24
  40a914:	bl	402370 <memcpy@plt>
  40a918:	lsl	x19, x19, #3
  40a91c:	add	x3, x23, #0x7
  40a920:	mov	x2, x19
  40a924:	ldr	x1, [sp, #104]
  40a928:	and	x3, x3, #0xfffffffffffffff8
  40a92c:	add	x28, x26, x3
  40a930:	mov	x0, x28
  40a934:	bl	402370 <memcpy@plt>
  40a938:	add	x0, sp, #0x98
  40a93c:	cmp	x24, x0
  40a940:	b.eq	40a94c <ferror@plt+0x7eac>  // b.none
  40a944:	mov	x0, x24
  40a948:	bl	4027f0 <free@plt>
  40a94c:	sub	x0, x23, #0x1
  40a950:	add	x20, x26, x20
  40a954:	sub	x19, x19, #0x8
  40a958:	add	x0, x26, x0
  40a95c:	add	x19, x28, x19
  40a960:	cmp	x20, x0
  40a964:	b.cs	40b2a8 <ferror@plt+0x8808>  // b.hs, b.nlast
  40a968:	mov	x24, x26
  40a96c:	str	x28, [sp, #104]
  40a970:	cmp	w22, #0x23
  40a974:	b.eq	40b2a0 <ferror@plt+0x8800>  // b.none
  40a978:	sxtw	x0, w22
  40a97c:	str	x0, [sp, #128]
  40a980:	ldrsb	w0, [x21, w22, sxtw]
  40a984:	str	w0, [sp, #116]
  40a988:	cmn	w0, #0x12
  40a98c:	b.eq	40afd4 <ferror@plt+0x8534>  // b.none
  40a990:	ldr	w0, [x25, #1676]
  40a994:	cmn	w0, #0x2
  40a998:	b.ne	40abd4 <ferror@plt+0x8134>  // b.any
  40a99c:	adrp	x3, 432000 <stdin@@GLIBC_2.17+0x2208>
  40a9a0:	add	x3, x3, #0x770
  40a9a4:	add	x4, x3, #0x18
  40a9a8:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40a9ac:	add	x26, x0, #0x550
  40a9b0:	ldr	x28, [x0, #1360]
  40a9b4:	ldrb	w1, [x28]
  40a9b8:	cbz	w1, 40a9d8 <ferror@plt+0x7f38>
  40a9bc:	ldrb	w1, [x28]
  40a9c0:	cmp	w1, #0x20
  40a9c4:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  40a9c8:	b.eq	40aab0 <ferror@plt+0x8010>  // b.none
  40a9cc:	cbnz	w1, 40ac78 <ferror@plt+0x81d8>
  40a9d0:	str	x28, [x0, #1360]
  40a9d4:	b	40a9a8 <ferror@plt+0x7f08>
  40a9d8:	ldp	w1, w2, [x3]
  40a9dc:	str	xzr, [x0, #1360]
  40a9e0:	cmp	w1, w2
  40a9e4:	b.ge	40aa00 <ferror@plt+0x7f60>  // b.tcont
  40a9e8:	ldr	x2, [x3, #8]
  40a9ec:	ldr	x2, [x2, w1, sxtw #3]
  40a9f0:	str	x2, [x0, #1360]
  40a9f4:	add	w1, w1, #0x1
  40a9f8:	str	w1, [x3]
  40a9fc:	b	40a9a8 <ferror@plt+0x7f08>
  40aa00:	ldr	x0, [x3, #16]
  40aa04:	cbz	x0, 40af14 <ferror@plt+0x8474>
  40aa08:	mov	w28, #0x30                  	// #48
  40aa0c:	ldr	x0, [x26]
  40aa10:	cbnz	x0, 40a9a8 <ferror@plt+0x7f08>
  40aa14:	ldr	x2, [x3, #16]
  40aa18:	mov	x0, x4
  40aa1c:	mov	w1, #0x400                 	// #1024
  40aa20:	str	x4, [sp, #136]
  40aa24:	bl	402a70 <fgets@plt>
  40aa28:	cbz	x0, 40af14 <ferror@plt+0x8474>
  40aa2c:	ldr	x4, [sp, #136]
  40aa30:	mov	x1, #0x400                 	// #1024
  40aa34:	mov	x0, x4
  40aa38:	bl	402410 <strnlen@plt>
  40aa3c:	adrp	x1, 432000 <stdin@@GLIBC_2.17+0x2208>
  40aa40:	add	x3, x1, #0x770
  40aa44:	ldr	x4, [sp, #136]
  40aa48:	cbnz	x0, 40aa68 <ferror@plt+0x7fc8>
  40aa4c:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40aa50:	ldr	x1, [x0, #3544]
  40aa54:	adrp	x0, 416000 <ferror@plt+0x13560>
  40aa58:	add	x0, x0, #0x120
  40aa5c:	bl	4023b0 <fputs@plt>
  40aa60:	mov	w0, #0xffffffff            	// #-1
  40aa64:	bl	4023c0 <exit@plt>
  40aa68:	cmp	x0, #0x3fe
  40aa6c:	b.ls	40aa84 <ferror@plt+0x7fe4>  // b.plast
  40aa70:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40aa74:	ldr	x1, [x0, #3544]
  40aa78:	adrp	x0, 416000 <ferror@plt+0x13560>
  40aa7c:	add	x0, x0, #0x12e
  40aa80:	b	40aa5c <ferror@plt+0x7fbc>
  40aa84:	sub	x0, x0, #0x1
  40aa88:	ldrb	w1, [x4, x0]
  40aa8c:	cmp	w1, #0xa
  40aa90:	b.ne	40aa98 <ferror@plt+0x7ff8>  // b.any
  40aa94:	strb	wzr, [x4, x0]
  40aa98:	ldrb	w0, [x4]
  40aa9c:	cmp	w0, #0x23
  40aaa0:	ccmp	w0, w28, #0x4, ne  // ne = any
  40aaa4:	b.eq	40aa0c <ferror@plt+0x7f6c>  // b.none
  40aaa8:	str	x4, [x26]
  40aaac:	b	40aa0c <ferror@plt+0x7f6c>
  40aab0:	add	x28, x28, #0x1
  40aab4:	b	40a9bc <ferror@plt+0x7f1c>
  40aab8:	cmp	w1, #0x5c
  40aabc:	mov	x1, x0
  40aac0:	b.eq	40ac58 <ferror@plt+0x81b8>  // b.none
  40aac4:	add	x0, x1, #0x1
  40aac8:	ldrb	w1, [x0]
  40aacc:	and	w3, w1, #0xffffffdf
  40aad0:	cbz	w3, 40aadc <ferror@plt+0x803c>
  40aad4:	cmp	w1, #0x9
  40aad8:	b.ne	40aab8 <ferror@plt+0x8018>  // b.any
  40aadc:	ldrb	w1, [x0]
  40aae0:	cbz	w1, 40aae8 <ferror@plt+0x8048>
  40aae4:	strb	wzr, [x0], #1
  40aae8:	adrp	x1, 416000 <ferror@plt+0x13560>
  40aaec:	add	x1, x1, #0x147
  40aaf0:	str	x0, [x26]
  40aaf4:	mov	x0, x28
  40aaf8:	bl	402770 <strcmp@plt>
  40aafc:	cbz	w0, 40af1c <ferror@plt+0x847c>
  40ab00:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ab04:	mov	x0, x28
  40ab08:	add	x1, x1, #0x149
  40ab0c:	bl	402770 <strcmp@plt>
  40ab10:	cbz	w0, 40af1c <ferror@plt+0x847c>
  40ab14:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ab18:	mov	x0, x28
  40ab1c:	add	x1, x1, #0x14e
  40ab20:	bl	402770 <strcmp@plt>
  40ab24:	cbz	w0, 40af24 <ferror@plt+0x8484>
  40ab28:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ab2c:	mov	x0, x28
  40ab30:	add	x1, x1, #0x14d
  40ab34:	bl	402770 <strcmp@plt>
  40ab38:	cbz	w0, 40af24 <ferror@plt+0x8484>
  40ab3c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ab40:	mov	x0, x28
  40ab44:	add	x1, x1, #0x150
  40ab48:	bl	402770 <strcmp@plt>
  40ab4c:	cbz	w0, 40af24 <ferror@plt+0x8484>
  40ab50:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ab54:	mov	x0, x28
  40ab58:	add	x1, x1, #0x155
  40ab5c:	bl	402770 <strcmp@plt>
  40ab60:	cbz	w0, 40af2c <ferror@plt+0x848c>
  40ab64:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ab68:	mov	x0, x28
  40ab6c:	add	x1, x1, #0x154
  40ab70:	bl	402770 <strcmp@plt>
  40ab74:	cbz	w0, 40af2c <ferror@plt+0x848c>
  40ab78:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ab7c:	mov	x0, x28
  40ab80:	add	x1, x1, #0xe6e
  40ab84:	bl	402770 <strcmp@plt>
  40ab88:	cbz	w0, 40af2c <ferror@plt+0x848c>
  40ab8c:	adrp	x1, 414000 <ferror@plt+0x11560>
  40ab90:	mov	x0, x28
  40ab94:	add	x1, x1, #0x9b5
  40ab98:	bl	402770 <strcmp@plt>
  40ab9c:	cbz	w0, 40af34 <ferror@plt+0x8494>
  40aba0:	adrp	x1, 414000 <ferror@plt+0x11560>
  40aba4:	mov	x0, x28
  40aba8:	add	x1, x1, #0x87c
  40abac:	bl	402770 <strcmp@plt>
  40abb0:	cbz	w0, 40af3c <ferror@plt+0x849c>
  40abb4:	adrp	x1, 416000 <ferror@plt+0x13560>
  40abb8:	mov	x0, x28
  40abbc:	add	x1, x1, #0x157
  40abc0:	bl	402770 <strcmp@plt>
  40abc4:	cbnz	w0, 40ac80 <ferror@plt+0x81e0>
  40abc8:	mov	w0, #0x103                 	// #259
  40abcc:	str	w0, [x26, #8]
  40abd0:	str	w0, [x25, #1676]
  40abd4:	ldr	w0, [x25, #1676]
  40abd8:	cmp	w0, #0x0
  40abdc:	b.gt	40af8c <ferror@plt+0x84ec>
  40abe0:	str	wzr, [x25, #1676]
  40abe4:	mov	w1, #0x0                   	// #0
  40abe8:	ldr	w0, [sp, #116]
  40abec:	add	w0, w1, w0
  40abf0:	cmp	w0, #0x54
  40abf4:	b.hi	40afd4 <ferror@plt+0x8534>  // b.pmore
  40abf8:	ldr	x3, [sp, #96]
  40abfc:	sxtw	x2, w0
  40ac00:	ldrsb	w0, [x3, w0, sxtw]
  40ac04:	cmp	w0, w1
  40ac08:	b.ne	40afd4 <ferror@plt+0x8534>  // b.any
  40ac0c:	add	x0, x21, #0x1a0
  40ac10:	ldrsb	w22, [x0, x2]
  40ac14:	cmp	w22, #0x0
  40ac18:	b.gt	40afa8 <ferror@plt+0x8508>
  40ac1c:	neg	w0, w22
  40ac20:	add	x1, x21, #0x231
  40ac24:	sxtw	x26, w0
  40ac28:	ldrsb	w22, [x1, w0, sxtw]
  40ac2c:	sub	w0, w0, #0x2
  40ac30:	cmp	w0, #0x1d
  40ac34:	b.hi	40b068 <ferror@plt+0x85c8>  // b.pmore
  40ac38:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ac3c:	add	x1, x1, #0x240
  40ac40:	ldrh	w0, [x1, w0, uxtw #1]
  40ac44:	adr	x1, 40ac50 <ferror@plt+0x81b0>
  40ac48:	add	x0, x1, w0, sxth #2
  40ac4c:	br	x0
  40ac50:	ldurb	w3, [x1, #-1]
  40ac54:	strb	w3, [x1], #-1
  40ac58:	cmp	x1, x28
  40ac5c:	b.ne	40ac50 <ferror@plt+0x81b0>  // b.any
  40ac60:	add	x1, x0, #0x1
  40ac64:	ldrb	w0, [x0, #1]
  40ac68:	add	x28, x28, #0x1
  40ac6c:	cbnz	w0, 40aac4 <ferror@plt+0x8024>
  40ac70:	mov	x0, x1
  40ac74:	b	40aadc <ferror@plt+0x803c>
  40ac78:	mov	x0, x28
  40ac7c:	b	40aac8 <ferror@plt+0x8028>
  40ac80:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ac84:	mov	x0, x28
  40ac88:	add	x1, x1, #0x15b
  40ac8c:	bl	402770 <strcmp@plt>
  40ac90:	cbnz	w0, 40ac9c <ferror@plt+0x81fc>
  40ac94:	mov	w0, #0x104                 	// #260
  40ac98:	b	40abcc <ferror@plt+0x812c>
  40ac9c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40aca0:	mov	x0, x28
  40aca4:	add	x1, x1, #0x15f
  40aca8:	bl	402770 <strcmp@plt>
  40acac:	cbnz	w0, 40acb8 <ferror@plt+0x8218>
  40acb0:	mov	w0, #0x105                 	// #261
  40acb4:	b	40abcc <ferror@plt+0x812c>
  40acb8:	adrp	x1, 416000 <ferror@plt+0x13560>
  40acbc:	mov	x0, x28
  40acc0:	add	x1, x1, #0x165
  40acc4:	bl	402770 <strcmp@plt>
  40acc8:	cbnz	w0, 40acd4 <ferror@plt+0x8234>
  40accc:	mov	w0, #0x106                 	// #262
  40acd0:	b	40abcc <ferror@plt+0x812c>
  40acd4:	adrp	x1, 414000 <ferror@plt+0x11560>
  40acd8:	mov	x0, x28
  40acdc:	add	x1, x1, #0x868
  40ace0:	bl	402770 <strcmp@plt>
  40ace4:	cbnz	w0, 40acf0 <ferror@plt+0x8250>
  40ace8:	mov	w0, #0x10c                 	// #268
  40acec:	b	40abcc <ferror@plt+0x812c>
  40acf0:	adrp	x1, 416000 <ferror@plt+0x13560>
  40acf4:	mov	x0, x28
  40acf8:	add	x1, x1, #0x16b
  40acfc:	bl	402770 <strcmp@plt>
  40ad00:	cbnz	w0, 40ad0c <ferror@plt+0x826c>
  40ad04:	mov	w0, #0x10e                 	// #270
  40ad08:	b	40abcc <ferror@plt+0x812c>
  40ad0c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ad10:	mov	x0, x28
  40ad14:	add	x1, x1, #0x172
  40ad18:	bl	402770 <strcmp@plt>
  40ad1c:	cbz	w0, 40af44 <ferror@plt+0x84a4>
  40ad20:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ad24:	mov	x0, x28
  40ad28:	add	x1, x1, #0x77c
  40ad2c:	bl	402770 <strcmp@plt>
  40ad30:	cbz	w0, 40af44 <ferror@plt+0x84a4>
  40ad34:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ad38:	mov	x0, x28
  40ad3c:	add	x1, x1, #0x175
  40ad40:	bl	402770 <strcmp@plt>
  40ad44:	cbz	w0, 40af44 <ferror@plt+0x84a4>
  40ad48:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ad4c:	mov	x0, x28
  40ad50:	add	x1, x1, #0x179
  40ad54:	bl	402770 <strcmp@plt>
  40ad58:	cbz	w0, 40af4c <ferror@plt+0x84ac>
  40ad5c:	adrp	x1, 414000 <ferror@plt+0x11560>
  40ad60:	mov	x0, x28
  40ad64:	add	x1, x1, #0x736
  40ad68:	bl	402770 <strcmp@plt>
  40ad6c:	cbz	w0, 40af4c <ferror@plt+0x84ac>
  40ad70:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ad74:	mov	x0, x28
  40ad78:	add	x1, x1, #0x17c
  40ad7c:	bl	402770 <strcmp@plt>
  40ad80:	cbz	w0, 40af4c <ferror@plt+0x84ac>
  40ad84:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ad88:	mov	x0, x28
  40ad8c:	add	x1, x1, #0x180
  40ad90:	bl	402770 <strcmp@plt>
  40ad94:	cbz	w0, 40af54 <ferror@plt+0x84b4>
  40ad98:	adrp	x1, 414000 <ferror@plt+0x11560>
  40ad9c:	mov	x0, x28
  40ada0:	add	x1, x1, #0xf89
  40ada4:	bl	402770 <strcmp@plt>
  40ada8:	cbz	w0, 40af54 <ferror@plt+0x84b4>
  40adac:	adrp	x1, 416000 <ferror@plt+0x13560>
  40adb0:	mov	x0, x28
  40adb4:	add	x1, x1, #0x183
  40adb8:	bl	402770 <strcmp@plt>
  40adbc:	cbz	w0, 40af54 <ferror@plt+0x84b4>
  40adc0:	adrp	x1, 416000 <ferror@plt+0x13560>
  40adc4:	mov	x0, x28
  40adc8:	add	x1, x1, #0x181
  40adcc:	bl	402770 <strcmp@plt>
  40add0:	cbz	w0, 40af5c <ferror@plt+0x84bc>
  40add4:	adrp	x1, 416000 <ferror@plt+0x13560>
  40add8:	mov	x0, x28
  40addc:	add	x1, x1, #0x187
  40ade0:	bl	402770 <strcmp@plt>
  40ade4:	cbz	w0, 40af5c <ferror@plt+0x84bc>
  40ade8:	adrp	x1, 416000 <ferror@plt+0x13560>
  40adec:	mov	x0, x28
  40adf0:	add	x1, x1, #0x176
  40adf4:	bl	402770 <strcmp@plt>
  40adf8:	cbz	w0, 40af5c <ferror@plt+0x84bc>
  40adfc:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ae00:	mov	x0, x28
  40ae04:	add	x1, x1, #0x18a
  40ae08:	bl	402770 <strcmp@plt>
  40ae0c:	cbz	w0, 40af64 <ferror@plt+0x84c4>
  40ae10:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ae14:	mov	x0, x28
  40ae18:	add	x1, x1, #0x18c
  40ae1c:	bl	402770 <strcmp@plt>
  40ae20:	cbz	w0, 40af64 <ferror@plt+0x84c4>
  40ae24:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ae28:	mov	x0, x28
  40ae2c:	add	x1, x1, #0x18f
  40ae30:	bl	402770 <strcmp@plt>
  40ae34:	cbz	w0, 40af6c <ferror@plt+0x84cc>
  40ae38:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ae3c:	mov	x0, x28
  40ae40:	add	x1, x1, #0x5cb
  40ae44:	bl	402770 <strcmp@plt>
  40ae48:	cbz	w0, 40af6c <ferror@plt+0x84cc>
  40ae4c:	mov	x0, x28
  40ae50:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ae54:	add	x1, x1, #0x191
  40ae58:	bl	402770 <strcmp@plt>
  40ae5c:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  40ae60:	add	x1, x1, #0x550
  40ae64:	cbnz	w0, 40ae74 <ferror@plt+0x83d4>
  40ae68:	mov	w0, #0x10a                 	// #266
  40ae6c:	str	w0, [x1, #8]
  40ae70:	b	40abd0 <ferror@plt+0x8130>
  40ae74:	ldr	w0, [x1, #8]
  40ae78:	adrp	x26, 437000 <stdin@@GLIBC_2.17+0x7208>
  40ae7c:	cmp	w0, #0x10c
  40ae80:	b.ne	40aeac <ferror@plt+0x840c>  // b.any
  40ae84:	mov	x0, x28
  40ae88:	bl	409ff8 <ferror@plt+0x7558>
  40ae8c:	str	x0, [x26, #1680]
  40ae90:	cbnz	x0, 40af74 <ferror@plt+0x84d4>
  40ae94:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ae98:	ldr	x1, [x0, #3544]
  40ae9c:	adrp	x0, 416000 <ferror@plt+0x13560>
  40aea0:	add	x0, x0, #0x19b
  40aea4:	bl	4023b0 <fputs@plt>
  40aea8:	b	40aedc <ferror@plt+0x843c>
  40aeac:	cmp	w0, #0x10e
  40aeb0:	b.ne	40aee4 <ferror@plt+0x8444>  // b.any
  40aeb4:	mov	x0, x28
  40aeb8:	bl	40a788 <ferror@plt+0x7ce8>
  40aebc:	str	x0, [x26, #1680]
  40aec0:	cbnz	x0, 40af7c <ferror@plt+0x84dc>
  40aec4:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40aec8:	adrp	x1, 416000 <ferror@plt+0x13560>
  40aecc:	mov	x2, x28
  40aed0:	add	x1, x1, #0x1b1
  40aed4:	ldr	x0, [x0, #3544]
  40aed8:	bl	402a60 <fprintf@plt>
  40aedc:	mov	w0, #0x1                   	// #1
  40aee0:	b	40aa64 <ferror@plt+0x7fc4>
  40aee4:	sub	w0, w0, #0x105
  40aee8:	cmp	w0, #0x1
  40aeec:	mov	x0, x28
  40aef0:	cset	w1, ls  // ls = plast
  40aef4:	bl	40a0a4 <ferror@plt+0x7604>
  40aef8:	str	x0, [x26, #1680]
  40aefc:	cbnz	x0, 40af84 <ferror@plt+0x84e4>
  40af00:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40af04:	ldr	x1, [x0, #3544]
  40af08:	adrp	x0, 416000 <ferror@plt+0x13560>
  40af0c:	add	x0, x0, #0x1c8
  40af10:	b	40aea4 <ferror@plt+0x8404>
  40af14:	mov	w0, #0x0                   	// #0
  40af18:	b	40abd0 <ferror@plt+0x8130>
  40af1c:	mov	w0, #0x21                  	// #33
  40af20:	b	40abd0 <ferror@plt+0x8130>
  40af24:	mov	w0, #0x26                  	// #38
  40af28:	b	40abd0 <ferror@plt+0x8130>
  40af2c:	mov	w0, #0x7c                  	// #124
  40af30:	b	40abd0 <ferror@plt+0x8130>
  40af34:	mov	w0, #0x28                  	// #40
  40af38:	b	40abd0 <ferror@plt+0x8130>
  40af3c:	mov	w0, #0x29                  	// #41
  40af40:	b	40abd0 <ferror@plt+0x8130>
  40af44:	mov	w0, #0x108                 	// #264
  40af48:	b	40abd0 <ferror@plt+0x8130>
  40af4c:	mov	w0, #0x107                 	// #263
  40af50:	b	40abd0 <ferror@plt+0x8130>
  40af54:	mov	w0, #0x109                 	// #265
  40af58:	b	40abd0 <ferror@plt+0x8130>
  40af5c:	mov	w0, #0x3d                  	// #61
  40af60:	b	40abd0 <ferror@plt+0x8130>
  40af64:	mov	w0, #0x3e                  	// #62
  40af68:	b	40abd0 <ferror@plt+0x8130>
  40af6c:	mov	w0, #0x3c                  	// #60
  40af70:	b	40abd0 <ferror@plt+0x8130>
  40af74:	mov	w0, #0x10b                 	// #267
  40af78:	b	40abd0 <ferror@plt+0x8130>
  40af7c:	mov	w0, #0x10d                 	// #269
  40af80:	b	40abd0 <ferror@plt+0x8130>
  40af84:	mov	w0, #0x102                 	// #258
  40af88:	b	40abd0 <ferror@plt+0x8130>
  40af8c:	cmp	w0, #0x10e
  40af90:	b.gt	40afa0 <ferror@plt+0x8500>
  40af94:	add	x1, x21, #0x3c
  40af98:	ldrsb	w1, [x1, w0, sxtw]
  40af9c:	b	40abe8 <ferror@plt+0x8148>
  40afa0:	mov	w1, #0x2                   	// #2
  40afa4:	b	40abe8 <ferror@plt+0x8148>
  40afa8:	cmp	w27, #0x0
  40afac:	add	x19, x19, #0x8
  40afb0:	cset	w0, ne  // ne = any
  40afb4:	sub	w27, w27, w0
  40afb8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40afbc:	ldr	x0, [x0, #1680]
  40afc0:	str	x0, [x19]
  40afc4:	mov	w0, #0xfffffffe            	// #-2
  40afc8:	str	w0, [x25, #1676]
  40afcc:	add	x20, x20, #0x1
  40afd0:	b	40a8c0 <ferror@plt+0x7e20>
  40afd4:	ldr	x1, [sp, #128]
  40afd8:	add	x0, x21, #0x1f5
  40afdc:	ldrsb	w0, [x0, x1]
  40afe0:	cbnz	w0, 40ac20 <ferror@plt+0x8180>
  40afe4:	cbnz	w27, 40b20c <ferror@plt+0x876c>
  40afe8:	ldr	x0, [sp, #120]
  40afec:	adrp	x2, 416000 <ferror@plt+0x13560>
  40aff0:	ldr	x1, [sp, #120]
  40aff4:	add	x2, x2, #0x1e7
  40aff8:	ldr	w0, [x0, #1672]
  40affc:	add	w0, w0, #0x1
  40b000:	str	w0, [x1, #1672]
  40b004:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b008:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b00c:	add	x1, x1, #0x1f4
  40b010:	ldr	x0, [x0, #3544]
  40b014:	bl	402a60 <fprintf@plt>
  40b018:	add	x1, x21, #0x1a0
  40b01c:	ldrsb	w0, [x21, w22, sxtw]
  40b020:	cmn	w0, #0x12
  40b024:	b.eq	40b054 <ferror@plt+0x85b4>  // b.none
  40b028:	add	w0, w0, #0x1
  40b02c:	cmp	w0, #0x54
  40b030:	b.hi	40b054 <ferror@plt+0x85b4>  // b.pmore
  40b034:	ldr	x3, [sp, #96]
  40b038:	sxtw	x2, w0
  40b03c:	ldrsb	w0, [x3, w0, sxtw]
  40b040:	cmp	w0, #0x1
  40b044:	b.ne	40b054 <ferror@plt+0x85b4>  // b.any
  40b048:	ldrsb	w22, [x1, x2]
  40b04c:	cmp	w22, #0x0
  40b050:	b.gt	40b238 <ferror@plt+0x8798>
  40b054:	cmp	x24, x20
  40b058:	b.eq	40b224 <ferror@plt+0x8784>  // b.none
  40b05c:	ldrsb	w22, [x20, #-1]!
  40b060:	sub	x19, x19, #0x8
  40b064:	b	40b01c <ferror@plt+0x857c>
  40b068:	mov	w0, #0x1                   	// #1
  40b06c:	sub	w0, w0, w22
  40b070:	ldr	x0, [x19, w0, sxtw #3]
  40b074:	sub	x1, x19, w22, sxtw #3
  40b078:	sub	x20, x20, w22, sxtb
  40b07c:	add	x19, x1, #0x8
  40b080:	str	x0, [x1, #8]
  40b084:	add	x0, x21, #0x251
  40b088:	add	x1, x21, #0x271
  40b08c:	ldrsb	w2, [x20]
  40b090:	ldrsb	w0, [x0, x26]
  40b094:	sub	w0, w0, #0x18
  40b098:	sxtw	x3, w0
  40b09c:	ldrsb	w0, [x1, w0, sxtw]
  40b0a0:	add	w0, w0, w2
  40b0a4:	cmp	w0, #0x54
  40b0a8:	b.hi	40b200 <ferror@plt+0x8760>  // b.pmore
  40b0ac:	ldr	x4, [sp, #96]
  40b0b0:	sxtw	x1, w0
  40b0b4:	ldrsb	w0, [x4, w0, sxtw]
  40b0b8:	cmp	w0, w2
  40b0bc:	b.ne	40b200 <ferror@plt+0x8760>  // b.any
  40b0c0:	add	x0, x21, #0x1a0
  40b0c4:	ldrsb	w22, [x0, x1]
  40b0c8:	b	40afcc <ferror@plt+0x852c>
  40b0cc:	adrp	x1, 432000 <stdin@@GLIBC_2.17+0x2208>
  40b0d0:	ldr	x0, [x19]
  40b0d4:	ldr	x1, [x1, #2952]
  40b0d8:	str	x0, [x1]
  40b0dc:	b	40b074 <ferror@plt+0x85d4>
  40b0e0:	ldur	x1, [x19, #-16]
  40b0e4:	mov	w0, #0x2                   	// #2
  40b0e8:	bl	40a824 <ferror@plt+0x7d84>
  40b0ec:	ldr	x1, [x19]
  40b0f0:	str	x1, [x0, #8]
  40b0f4:	b	40b074 <ferror@plt+0x85d4>
  40b0f8:	ldur	x1, [x19, #-16]
  40b0fc:	mov	w0, #0x3                   	// #3
  40b100:	b	40b0e8 <ferror@plt+0x8648>
  40b104:	ldur	x1, [x19, #-8]
  40b108:	b	40b0fc <ferror@plt+0x865c>
  40b10c:	ldur	x0, [x19, #-8]
  40b110:	b	40b074 <ferror@plt+0x85d4>
  40b114:	ldr	x1, [x19]
  40b118:	mov	w0, #0x4                   	// #4
  40b11c:	b	40b128 <ferror@plt+0x8688>
  40b120:	ldr	x1, [x19]
  40b124:	mov	w0, #0x5                   	// #5
  40b128:	bl	40a824 <ferror@plt+0x7d84>
  40b12c:	b	40b074 <ferror@plt+0x85d4>
  40b130:	mov	w0, #0x6                   	// #6
  40b134:	ldr	x1, [x19]
  40b138:	b	40b128 <ferror@plt+0x8688>
  40b13c:	ldr	x1, [x19]
  40b140:	mov	w0, #0x6                   	// #6
  40b144:	bl	40a824 <ferror@plt+0x7d84>
  40b148:	mov	x1, x0
  40b14c:	b	40b118 <ferror@plt+0x8678>
  40b150:	mov	w0, #0x5                   	// #5
  40b154:	ldr	x1, [x19]
  40b158:	b	40b144 <ferror@plt+0x86a4>
  40b15c:	mov	w0, #0x0                   	// #0
  40b160:	ldr	x1, [x19]
  40b164:	b	40b128 <ferror@plt+0x8688>
  40b168:	mov	w0, #0x0                   	// #0
  40b16c:	ldr	x1, [x19]
  40b170:	b	40b144 <ferror@plt+0x86a4>
  40b174:	mov	w0, #0x7                   	// #7
  40b178:	ldr	x1, [x19]
  40b17c:	b	40b128 <ferror@plt+0x8688>
  40b180:	mov	w0, #0x8                   	// #8
  40b184:	ldr	x1, [x19]
  40b188:	b	40b128 <ferror@plt+0x8688>
  40b18c:	mov	w0, #0x8                   	// #8
  40b190:	ldr	x1, [x19]
  40b194:	b	40b144 <ferror@plt+0x86a4>
  40b198:	mov	w0, #0x7                   	// #7
  40b19c:	ldr	x1, [x19]
  40b1a0:	b	40b144 <ferror@plt+0x86a4>
  40b1a4:	mov	w0, #0x1                   	// #1
  40b1a8:	ldr	x1, [x19]
  40b1ac:	b	40b128 <ferror@plt+0x8688>
  40b1b0:	mov	w0, #0x1                   	// #1
  40b1b4:	ldr	x1, [x19]
  40b1b8:	b	40b144 <ferror@plt+0x86a4>
  40b1bc:	mov	w0, #0xa                   	// #10
  40b1c0:	ldr	x1, [x19]
  40b1c4:	b	40b128 <ferror@plt+0x8688>
  40b1c8:	mov	w0, #0xa                   	// #10
  40b1cc:	ldr	x1, [x19]
  40b1d0:	b	40b144 <ferror@plt+0x86a4>
  40b1d4:	mov	w0, #0xb                   	// #11
  40b1d8:	ldr	x1, [x19]
  40b1dc:	b	40b128 <ferror@plt+0x8688>
  40b1e0:	mov	w0, #0xb                   	// #11
  40b1e4:	ldr	x1, [x19]
  40b1e8:	b	40b144 <ferror@plt+0x86a4>
  40b1ec:	mov	x1, #0x0                   	// #0
  40b1f0:	mov	w0, #0x9                   	// #9
  40b1f4:	b	40b128 <ferror@plt+0x8688>
  40b1f8:	mov	x0, #0x0                   	// #0
  40b1fc:	b	40b074 <ferror@plt+0x85d4>
  40b200:	add	x0, x21, #0x277
  40b204:	ldrsb	w22, [x0, x3]
  40b208:	b	40afcc <ferror@plt+0x852c>
  40b20c:	cmp	w27, #0x3
  40b210:	b.ne	40b018 <ferror@plt+0x8578>  // b.any
  40b214:	ldr	w0, [x25, #1676]
  40b218:	cmp	w0, #0x0
  40b21c:	b.gt	40b22c <ferror@plt+0x878c>
  40b220:	b.ne	40b018 <ferror@plt+0x8578>  // b.any
  40b224:	mov	w19, #0x1                   	// #1
  40b228:	b	40b270 <ferror@plt+0x87d0>
  40b22c:	mov	w0, #0xfffffffe            	// #-2
  40b230:	str	w0, [x25, #1676]
  40b234:	b	40b018 <ferror@plt+0x8578>
  40b238:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40b23c:	add	x19, x19, #0x8
  40b240:	mov	w27, #0x3                   	// #3
  40b244:	ldr	x0, [x0, #1680]
  40b248:	str	x0, [x19]
  40b24c:	b	40afcc <ferror@plt+0x852c>
  40b250:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b254:	mov	w19, #0x2                   	// #2
  40b258:	adrp	x2, 416000 <ferror@plt+0x13560>
  40b25c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b260:	ldr	x0, [x0, #3544]
  40b264:	add	x2, x2, #0x224
  40b268:	add	x1, x1, #0x1f4
  40b26c:	bl	402a60 <fprintf@plt>
  40b270:	add	x0, sp, #0x98
  40b274:	cmp	x24, x0
  40b278:	b.ne	40b2b0 <ferror@plt+0x8810>  // b.any
  40b27c:	mov	w0, w19
  40b280:	ldp	x29, x30, [sp]
  40b284:	ldp	x19, x20, [sp, #16]
  40b288:	ldp	x21, x22, [sp, #32]
  40b28c:	ldp	x23, x24, [sp, #48]
  40b290:	ldp	x25, x26, [sp, #64]
  40b294:	ldp	x27, x28, [sp, #80]
  40b298:	add	sp, sp, #0x7a0
  40b29c:	ret
  40b2a0:	mov	w19, #0x0                   	// #0
  40b2a4:	b	40b270 <ferror@plt+0x87d0>
  40b2a8:	mov	x24, x26
  40b2ac:	mov	w19, #0x1                   	// #1
  40b2b0:	mov	x0, x24
  40b2b4:	bl	4027f0 <free@plt>
  40b2b8:	b	40b27c <ferror@plt+0x87dc>
  40b2bc:	stp	x29, x30, [sp, #-16]!
  40b2c0:	adrp	x4, 432000 <stdin@@GLIBC_2.17+0x2208>
  40b2c4:	add	x4, x4, #0x770
  40b2c8:	mov	x29, sp
  40b2cc:	str	w1, [x4, #4]
  40b2d0:	stp	x2, x3, [x4, #8]
  40b2d4:	str	x0, [x4, #1048]
  40b2d8:	bl	40a85c <ferror@plt+0x7dbc>
  40b2dc:	cbz	w0, 40b2f8 <ferror@plt+0x8858>
  40b2e0:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b2e4:	ldr	x1, [x0, #3544]
  40b2e8:	adrp	x0, 416000 <ferror@plt+0x13560>
  40b2ec:	add	x0, x0, #0x235
  40b2f0:	bl	4023b0 <fputs@plt>
  40b2f4:	mov	w0, #0xffffffff            	// #-1
  40b2f8:	ldp	x29, x30, [sp], #16
  40b2fc:	ret
  40b300:	ldrh	w1, [x0, #6]
  40b304:	cmp	w1, #0x2
  40b308:	b.eq	40b318 <ferror@plt+0x8878>  // b.none
  40b30c:	cmp	w1, #0xa
  40b310:	b.eq	40b34c <ferror@plt+0x88ac>  // b.none
  40b314:	ret
  40b318:	ldr	w2, [x0, #8]
  40b31c:	ldrh	w1, [x0]
  40b320:	cbnz	w2, 40b32c <ferror@plt+0x888c>
  40b324:	orr	w1, w1, #0x6
  40b328:	b	40b344 <ferror@plt+0x88a4>
  40b32c:	and	w2, w2, #0xf0
  40b330:	orr	w3, w1, #0x2
  40b334:	cmp	w2, #0xe0
  40b338:	mov	w4, #0xa                   	// #10
  40b33c:	orr	w1, w1, w4
  40b340:	csel	w1, w1, w3, eq  // eq = none
  40b344:	strh	w1, [x0]
  40b348:	b	40b314 <ferror@plt+0x8874>
  40b34c:	ldr	w2, [x0, #8]
  40b350:	ldrh	w1, [x0]
  40b354:	cbnz	w2, 40b370 <ferror@plt+0x88d0>
  40b358:	ldr	w2, [x0, #12]
  40b35c:	cbnz	w2, 40b370 <ferror@plt+0x88d0>
  40b360:	ldr	w2, [x0, #16]
  40b364:	cbnz	w2, 40b370 <ferror@plt+0x88d0>
  40b368:	ldr	w2, [x0, #20]
  40b36c:	cbz	w2, 40b324 <ferror@plt+0x8884>
  40b370:	ldrb	w3, [x0, #8]
  40b374:	orr	w2, w1, #0x2
  40b378:	mov	w4, #0xa                   	// #10
  40b37c:	orr	w1, w1, w4
  40b380:	cmp	w3, #0xff
  40b384:	csel	w1, w1, w2, eq  // eq = none
  40b388:	b	40b344 <ferror@plt+0x88a4>
  40b38c:	stp	x29, x30, [sp, #-32]!
  40b390:	mov	x29, sp
  40b394:	stp	x19, x20, [sp, #16]
  40b398:	mov	x20, x0
  40b39c:	ldrb	w19, [x20]
  40b3a0:	cbnz	w19, 40b3b4 <ferror@plt+0x8914>
  40b3a4:	mov	w0, #0x0                   	// #0
  40b3a8:	ldp	x19, x20, [sp, #16]
  40b3ac:	ldp	x29, x30, [sp], #32
  40b3b0:	ret
  40b3b4:	cmp	w19, #0x2f
  40b3b8:	b.eq	40b3d8 <ferror@plt+0x8938>  // b.none
  40b3bc:	bl	402780 <__ctype_b_loc@plt>
  40b3c0:	ubfiz	x19, x19, #1, #8
  40b3c4:	ldr	x0, [x0]
  40b3c8:	ldrh	w0, [x0, x19]
  40b3cc:	tbnz	w0, #13, 40b3d8 <ferror@plt+0x8938>
  40b3d0:	add	x20, x20, #0x1
  40b3d4:	b	40b39c <ferror@plt+0x88fc>
  40b3d8:	mov	w0, #0xffffffff            	// #-1
  40b3dc:	b	40b3a8 <ferror@plt+0x8908>
  40b3e0:	stp	x29, x30, [sp, #-288]!
  40b3e4:	mov	x4, x1
  40b3e8:	mov	x3, x0
  40b3ec:	mov	x29, sp
  40b3f0:	stp	x19, x20, [sp, #16]
  40b3f4:	add	x19, sp, #0xa0
  40b3f8:	mov	x0, x19
  40b3fc:	stp	x21, x22, [sp, #32]
  40b400:	mov	x22, x1
  40b404:	mov	x1, #0x80                  	// #128
  40b408:	str	x23, [sp, #48]
  40b40c:	mov	x23, x2
  40b410:	adrp	x2, 416000 <ferror@plt+0x13560>
  40b414:	add	x2, x2, #0x4f9
  40b418:	bl	402510 <snprintf@plt>
  40b41c:	sub	w0, w0, #0x1
  40b420:	cmp	w0, #0x7e
  40b424:	b.ls	40b448 <ferror@plt+0x89a8>  // b.plast
  40b428:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40b42c:	ldr	x0, [x0, #3984]
  40b430:	ldr	x1, [x0]
  40b434:	adrp	x0, 416000 <ferror@plt+0x13560>
  40b438:	add	x0, x0, #0x50e
  40b43c:	bl	4023b0 <fputs@plt>
  40b440:	mov	w0, #0xffffffff            	// #-1
  40b444:	b	40b5ac <ferror@plt+0x8b0c>
  40b448:	mov	x0, x19
  40b44c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b450:	add	x1, x1, #0xf67
  40b454:	bl	4028d0 <fopen64@plt>
  40b458:	mov	x20, x0
  40b45c:	cbnz	x0, 40b494 <ferror@plt+0x89f4>
  40b460:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40b464:	ldr	x0, [x0, #3984]
  40b468:	ldr	x20, [x0]
  40b46c:	bl	402a10 <__errno_location@plt>
  40b470:	ldr	w0, [x0]
  40b474:	bl	4026a0 <strerror@plt>
  40b478:	mov	x3, x0
  40b47c:	mov	x2, x19
  40b480:	mov	x0, x20
  40b484:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b488:	add	x1, x1, #0x535
  40b48c:	bl	402a60 <fprintf@plt>
  40b490:	b	40b440 <ferror@plt+0x89a0>
  40b494:	add	x21, sp, #0x50
  40b498:	mov	x2, x0
  40b49c:	mov	w1, #0x50                  	// #80
  40b4a0:	mov	x0, x21
  40b4a4:	bl	402a70 <fgets@plt>
  40b4a8:	cbnz	x0, 40b4f4 <ferror@plt+0x8a54>
  40b4ac:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40b4b0:	mov	x3, x19
  40b4b4:	mov	x2, x22
  40b4b8:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b4bc:	ldr	x0, [x0, #3984]
  40b4c0:	add	x1, x1, #0x543
  40b4c4:	ldr	x0, [x0]
  40b4c8:	bl	402a60 <fprintf@plt>
  40b4cc:	mov	x0, x20
  40b4d0:	bl	402550 <fclose@plt>
  40b4d4:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40b4d8:	mov	x2, x19
  40b4dc:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b4e0:	add	x1, x1, #0x5a7
  40b4e4:	ldr	x0, [x0, #3984]
  40b4e8:	ldr	x0, [x0]
  40b4ec:	bl	402a60 <fprintf@plt>
  40b4f0:	b	40b440 <ferror@plt+0x89a0>
  40b4f4:	mov	x0, x21
  40b4f8:	mov	w1, #0xa                   	// #10
  40b4fc:	bl	402840 <strchr@plt>
  40b500:	cbz	x0, 40b508 <ferror@plt+0x8a68>
  40b504:	strb	wzr, [x0]
  40b508:	mov	x0, x20
  40b50c:	bl	402550 <fclose@plt>
  40b510:	add	x1, sp, #0x48
  40b514:	mov	x0, x21
  40b518:	mov	w2, #0x0                   	// #0
  40b51c:	bl	402790 <strtol@plt>
  40b520:	mov	x20, x0
  40b524:	ldr	x0, [sp, #72]
  40b528:	ldrb	w1, [x0]
  40b52c:	cbnz	w1, 40b538 <ferror@plt+0x8a98>
  40b530:	cmp	x0, x21
  40b534:	b.ne	40b55c <ferror@plt+0x8abc>  // b.any
  40b538:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40b53c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b540:	mov	x3, x19
  40b544:	mov	x2, x21
  40b548:	ldr	x0, [x0, #3984]
  40b54c:	add	x1, x1, #0x572
  40b550:	ldr	x0, [x0]
  40b554:	bl	402a60 <fprintf@plt>
  40b558:	b	40b4d4 <ferror@plt+0x8a34>
  40b55c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40b560:	add	x0, x20, x0
  40b564:	cmn	x0, #0x3
  40b568:	b.ls	40b5a4 <ferror@plt+0x8b04>  // b.plast
  40b56c:	bl	402a10 <__errno_location@plt>
  40b570:	ldr	w0, [x0]
  40b574:	cmp	w0, #0x22
  40b578:	b.ne	40b5a4 <ferror@plt+0x8b04>  // b.any
  40b57c:	adrp	x1, 42b000 <ferror@plt+0x28560>
  40b580:	ldr	x1, [x1, #3984]
  40b584:	ldr	x20, [x1]
  40b588:	bl	4026a0 <strerror@plt>
  40b58c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b590:	mov	x3, x0
  40b594:	mov	x2, x19
  40b598:	add	x1, x1, #0x599
  40b59c:	mov	x0, x20
  40b5a0:	b	40b554 <ferror@plt+0x8ab4>
  40b5a4:	mov	w0, #0x0                   	// #0
  40b5a8:	str	x20, [x23]
  40b5ac:	ldp	x19, x20, [sp, #16]
  40b5b0:	ldp	x21, x22, [sp, #32]
  40b5b4:	ldr	x23, [sp, #48]
  40b5b8:	ldp	x29, x30, [sp], #288
  40b5bc:	ret
  40b5c0:	and	w0, w0, #0xff
  40b5c4:	sub	w1, w0, #0x41
  40b5c8:	and	w1, w1, #0xff
  40b5cc:	cmp	w1, #0x5
  40b5d0:	b.hi	40b5dc <ferror@plt+0x8b3c>  // b.pmore
  40b5d4:	sub	w0, w0, #0x37
  40b5d8:	ret
  40b5dc:	sub	w1, w0, #0x61
  40b5e0:	and	w1, w1, #0xff
  40b5e4:	cmp	w1, #0x5
  40b5e8:	b.hi	40b5f4 <ferror@plt+0x8b54>  // b.pmore
  40b5ec:	sub	w0, w0, #0x57
  40b5f0:	b	40b5d8 <ferror@plt+0x8b38>
  40b5f4:	sub	w0, w0, #0x30
  40b5f8:	and	w1, w0, #0xff
  40b5fc:	cmp	w1, #0x9
  40b600:	csinv	w0, w0, wzr, ls  // ls = plast
  40b604:	b	40b5d8 <ferror@plt+0x8b38>
  40b608:	cbnz	x1, 40b614 <ferror@plt+0x8b74>
  40b60c:	mov	w0, #0xffffffff            	// #-1
  40b610:	ret
  40b614:	stp	x29, x30, [sp, #-48]!
  40b618:	mov	x29, sp
  40b61c:	stp	x19, x20, [sp, #16]
  40b620:	mov	x20, x0
  40b624:	mov	x19, x1
  40b628:	ldrb	w0, [x1]
  40b62c:	cbz	w0, 40b68c <ferror@plt+0x8bec>
  40b630:	add	x1, sp, #0x28
  40b634:	mov	x0, x19
  40b638:	bl	402790 <strtol@plt>
  40b63c:	ldr	x1, [sp, #40]
  40b640:	cbz	x1, 40b68c <ferror@plt+0x8bec>
  40b644:	cmp	x1, x19
  40b648:	b.eq	40b68c <ferror@plt+0x8bec>  // b.none
  40b64c:	ldrb	w1, [x1]
  40b650:	cbnz	w1, 40b68c <ferror@plt+0x8bec>
  40b654:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  40b658:	add	x1, x0, x1
  40b65c:	cmn	x1, #0x3
  40b660:	b.hi	40b68c <ferror@plt+0x8bec>  // b.pmore
  40b664:	mov	x1, #0x80000000            	// #2147483648
  40b668:	add	x1, x0, x1
  40b66c:	mov	x2, #0xffffffff            	// #4294967295
  40b670:	cmp	x1, x2
  40b674:	b.hi	40b68c <ferror@plt+0x8bec>  // b.pmore
  40b678:	str	w0, [x20]
  40b67c:	mov	w0, #0x0                   	// #0
  40b680:	ldp	x19, x20, [sp, #16]
  40b684:	ldp	x29, x30, [sp], #48
  40b688:	ret
  40b68c:	mov	w0, #0xffffffff            	// #-1
  40b690:	b	40b680 <ferror@plt+0x8be0>
  40b694:	rev	w1, w0
  40b698:	neg	w0, w1
  40b69c:	bics	w0, w0, w1
  40b6a0:	b.eq	40b6b4 <ferror@plt+0x8c14>  // b.none
  40b6a4:	mov	w0, #0xffffffff            	// #-1
  40b6a8:	b	40b6b8 <ferror@plt+0x8c18>
  40b6ac:	add	w0, w0, #0x1
  40b6b0:	lsl	w1, w1, #1
  40b6b4:	cbnz	w1, 40b6ac <ferror@plt+0x8c0c>
  40b6b8:	ret
  40b6bc:	cbnz	x1, 40b6d8 <ferror@plt+0x8c38>
  40b6c0:	mov	w0, #0xffffffff            	// #-1
  40b6c4:	ret
  40b6c8:	mov	w0, #0xffffffff            	// #-1
  40b6cc:	ldp	x19, x20, [sp, #16]
  40b6d0:	ldp	x29, x30, [sp], #48
  40b6d4:	ret
  40b6d8:	stp	x29, x30, [sp, #-48]!
  40b6dc:	mov	x29, sp
  40b6e0:	stp	x19, x20, [sp, #16]
  40b6e4:	mov	x20, x0
  40b6e8:	mov	x19, x1
  40b6ec:	ldrb	w0, [x1]
  40b6f0:	cbz	w0, 40b6c8 <ferror@plt+0x8c28>
  40b6f4:	add	x1, sp, #0x28
  40b6f8:	mov	x0, x19
  40b6fc:	bl	402390 <strtoul@plt>
  40b700:	ldr	x1, [sp, #40]
  40b704:	cbz	x1, 40b6c8 <ferror@plt+0x8c28>
  40b708:	cmp	x1, x19
  40b70c:	b.eq	40b6c8 <ferror@plt+0x8c28>  // b.none
  40b710:	ldrb	w1, [x1]
  40b714:	cbnz	w1, 40b6c8 <ferror@plt+0x8c28>
  40b718:	mov	x1, #0xffffffff            	// #4294967295
  40b71c:	cmp	x0, x1
  40b720:	b.hi	40b6c8 <ferror@plt+0x8c28>  // b.pmore
  40b724:	str	w0, [x20]
  40b728:	mov	w0, #0x0                   	// #0
  40b72c:	b	40b6cc <ferror@plt+0x8c2c>
  40b730:	stp	x29, x30, [sp, #-80]!
  40b734:	mov	x29, sp
  40b738:	stp	x19, x20, [sp, #16]
  40b73c:	mov	x20, x1
  40b740:	mov	w1, #0x2e                  	// #46
  40b744:	stp	x21, x22, [sp, #32]
  40b748:	mov	x21, x0
  40b74c:	mov	x22, x2
  40b750:	mov	x0, x20
  40b754:	str	d8, [sp, #48]
  40b758:	bl	402840 <strchr@plt>
  40b75c:	add	x1, sp, #0x48
  40b760:	cbz	x0, 40b848 <ferror@plt+0x8da8>
  40b764:	mov	x0, x20
  40b768:	bl	402420 <strtod@plt>
  40b76c:	fcmpe	d0, #0.0
  40b770:	fmov	d8, d0
  40b774:	b.pl	40b790 <ferror@plt+0x8cf0>  // b.nfrst
  40b778:	mov	w0, #0xffffffff            	// #-1
  40b77c:	ldp	x19, x20, [sp, #16]
  40b780:	ldp	x21, x22, [sp, #32]
  40b784:	ldr	d8, [sp, #48]
  40b788:	ldp	x29, x30, [sp], #80
  40b78c:	ret
  40b790:	ldr	x0, [sp, #72]
  40b794:	cbz	x0, 40b778 <ferror@plt+0x8cd8>
  40b798:	cmp	x0, x20
  40b79c:	b.eq	40b778 <ferror@plt+0x8cd8>  // b.none
  40b7a0:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  40b7a4:	fmov	d0, x0
  40b7a8:	fcmp	d8, d0
  40b7ac:	b.ne	40b7c0 <ferror@plt+0x8d20>  // b.any
  40b7b0:	bl	402a10 <__errno_location@plt>
  40b7b4:	ldr	w0, [x0]
  40b7b8:	cmp	w0, #0x22
  40b7bc:	b.eq	40b778 <ferror@plt+0x8cd8>  // b.none
  40b7c0:	ldr	x19, [sp, #72]
  40b7c4:	cmp	x19, x20
  40b7c8:	b.eq	40b778 <ferror@plt+0x8cd8>  // b.none
  40b7cc:	mov	w0, #0x1                   	// #1
  40b7d0:	str	w0, [x22]
  40b7d4:	ldrb	w0, [x19]
  40b7d8:	cbz	w0, 40b82c <ferror@plt+0x8d8c>
  40b7dc:	str	wzr, [x22]
  40b7e0:	adrp	x1, 413000 <ferror@plt+0x10560>
  40b7e4:	mov	x0, x19
  40b7e8:	add	x1, x1, #0xece
  40b7ec:	bl	402650 <strcasecmp@plt>
  40b7f0:	cbz	w0, 40b81c <ferror@plt+0x8d7c>
  40b7f4:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b7f8:	mov	x0, x19
  40b7fc:	add	x1, x1, #0x5bc
  40b800:	bl	402650 <strcasecmp@plt>
  40b804:	cbz	w0, 40b81c <ferror@plt+0x8d7c>
  40b808:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b80c:	mov	x0, x19
  40b810:	add	x1, x1, #0x5c1
  40b814:	bl	402650 <strcasecmp@plt>
  40b818:	cbnz	w0, 40b888 <ferror@plt+0x8de8>
  40b81c:	mov	x0, #0x400000000000        	// #70368744177664
  40b820:	movk	x0, #0x408f, lsl #48
  40b824:	fmov	d0, x0
  40b828:	fmul	d8, d8, d0
  40b82c:	fcvtzu	w1, d8
  40b830:	ucvtf	d0, w1
  40b834:	fcmpe	d0, d8
  40b838:	b.mi	40b8c8 <ferror@plt+0x8e28>  // b.first
  40b83c:	mov	w0, #0x0                   	// #0
  40b840:	str	w1, [x21]
  40b844:	b	40b77c <ferror@plt+0x8cdc>
  40b848:	mov	x0, x20
  40b84c:	mov	w2, #0x0                   	// #0
  40b850:	bl	402390 <strtoul@plt>
  40b854:	mov	x19, x0
  40b858:	ldr	x0, [sp, #72]
  40b85c:	cbz	x0, 40b778 <ferror@plt+0x8cd8>
  40b860:	cmp	x0, x20
  40b864:	b.eq	40b778 <ferror@plt+0x8cd8>  // b.none
  40b868:	cmn	x19, #0x1
  40b86c:	b.ne	40b880 <ferror@plt+0x8de0>  // b.any
  40b870:	bl	402a10 <__errno_location@plt>
  40b874:	ldr	w0, [x0]
  40b878:	cmp	w0, #0x22
  40b87c:	b.eq	40b778 <ferror@plt+0x8cd8>  // b.none
  40b880:	ucvtf	d8, x19
  40b884:	b	40b7c0 <ferror@plt+0x8d20>
  40b888:	adrp	x1, 413000 <ferror@plt+0x10560>
  40b88c:	mov	x0, x19
  40b890:	add	x1, x1, #0xd75
  40b894:	bl	402650 <strcasecmp@plt>
  40b898:	cbz	w0, 40b82c <ferror@plt+0x8d8c>
  40b89c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b8a0:	mov	x0, x19
  40b8a4:	add	x1, x1, #0x5bb
  40b8a8:	bl	402650 <strcasecmp@plt>
  40b8ac:	cbz	w0, 40b82c <ferror@plt+0x8d8c>
  40b8b0:	adrp	x1, 416000 <ferror@plt+0x13560>
  40b8b4:	mov	x0, x19
  40b8b8:	add	x1, x1, #0x5c0
  40b8bc:	bl	402650 <strcasecmp@plt>
  40b8c0:	cbz	w0, 40b82c <ferror@plt+0x8d8c>
  40b8c4:	b	40b778 <ferror@plt+0x8cd8>
  40b8c8:	add	w1, w1, #0x1
  40b8cc:	b	40b83c <ferror@plt+0x8d9c>
  40b8d0:	cbnz	x1, 40b8f0 <ferror@plt+0x8e50>
  40b8d4:	mov	w0, #0xffffffff            	// #-1
  40b8d8:	ret
  40b8dc:	mov	w0, #0xffffffff            	// #-1
  40b8e0:	ldp	x19, x20, [sp, #16]
  40b8e4:	ldr	x21, [sp, #32]
  40b8e8:	ldp	x29, x30, [sp], #64
  40b8ec:	ret
  40b8f0:	stp	x29, x30, [sp, #-64]!
  40b8f4:	mov	x29, sp
  40b8f8:	stp	x19, x20, [sp, #16]
  40b8fc:	mov	x19, x1
  40b900:	str	x21, [sp, #32]
  40b904:	mov	x21, x0
  40b908:	ldrb	w0, [x1]
  40b90c:	cbz	w0, 40b8dc <ferror@plt+0x8e3c>
  40b910:	add	x1, sp, #0x38
  40b914:	mov	x0, x19
  40b918:	bl	402850 <strtoull@plt>
  40b91c:	mov	x20, x0
  40b920:	ldr	x0, [sp, #56]
  40b924:	cbz	x0, 40b8dc <ferror@plt+0x8e3c>
  40b928:	cmp	x0, x19
  40b92c:	b.eq	40b8dc <ferror@plt+0x8e3c>  // b.none
  40b930:	ldrb	w0, [x0]
  40b934:	cbnz	w0, 40b8dc <ferror@plt+0x8e3c>
  40b938:	cmn	x20, #0x1
  40b93c:	b.ne	40b950 <ferror@plt+0x8eb0>  // b.any
  40b940:	bl	402a10 <__errno_location@plt>
  40b944:	ldr	w0, [x0]
  40b948:	cmp	w0, #0x22
  40b94c:	b.eq	40b8dc <ferror@plt+0x8e3c>  // b.none
  40b950:	mov	w0, #0x0                   	// #0
  40b954:	str	x20, [x21]
  40b958:	b	40b8e0 <ferror@plt+0x8e40>
  40b95c:	b	40b6bc <ferror@plt+0x8c1c>
  40b960:	cbnz	x1, 40b97c <ferror@plt+0x8edc>
  40b964:	mov	w0, #0xffffffff            	// #-1
  40b968:	ret
  40b96c:	mov	w0, #0xffffffff            	// #-1
  40b970:	ldp	x19, x20, [sp, #16]
  40b974:	ldp	x29, x30, [sp], #48
  40b978:	ret
  40b97c:	stp	x29, x30, [sp, #-48]!
  40b980:	mov	x29, sp
  40b984:	stp	x19, x20, [sp, #16]
  40b988:	mov	x20, x0
  40b98c:	mov	x19, x1
  40b990:	ldrb	w0, [x1]
  40b994:	cbz	w0, 40b96c <ferror@plt+0x8ecc>
  40b998:	add	x1, sp, #0x28
  40b99c:	mov	x0, x19
  40b9a0:	bl	402390 <strtoul@plt>
  40b9a4:	ldr	x1, [sp, #40]
  40b9a8:	cbz	x1, 40b96c <ferror@plt+0x8ecc>
  40b9ac:	cmp	x1, x19
  40b9b0:	b.eq	40b96c <ferror@plt+0x8ecc>  // b.none
  40b9b4:	ldrb	w1, [x1]
  40b9b8:	cbnz	w1, 40b96c <ferror@plt+0x8ecc>
  40b9bc:	mov	x1, #0xffff                	// #65535
  40b9c0:	cmp	x0, x1
  40b9c4:	b.hi	40b96c <ferror@plt+0x8ecc>  // b.pmore
  40b9c8:	strh	w0, [x20]
  40b9cc:	mov	w0, #0x0                   	// #0
  40b9d0:	b	40b970 <ferror@plt+0x8ed0>
  40b9d4:	cbnz	x1, 40b9f0 <ferror@plt+0x8f50>
  40b9d8:	mov	w0, #0xffffffff            	// #-1
  40b9dc:	ret
  40b9e0:	mov	w0, #0xffffffff            	// #-1
  40b9e4:	ldp	x19, x20, [sp, #16]
  40b9e8:	ldp	x29, x30, [sp], #48
  40b9ec:	ret
  40b9f0:	stp	x29, x30, [sp, #-48]!
  40b9f4:	mov	x29, sp
  40b9f8:	stp	x19, x20, [sp, #16]
  40b9fc:	mov	x20, x0
  40ba00:	mov	x19, x1
  40ba04:	ldrb	w0, [x1]
  40ba08:	cbz	w0, 40b9e0 <ferror@plt+0x8f40>
  40ba0c:	add	x1, sp, #0x28
  40ba10:	mov	x0, x19
  40ba14:	bl	402390 <strtoul@plt>
  40ba18:	ldr	x1, [sp, #40]
  40ba1c:	cbz	x1, 40b9e0 <ferror@plt+0x8f40>
  40ba20:	cmp	x1, x19
  40ba24:	b.eq	40b9e0 <ferror@plt+0x8f40>  // b.none
  40ba28:	ldrb	w1, [x1]
  40ba2c:	cbnz	w1, 40b9e0 <ferror@plt+0x8f40>
  40ba30:	cmp	x0, #0xff
  40ba34:	b.hi	40b9e0 <ferror@plt+0x8f40>  // b.pmore
  40ba38:	strb	w0, [x20]
  40ba3c:	mov	w0, #0x0                   	// #0
  40ba40:	b	40b9e4 <ferror@plt+0x8f44>
  40ba44:	stp	x29, x30, [sp, #-64]!
  40ba48:	mov	x29, sp
  40ba4c:	stp	x19, x20, [sp, #16]
  40ba50:	mov	x19, x1
  40ba54:	stp	x21, x22, [sp, #32]
  40ba58:	mov	x21, x0
  40ba5c:	mov	w22, w2
  40ba60:	bl	402a10 <__errno_location@plt>
  40ba64:	str	wzr, [x0]
  40ba68:	cbnz	x19, 40ba80 <ferror@plt+0x8fe0>
  40ba6c:	mov	w0, #0xffffffff            	// #-1
  40ba70:	ldp	x19, x20, [sp, #16]
  40ba74:	ldp	x21, x22, [sp, #32]
  40ba78:	ldp	x29, x30, [sp], #64
  40ba7c:	ret
  40ba80:	mov	x20, x0
  40ba84:	ldrb	w0, [x19]
  40ba88:	cbz	w0, 40ba6c <ferror@plt+0x8fcc>
  40ba8c:	add	x1, sp, #0x38
  40ba90:	mov	w2, w22
  40ba94:	mov	x0, x19
  40ba98:	bl	402400 <strtoll@plt>
  40ba9c:	ldr	x1, [sp, #56]
  40baa0:	cbz	x1, 40ba6c <ferror@plt+0x8fcc>
  40baa4:	cmp	x1, x19
  40baa8:	b.eq	40ba6c <ferror@plt+0x8fcc>  // b.none
  40baac:	ldrb	w1, [x1]
  40bab0:	cbnz	w1, 40ba6c <ferror@plt+0x8fcc>
  40bab4:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  40bab8:	add	x1, x0, x1
  40babc:	cmn	x1, #0x3
  40bac0:	b.ls	40bad0 <ferror@plt+0x9030>  // b.plast
  40bac4:	ldr	w1, [x20]
  40bac8:	cmp	w1, #0x22
  40bacc:	b.eq	40ba6c <ferror@plt+0x8fcc>  // b.none
  40bad0:	str	x0, [x21]
  40bad4:	mov	w0, #0x0                   	// #0
  40bad8:	b	40ba70 <ferror@plt+0x8fd0>
  40badc:	stp	x29, x30, [sp, #-64]!
  40bae0:	mov	x29, sp
  40bae4:	stp	x19, x20, [sp, #16]
  40bae8:	mov	x20, x0
  40baec:	mov	x19, x1
  40baf0:	str	x21, [sp, #32]
  40baf4:	mov	w21, w2
  40baf8:	bl	402a10 <__errno_location@plt>
  40bafc:	str	wzr, [x0]
  40bb00:	cbnz	x19, 40bb0c <ferror@plt+0x906c>
  40bb04:	mov	w0, #0xffffffff            	// #-1
  40bb08:	b	40bb68 <ferror@plt+0x90c8>
  40bb0c:	ldrb	w0, [x19]
  40bb10:	cbz	w0, 40bb04 <ferror@plt+0x9064>
  40bb14:	add	x1, sp, #0x38
  40bb18:	mov	w2, w21
  40bb1c:	mov	x0, x19
  40bb20:	bl	402790 <strtol@plt>
  40bb24:	ldr	x1, [sp, #56]
  40bb28:	cbz	x1, 40bb04 <ferror@plt+0x9064>
  40bb2c:	cmp	x1, x19
  40bb30:	b.eq	40bb04 <ferror@plt+0x9064>  // b.none
  40bb34:	ldrb	w1, [x1]
  40bb38:	cbnz	w1, 40bb04 <ferror@plt+0x9064>
  40bb3c:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  40bb40:	add	x1, x0, x1
  40bb44:	cmn	x1, #0x3
  40bb48:	b.hi	40bb04 <ferror@plt+0x9064>  // b.pmore
  40bb4c:	mov	x1, #0x80000000            	// #2147483648
  40bb50:	add	x1, x0, x1
  40bb54:	mov	x2, #0xffffffff            	// #4294967295
  40bb58:	cmp	x1, x2
  40bb5c:	b.hi	40bb04 <ferror@plt+0x9064>  // b.pmore
  40bb60:	str	w0, [x20]
  40bb64:	mov	w0, #0x0                   	// #0
  40bb68:	ldp	x19, x20, [sp, #16]
  40bb6c:	ldr	x21, [sp, #32]
  40bb70:	ldp	x29, x30, [sp], #64
  40bb74:	ret
  40bb78:	stp	x29, x30, [sp, #-48]!
  40bb7c:	mov	x29, sp
  40bb80:	str	x19, [sp, #16]
  40bb84:	mov	x19, x0
  40bb88:	add	x0, sp, #0x28
  40bb8c:	bl	40b8d0 <ferror@plt+0x8e30>
  40bb90:	cbnz	w0, 40bbac <ferror@plt+0x910c>
  40bb94:	ldr	x1, [sp, #40]
  40bb98:	lsr	x2, x1, #32
  40bb9c:	rev	w1, w1
  40bba0:	rev	w2, w2
  40bba4:	orr	x1, x2, x1, lsl #32
  40bba8:	str	x1, [x19]
  40bbac:	ldr	x19, [sp, #16]
  40bbb0:	ldp	x29, x30, [sp], #48
  40bbb4:	ret
  40bbb8:	stp	x29, x30, [sp, #-48]!
  40bbbc:	mov	x29, sp
  40bbc0:	str	x19, [sp, #16]
  40bbc4:	mov	x19, x0
  40bbc8:	add	x0, sp, #0x2c
  40bbcc:	bl	40b95c <ferror@plt+0x8ebc>
  40bbd0:	cbnz	w0, 40bbe0 <ferror@plt+0x9140>
  40bbd4:	ldr	w1, [sp, #44]
  40bbd8:	rev	w1, w1
  40bbdc:	str	w1, [x19]
  40bbe0:	ldr	x19, [sp, #16]
  40bbe4:	ldp	x29, x30, [sp], #48
  40bbe8:	ret
  40bbec:	stp	x29, x30, [sp, #-48]!
  40bbf0:	mov	x29, sp
  40bbf4:	str	x19, [sp, #16]
  40bbf8:	mov	x19, x0
  40bbfc:	add	x0, sp, #0x2e
  40bc00:	bl	40b960 <ferror@plt+0x8ec0>
  40bc04:	cbnz	w0, 40bc14 <ferror@plt+0x9174>
  40bc08:	ldrh	w1, [sp, #46]
  40bc0c:	rev16	w1, w1
  40bc10:	strh	w1, [x19]
  40bc14:	ldr	x19, [sp, #16]
  40bc18:	ldp	x29, x30, [sp], #48
  40bc1c:	ret
  40bc20:	stp	x29, x30, [sp, #-80]!
  40bc24:	mov	x29, sp
  40bc28:	stp	x19, x20, [sp, #16]
  40bc2c:	mov	x19, x1
  40bc30:	mov	x20, #0x0                   	// #0
  40bc34:	stp	x21, x22, [sp, #32]
  40bc38:	mov	x21, x0
  40bc3c:	mov	x22, #0xffff                	// #65535
  40bc40:	stp	x23, x24, [sp, #48]
  40bc44:	add	x23, sp, #0x48
  40bc48:	add	x24, sp, #0x40
  40bc4c:	mov	x1, x23
  40bc50:	mov	x0, x19
  40bc54:	mov	w2, #0x10                  	// #16
  40bc58:	bl	402390 <strtoul@plt>
  40bc5c:	cmp	x0, x22
  40bc60:	b.ls	40bc7c <ferror@plt+0x91dc>  // b.plast
  40bc64:	mov	w0, #0xffffffff            	// #-1
  40bc68:	ldp	x19, x20, [sp, #16]
  40bc6c:	ldp	x21, x22, [sp, #32]
  40bc70:	ldp	x23, x24, [sp, #48]
  40bc74:	ldp	x29, x30, [sp], #80
  40bc78:	ret
  40bc7c:	ldr	x3, [sp, #72]
  40bc80:	cmp	x3, x19
  40bc84:	b.eq	40bc64 <ferror@plt+0x91c4>  // b.none
  40bc88:	rev16	w2, w0
  40bc8c:	ldrb	w0, [x3]
  40bc90:	strh	w2, [x24, x20, lsl #1]
  40bc94:	cbz	w0, 40bcb4 <ferror@plt+0x9214>
  40bc98:	cmp	x20, #0x3
  40bc9c:	b.eq	40bc64 <ferror@plt+0x91c4>  // b.none
  40bca0:	add	x20, x20, #0x1
  40bca4:	cmp	w0, #0x3a
  40bca8:	b.ne	40bc64 <ferror@plt+0x91c4>  // b.any
  40bcac:	add	x19, x3, #0x1
  40bcb0:	b	40bc4c <ferror@plt+0x91ac>
  40bcb4:	ldr	x0, [sp, #64]
  40bcb8:	str	x0, [x21]
  40bcbc:	mov	w0, #0x1                   	// #1
  40bcc0:	b	40bc68 <ferror@plt+0x91c8>
  40bcc4:	sub	w0, w0, #0x2
  40bcc8:	cmp	w0, #0x1a
  40bccc:	b.hi	40bce0 <ferror@plt+0x9240>  // b.pmore
  40bcd0:	adrp	x1, 416000 <ferror@plt+0x13560>
  40bcd4:	add	x1, x1, #0x951
  40bcd8:	ldrb	w0, [x1, w0, uxtw]
  40bcdc:	ret
  40bce0:	mov	w0, #0x0                   	// #0
  40bce4:	b	40bcdc <ferror@plt+0x923c>
  40bce8:	stp	x29, x30, [sp, #-80]!
  40bcec:	mov	x29, sp
  40bcf0:	stp	x19, x20, [sp, #16]
  40bcf4:	mov	w20, w2
  40bcf8:	mov	x2, #0x108                 	// #264
  40bcfc:	mov	x19, x0
  40bd00:	stp	x21, x22, [sp, #32]
  40bd04:	mov	x21, x1
  40bd08:	mov	w1, #0x0                   	// #0
  40bd0c:	str	x23, [sp, #48]
  40bd10:	bl	402600 <memset@plt>
  40bd14:	adrp	x1, 416000 <ferror@plt+0x13560>
  40bd18:	mov	x0, x21
  40bd1c:	add	x1, x1, #0x5c6
  40bd20:	bl	402770 <strcmp@plt>
  40bd24:	cbnz	w0, 40bd88 <ferror@plt+0x92e8>
  40bd28:	and	w0, w20, #0xffffffef
  40bd2c:	cmp	w0, #0xc
  40bd30:	b.ne	40bd4c <ferror@plt+0x92ac>  // b.any
  40bd34:	mov	w0, #0xffffffff            	// #-1
  40bd38:	ldp	x19, x20, [sp, #16]
  40bd3c:	ldp	x21, x22, [sp, #32]
  40bd40:	ldr	x23, [sp, #48]
  40bd44:	ldp	x29, x30, [sp], #80
  40bd48:	ret
  40bd4c:	strh	w20, [x19, #6]
  40bd50:	and	w0, w20, #0xffff
  40bd54:	bl	40bcc4 <ferror@plt+0x9224>
  40bd58:	mov	w1, #0x8                   	// #8
  40bd5c:	sdiv	w0, w0, w1
  40bd60:	strh	w0, [x19, #2]
  40bd64:	mov	w0, #0xfffffffe            	// #-2
  40bd68:	strh	w0, [x19, #4]
  40bd6c:	ldrh	w0, [x19]
  40bd70:	orr	w0, w0, #0x1
  40bd74:	strh	w0, [x19]
  40bd78:	mov	x0, x19
  40bd7c:	bl	40b300 <ferror@plt+0x8860>
  40bd80:	mov	w0, #0x0                   	// #0
  40bd84:	b	40bd38 <ferror@plt+0x9298>
  40bd88:	adrp	x1, 413000 <ferror@plt+0x10560>
  40bd8c:	mov	x0, x21
  40bd90:	add	x1, x1, #0xf10
  40bd94:	bl	402770 <strcmp@plt>
  40bd98:	cbz	w0, 40bdb0 <ferror@plt+0x9310>
  40bd9c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40bda0:	mov	x0, x21
  40bda4:	add	x1, x1, #0x5ce
  40bda8:	bl	402770 <strcmp@plt>
  40bdac:	cbnz	w0, 40bdcc <ferror@plt+0x932c>
  40bdb0:	and	w0, w20, #0xffffffef
  40bdb4:	cmp	w0, #0xc
  40bdb8:	b.eq	40bd34 <ferror@plt+0x9294>  // b.none
  40bdbc:	mov	w0, #0xfffffffe            	// #-2
  40bdc0:	strh	w20, [x19, #6]
  40bdc4:	strh	w0, [x19, #4]
  40bdc8:	b	40bd78 <ferror@plt+0x92d8>
  40bdcc:	cmp	w20, #0x11
  40bdd0:	b.ne	40bdfc <ferror@plt+0x935c>  // b.any
  40bdd4:	mov	x2, x21
  40bdd8:	add	x0, x19, #0x8
  40bddc:	mov	w1, #0x100                 	// #256
  40bde0:	bl	40f5e4 <ferror@plt+0xcb44>
  40bde4:	tbnz	w0, #31, 40bd34 <ferror@plt+0x9294>
  40bde8:	and	w0, w0, #0xffff
  40bdec:	strh	w0, [x19, #2]
  40bdf0:	strh	w20, [x19, #6]
  40bdf4:	ubfiz	w0, w0, #3, #13
  40bdf8:	b	40bdc4 <ferror@plt+0x9324>
  40bdfc:	mov	x0, x21
  40be00:	mov	w1, #0x3a                  	// #58
  40be04:	bl	402840 <strchr@plt>
  40be08:	cbz	x0, 40be44 <ferror@plt+0x93a4>
  40be0c:	mov	w0, #0xa                   	// #10
  40be10:	strh	w0, [x19, #6]
  40be14:	cmp	w20, #0x0
  40be18:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  40be1c:	b.ne	40bd34 <ferror@plt+0x9294>  // b.any
  40be20:	add	x2, x19, #0x8
  40be24:	mov	x1, x21
  40be28:	mov	w0, #0xa                   	// #10
  40be2c:	bl	402800 <inet_pton@plt>
  40be30:	cmp	w0, #0x0
  40be34:	b.le	40bd34 <ferror@plt+0x9294>
  40be38:	mov	w0, #0xffff0010            	// #-65520
  40be3c:	stur	w0, [x19, #2]
  40be40:	b	40bd78 <ferror@plt+0x92d8>
  40be44:	cmp	w20, #0x1c
  40be48:	b.ne	40bea8 <ferror@plt+0x9408>  // b.any
  40be4c:	strh	w20, [x19, #6]
  40be50:	add	x2, x19, #0x8
  40be54:	mov	x1, x21
  40be58:	mov	w0, w20
  40be5c:	mov	x3, #0x100                 	// #256
  40be60:	bl	410970 <ferror@plt+0xded0>
  40be64:	cmp	w0, #0x0
  40be68:	b.le	40bd34 <ferror@plt+0x9294>
  40be6c:	mov	w0, #0x4                   	// #4
  40be70:	add	x2, x19, #0x4
  40be74:	movk	w0, #0x14, lsl #16
  40be78:	stur	w0, [x19, #2]
  40be7c:	mov	x0, #0x1                   	// #1
  40be80:	ldr	w1, [x2, x0, lsl #2]
  40be84:	rev	w1, w1
  40be88:	tbz	w1, #8, 40be98 <ferror@plt+0x93f8>
  40be8c:	ubfiz	w0, w0, #2, #14
  40be90:	strh	w0, [x19, #2]
  40be94:	b	40bd78 <ferror@plt+0x92d8>
  40be98:	add	x0, x0, #0x1
  40be9c:	cmp	x0, #0x41
  40bea0:	b.ne	40be80 <ferror@plt+0x93e0>  // b.any
  40bea4:	b	40bd78 <ferror@plt+0x92d8>
  40bea8:	mov	w0, #0x2                   	// #2
  40beac:	strh	w0, [x19, #6]
  40beb0:	tst	w20, #0xfffffffd
  40beb4:	b.ne	40bd34 <ferror@plt+0x9294>  // b.any
  40beb8:	add	x20, x19, #0x8
  40bebc:	add	x23, x19, #0xb
  40bec0:	add	x22, sp, #0x48
  40bec4:	mov	x1, x22
  40bec8:	mov	x0, x21
  40becc:	mov	w2, #0x0                   	// #0
  40bed0:	bl	402390 <strtoul@plt>
  40bed4:	cmp	x0, #0xff
  40bed8:	b.hi	40bd34 <ferror@plt+0x9294>  // b.pmore
  40bedc:	ldr	x2, [sp, #72]
  40bee0:	cmp	x2, x21
  40bee4:	b.eq	40bd34 <ferror@plt+0x9294>  // b.none
  40bee8:	strb	w0, [x20]
  40beec:	ldrb	w0, [x2]
  40bef0:	cbz	w0, 40bf10 <ferror@plt+0x9470>
  40bef4:	cmp	x20, x23
  40bef8:	b.eq	40bd34 <ferror@plt+0x9294>  // b.none
  40befc:	add	x20, x20, #0x1
  40bf00:	cmp	w0, #0x2e
  40bf04:	b.ne	40bd34 <ferror@plt+0x9294>  // b.any
  40bf08:	add	x21, x2, #0x1
  40bf0c:	b	40bec4 <ferror@plt+0x9424>
  40bf10:	mov	w0, #0xffff0004            	// #-65532
  40bf14:	b	40be3c <ferror@plt+0x939c>
  40bf18:	stp	x29, x30, [sp, #-320]!
  40bf1c:	mov	w2, #0x0                   	// #0
  40bf20:	mov	x29, sp
  40bf24:	stp	x19, x20, [sp, #16]
  40bf28:	mov	x20, x0
  40bf2c:	str	x21, [sp, #32]
  40bf30:	mov	x21, x1
  40bf34:	bl	40b6bc <ferror@plt+0x8c1c>
  40bf38:	mov	w19, w0
  40bf3c:	cbz	w0, 40bf5c <ferror@plt+0x94bc>
  40bf40:	mov	x1, x21
  40bf44:	add	x0, sp, #0x38
  40bf48:	mov	w2, #0x2                   	// #2
  40bf4c:	bl	40bce8 <ferror@plt+0x9248>
  40bf50:	mov	w19, w0
  40bf54:	cbz	w0, 40bf70 <ferror@plt+0x94d0>
  40bf58:	mov	w19, #0xffffffff            	// #-1
  40bf5c:	mov	w0, w19
  40bf60:	ldp	x19, x20, [sp, #16]
  40bf64:	ldr	x21, [sp, #32]
  40bf68:	ldp	x29, x30, [sp], #320
  40bf6c:	ret
  40bf70:	ldrh	w0, [sp, #62]
  40bf74:	cmp	w0, #0x2
  40bf78:	b.ne	40bf58 <ferror@plt+0x94b8>  // b.any
  40bf7c:	ldr	w0, [sp, #64]
  40bf80:	bl	40b694 <ferror@plt+0x8bf4>
  40bf84:	tbnz	w0, #31, 40bf58 <ferror@plt+0x94b8>
  40bf88:	str	w0, [x20]
  40bf8c:	b	40bf5c <ferror@plt+0x94bc>
  40bf90:	stp	x29, x30, [sp, #-64]!
  40bf94:	mov	x29, sp
  40bf98:	stp	x21, x22, [sp, #32]
  40bf9c:	mov	x21, x1
  40bfa0:	mov	w22, w2
  40bfa4:	mov	w1, #0x2f                  	// #47
  40bfa8:	stp	x19, x20, [sp, #16]
  40bfac:	mov	x19, x0
  40bfb0:	mov	x0, x21
  40bfb4:	bl	402840 <strchr@plt>
  40bfb8:	mov	x20, x0
  40bfbc:	cbz	x0, 40bfc4 <ferror@plt+0x9524>
  40bfc0:	strb	wzr, [x0]
  40bfc4:	mov	w2, w22
  40bfc8:	mov	x1, x21
  40bfcc:	mov	x0, x19
  40bfd0:	bl	40bce8 <ferror@plt+0x9248>
  40bfd4:	mov	w22, w0
  40bfd8:	cbz	x20, 40bfe4 <ferror@plt+0x9544>
  40bfdc:	mov	w0, #0x2f                  	// #47
  40bfe0:	strb	w0, [x20]
  40bfe4:	cbnz	w22, 40c040 <ferror@plt+0x95a0>
  40bfe8:	ldrh	w0, [x19, #6]
  40bfec:	bl	40bcc4 <ferror@plt+0x9224>
  40bff0:	mov	w21, w0
  40bff4:	ldrsh	w1, [x19, #4]
  40bff8:	cbz	x20, 40c054 <ferror@plt+0x95b4>
  40bffc:	cmn	w1, #0x2
  40c000:	b.eq	40c03c <ferror@plt+0x959c>  // b.none
  40c004:	add	x1, x20, #0x1
  40c008:	add	x0, sp, #0x3c
  40c00c:	bl	40bf18 <ferror@plt+0x9478>
  40c010:	cbnz	w0, 40c03c <ferror@plt+0x959c>
  40c014:	ldr	w0, [sp, #60]
  40c018:	cmp	w0, w21
  40c01c:	b.hi	40c03c <ferror@plt+0x959c>  // b.pmore
  40c020:	mov	w21, w0
  40c024:	mov	w0, #0x1                   	// #1
  40c028:	ldrh	w1, [x19]
  40c02c:	strh	w21, [x19, #4]
  40c030:	orr	w0, w0, w1
  40c034:	strh	w0, [x19]
  40c038:	b	40c040 <ferror@plt+0x95a0>
  40c03c:	mov	w22, #0xffffffff            	// #-1
  40c040:	mov	w0, w22
  40c044:	ldp	x19, x20, [sp, #16]
  40c048:	ldp	x21, x22, [sp, #32]
  40c04c:	ldp	x29, x30, [sp], #64
  40c050:	ret
  40c054:	cmn	w1, #0x2
  40c058:	mov	w0, #0x0                   	// #0
  40c05c:	csel	w21, w21, wzr, ne  // ne = any
  40c060:	b	40c028 <ferror@plt+0x9588>
  40c064:	ldrh	w3, [x1]
  40c068:	sub	w3, w3, #0x4
  40c06c:	cmp	w3, #0xa
  40c070:	b.eq	40c114 <ferror@plt+0x9674>  // b.none
  40c074:	b.hi	40c090 <ferror@plt+0x95f0>  // b.pmore
  40c078:	cmp	w3, #0x2
  40c07c:	b.eq	40c0fc <ferror@plt+0x965c>  // b.none
  40c080:	cmp	w3, #0x4
  40c084:	b.eq	40c0b4 <ferror@plt+0x9614>  // b.none
  40c088:	mov	w0, #0xffffffff            	// #-1
  40c08c:	ret
  40c090:	cmp	w3, #0x10
  40c094:	b.ne	40c088 <ferror@plt+0x95e8>  // b.any
  40c098:	add	x1, x1, #0x4
  40c09c:	mov	w4, #0xa                   	// #10
  40c0a0:	strh	w3, [x0, #2]
  40c0a4:	strh	w4, [x0, #6]
  40c0a8:	ldp	x4, x5, [x1]
  40c0ac:	stp	x4, x5, [x0, #8]
  40c0b0:	b	40c0c8 <ferror@plt+0x9628>
  40c0b4:	mov	w4, #0x2                   	// #2
  40c0b8:	strh	w3, [x0, #2]
  40c0bc:	strh	w4, [x0, #6]
  40c0c0:	ldr	w1, [x1, #4]
  40c0c4:	str	w1, [x0, #8]
  40c0c8:	cbz	w2, 40c0d8 <ferror@plt+0x9638>
  40c0cc:	ldrh	w1, [x0, #6]
  40c0d0:	cmp	w1, w2
  40c0d4:	b.ne	40c134 <ferror@plt+0x9694>  // b.any
  40c0d8:	stp	x29, x30, [sp, #-16]!
  40c0dc:	mov	w1, #0xffffffff            	// #-1
  40c0e0:	mov	x29, sp
  40c0e4:	strh	wzr, [x0]
  40c0e8:	strh	w1, [x0, #4]
  40c0ec:	bl	40b300 <ferror@plt+0x8860>
  40c0f0:	mov	w0, #0x0                   	// #0
  40c0f4:	ldp	x29, x30, [sp], #16
  40c0f8:	ret
  40c0fc:	mov	w4, #0xc                   	// #12
  40c100:	strh	w3, [x0, #2]
  40c104:	strh	w4, [x0, #6]
  40c108:	ldrh	w1, [x1, #4]
  40c10c:	strh	w1, [x0, #8]
  40c110:	b	40c0c8 <ferror@plt+0x9628>
  40c114:	mov	w4, #0x4                   	// #4
  40c118:	strh	w3, [x0, #2]
  40c11c:	strh	w4, [x0, #6]
  40c120:	ldur	x3, [x1, #4]
  40c124:	str	x3, [x0, #8]
  40c128:	ldrh	w1, [x1, #12]
  40c12c:	strh	w1, [x0, #16]
  40c130:	b	40c0c8 <ferror@plt+0x9628>
  40c134:	mov	w0, #0xfffffffe            	// #-2
  40c138:	ret
  40c13c:	stp	x29, x30, [sp, #-304]!
  40c140:	mov	x1, x0
  40c144:	mov	w2, #0x2                   	// #2
  40c148:	mov	x29, sp
  40c14c:	str	x19, [sp, #16]
  40c150:	mov	x19, x0
  40c154:	add	x0, sp, #0x28
  40c158:	bl	40bce8 <ferror@plt+0x9248>
  40c15c:	cbz	w0, 40c184 <ferror@plt+0x96e4>
  40c160:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c164:	mov	x2, x19
  40c168:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c16c:	add	x1, x1, #0x5d2
  40c170:	ldr	x0, [x0, #3984]
  40c174:	ldr	x0, [x0]
  40c178:	bl	402a60 <fprintf@plt>
  40c17c:	mov	w0, #0x1                   	// #1
  40c180:	bl	4023c0 <exit@plt>
  40c184:	ldr	w0, [sp, #48]
  40c188:	ldr	x19, [sp, #16]
  40c18c:	ldp	x29, x30, [sp], #304
  40c190:	ret
  40c194:	stp	x29, x30, [sp, #-16]!
  40c198:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c19c:	mov	x29, sp
  40c1a0:	ldr	x0, [x0, #3984]
  40c1a4:	ldr	x1, [x0]
  40c1a8:	adrp	x0, 416000 <ferror@plt+0x13560>
  40c1ac:	add	x0, x0, #0x605
  40c1b0:	bl	4023b0 <fputs@plt>
  40c1b4:	mov	w0, #0xffffffff            	// #-1
  40c1b8:	bl	4023c0 <exit@plt>
  40c1bc:	stp	x29, x30, [sp, #-16]!
  40c1c0:	mov	x2, x0
  40c1c4:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c1c8:	mov	x29, sp
  40c1cc:	ldr	x0, [x0, #3984]
  40c1d0:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c1d4:	add	x1, x1, #0x636
  40c1d8:	ldr	x0, [x0]
  40c1dc:	bl	402a60 <fprintf@plt>
  40c1e0:	mov	w0, #0xffffffff            	// #-1
  40c1e4:	bl	4023c0 <exit@plt>
  40c1e8:	stp	x29, x30, [sp, #-16]!
  40c1ec:	mov	x3, x0
  40c1f0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c1f4:	mov	x29, sp
  40c1f8:	ldr	x0, [x0, #3984]
  40c1fc:	mov	x2, x1
  40c200:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c204:	add	x1, x1, #0x658
  40c208:	ldr	x0, [x0]
  40c20c:	bl	402a60 <fprintf@plt>
  40c210:	mov	w0, #0xffffffff            	// #-1
  40c214:	bl	4023c0 <exit@plt>
  40c218:	stp	x29, x30, [sp, #-16]!
  40c21c:	mov	x2, x0
  40c220:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c224:	mov	x29, sp
  40c228:	ldr	x0, [x0, #3984]
  40c22c:	mov	x3, x1
  40c230:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c234:	add	x1, x1, #0x67b
  40c238:	ldr	x0, [x0]
  40c23c:	bl	402a60 <fprintf@plt>
  40c240:	mov	w0, #0xffffffff            	// #-1
  40c244:	bl	4023c0 <exit@plt>
  40c248:	stp	x29, x30, [sp, #-16]!
  40c24c:	mov	x2, x0
  40c250:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c254:	mov	x29, sp
  40c258:	ldr	x0, [x0, #3984]
  40c25c:	mov	x3, x1
  40c260:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c264:	add	x1, x1, #0x6ad
  40c268:	ldr	x0, [x0]
  40c26c:	bl	402a60 <fprintf@plt>
  40c270:	mov	w0, #0xffffffff            	// #-1
  40c274:	bl	4023c0 <exit@plt>
  40c278:	stp	x29, x30, [sp, #-16]!
  40c27c:	mov	x2, x0
  40c280:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c284:	mov	x29, sp
  40c288:	ldr	x0, [x0, #3984]
  40c28c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c290:	add	x1, x1, #0x6e5
  40c294:	ldr	x0, [x0]
  40c298:	bl	402a60 <fprintf@plt>
  40c29c:	mov	w0, #0xffffffff            	// #-1
  40c2a0:	ldp	x29, x30, [sp], #16
  40c2a4:	ret
  40c2a8:	stp	x29, x30, [sp, #-32]!
  40c2ac:	mov	x29, sp
  40c2b0:	str	x19, [sp, #16]
  40c2b4:	mov	x19, x0
  40c2b8:	bl	4023a0 <strlen@plt>
  40c2bc:	cmp	x0, #0xf
  40c2c0:	b.hi	40c2dc <ferror@plt+0x983c>  // b.pmore
  40c2c4:	ldrb	w0, [x19]
  40c2c8:	cbz	w0, 40c2dc <ferror@plt+0x983c>
  40c2cc:	mov	x0, x19
  40c2d0:	ldr	x19, [sp, #16]
  40c2d4:	ldp	x29, x30, [sp], #32
  40c2d8:	b	40b38c <ferror@plt+0x88ec>
  40c2dc:	mov	w0, #0xffffffff            	// #-1
  40c2e0:	ldr	x19, [sp, #16]
  40c2e4:	ldp	x29, x30, [sp], #32
  40c2e8:	ret
  40c2ec:	ldrb	w1, [x0]
  40c2f0:	cbz	w1, 40c2f8 <ferror@plt+0x9858>
  40c2f4:	b	40b38c <ferror@plt+0x88ec>
  40c2f8:	mov	w0, #0xffffffff            	// #-1
  40c2fc:	ret
  40c300:	stp	x29, x30, [sp, #-48]!
  40c304:	mov	x29, sp
  40c308:	stp	x19, x20, [sp, #16]
  40c30c:	mov	x20, x1
  40c310:	str	x21, [sp, #32]
  40c314:	mov	x21, x0
  40c318:	mov	x0, x1
  40c31c:	bl	40c2a8 <ferror@plt+0x9808>
  40c320:	mov	w19, w0
  40c324:	cbnz	w0, 40c338 <ferror@plt+0x9898>
  40c328:	mov	x1, x20
  40c32c:	mov	x0, x21
  40c330:	mov	x2, #0x10                  	// #16
  40c334:	bl	4029b0 <strncpy@plt>
  40c338:	mov	w0, w19
  40c33c:	ldp	x19, x20, [sp, #16]
  40c340:	ldr	x21, [sp, #32]
  40c344:	ldp	x29, x30, [sp], #48
  40c348:	ret
  40c34c:	stp	x29, x30, [sp, #-32]!
  40c350:	mov	x29, sp
  40c354:	str	x19, [sp, #16]
  40c358:	cbz	x1, 40c37c <ferror@plt+0x98dc>
  40c35c:	add	x19, x1, #0x4
  40c360:	mov	x0, x19
  40c364:	bl	40c2a8 <ferror@plt+0x9808>
  40c368:	cmp	w0, #0x0
  40c36c:	csel	x0, x19, xzr, eq  // eq = none
  40c370:	ldr	x19, [sp, #16]
  40c374:	ldp	x29, x30, [sp], #32
  40c378:	ret
  40c37c:	mov	w19, w0
  40c380:	mov	w2, w0
  40c384:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c388:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c38c:	add	x1, x1, #0x6fe
  40c390:	ldr	x0, [x0, #3984]
  40c394:	ldr	x0, [x0]
  40c398:	bl	402a60 <fprintf@plt>
  40c39c:	mov	w0, w19
  40c3a0:	bl	40f118 <ferror@plt+0xc678>
  40c3a4:	mov	x19, x0
  40c3a8:	b	40c360 <ferror@plt+0x98c0>
  40c3ac:	ldrb	w2, [x0]
  40c3b0:	cbz	w2, 40c3dc <ferror@plt+0x993c>
  40c3b4:	mov	x2, #0x0                   	// #0
  40c3b8:	ldrb	w4, [x1, x2]
  40c3bc:	ldrb	w3, [x0, x2]
  40c3c0:	cbz	w4, 40c3d0 <ferror@plt+0x9930>
  40c3c4:	add	x2, x2, #0x1
  40c3c8:	cmp	w4, w3
  40c3cc:	b.eq	40c3b8 <ferror@plt+0x9918>  // b.none
  40c3d0:	cmp	w3, #0x0
  40c3d4:	cset	w0, ne  // ne = any
  40c3d8:	ret
  40c3dc:	mov	w0, #0x1                   	// #1
  40c3e0:	b	40c3d8 <ferror@plt+0x9938>
  40c3e4:	stp	x29, x30, [sp, #-48]!
  40c3e8:	cmp	wzr, w2, asr #5
  40c3ec:	mov	x29, sp
  40c3f0:	stp	x19, x20, [sp, #16]
  40c3f4:	asr	w20, w2, #5
  40c3f8:	and	w19, w2, #0x1f
  40c3fc:	stp	x21, x22, [sp, #32]
  40c400:	add	x22, x0, #0x8
  40c404:	add	x21, x1, #0x8
  40c408:	b.eq	40c424 <ferror@plt+0x9984>  // b.none
  40c40c:	lsl	w2, w20, #2
  40c410:	mov	x1, x21
  40c414:	mov	x0, x22
  40c418:	sxtw	x2, w2
  40c41c:	bl	402750 <memcmp@plt>
  40c420:	cbnz	w0, 40c464 <ferror@plt+0x99c4>
  40c424:	cbz	w19, 40c450 <ferror@plt+0x99b0>
  40c428:	sbfiz	x20, x20, #2, #32
  40c42c:	neg	w19, w19
  40c430:	mov	w2, #0xffffffff            	// #-1
  40c434:	lsl	w19, w2, w19
  40c438:	rev	w19, w19
  40c43c:	ldr	w0, [x22, x20]
  40c440:	ldr	w1, [x21, x20]
  40c444:	eor	w0, w0, w1
  40c448:	tst	w0, w19
  40c44c:	cset	w19, ne  // ne = any
  40c450:	mov	w0, w19
  40c454:	ldp	x19, x20, [sp, #16]
  40c458:	ldp	x21, x22, [sp, #32]
  40c45c:	ldp	x29, x30, [sp], #48
  40c460:	ret
  40c464:	mov	w19, #0xffffffff            	// #-1
  40c468:	b	40c450 <ferror@plt+0x99b0>
  40c46c:	cbz	x1, 40c4c0 <ferror@plt+0x9a20>
  40c470:	stp	x29, x30, [sp, #-304]!
  40c474:	mov	x29, sp
  40c478:	ldrh	w2, [x0, #6]
  40c47c:	stp	x19, x20, [sp, #16]
  40c480:	mov	x19, x0
  40c484:	cbz	w2, 40c4c8 <ferror@plt+0x9a28>
  40c488:	ldrsh	w0, [x0, #4]
  40c48c:	cmp	w0, #0x0
  40c490:	b.le	40c4c8 <ferror@plt+0x9a28>
  40c494:	add	x20, sp, #0x28
  40c498:	mov	x0, x20
  40c49c:	bl	40c064 <ferror@plt+0x95c4>
  40c4a0:	cbnz	w0, 40c4d0 <ferror@plt+0x9a30>
  40c4a4:	ldrsh	w2, [x19, #4]
  40c4a8:	mov	x1, x19
  40c4ac:	mov	x0, x20
  40c4b0:	bl	40c3e4 <ferror@plt+0x9944>
  40c4b4:	ldp	x19, x20, [sp, #16]
  40c4b8:	ldp	x29, x30, [sp], #304
  40c4bc:	ret
  40c4c0:	mov	w0, #0x0                   	// #0
  40c4c4:	ret
  40c4c8:	mov	w0, #0x0                   	// #0
  40c4cc:	b	40c4b4 <ferror@plt+0x9a14>
  40c4d0:	mov	w0, #0xffffffff            	// #-1
  40c4d4:	b	40c4b4 <ferror@plt+0x9a14>
  40c4d8:	sub	sp, sp, #0x430
  40c4dc:	stp	x29, x30, [sp]
  40c4e0:	mov	x29, sp
  40c4e4:	stp	x19, x20, [sp, #16]
  40c4e8:	adrp	x19, 416000 <ferror@plt+0x13560>
  40c4ec:	add	x19, x19, #0x72a
  40c4f0:	mov	x0, x19
  40c4f4:	bl	402a20 <getenv@plt>
  40c4f8:	cbz	x0, 40c528 <ferror@plt+0x9a88>
  40c4fc:	mov	x0, x19
  40c500:	bl	402a20 <getenv@plt>
  40c504:	bl	402560 <atoi@plt>
  40c508:	mov	w19, w0
  40c50c:	cbnz	w19, 40c514 <ferror@plt+0x9a74>
  40c510:	mov	w19, #0x64                  	// #100
  40c514:	mov	w0, w19
  40c518:	ldp	x29, x30, [sp]
  40c51c:	ldp	x19, x20, [sp, #16]
  40c520:	add	sp, sp, #0x430
  40c524:	ret
  40c528:	adrp	x20, 416000 <ferror@plt+0x13560>
  40c52c:	add	x20, x20, #0x72d
  40c530:	mov	x0, x20
  40c534:	add	x19, sp, #0x30
  40c538:	bl	402a20 <getenv@plt>
  40c53c:	cbz	x0, 40c5b4 <ferror@plt+0x9b14>
  40c540:	mov	x0, x20
  40c544:	bl	402a20 <getenv@plt>
  40c548:	adrp	x2, 413000 <ferror@plt+0x10560>
  40c54c:	mov	x3, x0
  40c550:	add	x2, x2, #0xecd
  40c554:	mov	x0, x19
  40c558:	mov	x1, #0x3ff                 	// #1023
  40c55c:	bl	402510 <snprintf@plt>
  40c560:	mov	x0, x19
  40c564:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c568:	add	x1, x1, #0xf67
  40c56c:	bl	4028d0 <fopen64@plt>
  40c570:	mov	x20, x0
  40c574:	cbz	x0, 40c510 <ferror@plt+0x9a70>
  40c578:	add	x3, sp, #0x2c
  40c57c:	add	x2, sp, #0x28
  40c580:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c584:	add	x1, x1, #0x75c
  40c588:	bl	4025b0 <__isoc99_fscanf@plt>
  40c58c:	cmp	w0, #0x2
  40c590:	b.ne	40c5f4 <ferror@plt+0x9b54>  // b.any
  40c594:	ldp	w1, w19, [sp, #40]
  40c598:	mov	w0, #0x4240                	// #16960
  40c59c:	movk	w0, #0xf, lsl #16
  40c5a0:	cmp	w1, w0
  40c5a4:	csel	w19, w19, wzr, eq  // eq = none
  40c5a8:	mov	x0, x20
  40c5ac:	bl	402550 <fclose@plt>
  40c5b0:	b	40c50c <ferror@plt+0x9a6c>
  40c5b4:	adrp	x20, 413000 <ferror@plt+0x10560>
  40c5b8:	add	x20, x20, #0xce6
  40c5bc:	mov	x0, x20
  40c5c0:	bl	402a20 <getenv@plt>
  40c5c4:	cbz	x0, 40c5e0 <ferror@plt+0x9b40>
  40c5c8:	mov	x0, x20
  40c5cc:	bl	402a20 <getenv@plt>
  40c5d0:	adrp	x2, 416000 <ferror@plt+0x13560>
  40c5d4:	mov	x3, x0
  40c5d8:	add	x2, x2, #0x73d
  40c5dc:	b	40c554 <ferror@plt+0x9ab4>
  40c5e0:	mov	x0, x19
  40c5e4:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c5e8:	add	x1, x1, #0x74b
  40c5ec:	bl	4028b0 <strcpy@plt>
  40c5f0:	b	40c560 <ferror@plt+0x9ac0>
  40c5f4:	mov	w19, #0x0                   	// #0
  40c5f8:	b	40c5a8 <ferror@plt+0x9b08>
  40c5fc:	stp	x29, x30, [sp, #-16]!
  40c600:	mov	w0, #0x2                   	// #2
  40c604:	mov	x29, sp
  40c608:	bl	402910 <sysconf@plt>
  40c60c:	ldp	x29, x30, [sp], #16
  40c610:	ret
  40c614:	mov	x5, x2
  40c618:	cmp	w0, #0x11
  40c61c:	mov	x2, x3
  40c620:	b.eq	40c668 <ferror@plt+0x9bc8>  // b.none
  40c624:	b.gt	40c648 <ferror@plt+0x9ba8>
  40c628:	cmp	w0, #0x7
  40c62c:	b.eq	40c674 <ferror@plt+0x9bd4>  // b.none
  40c630:	and	w6, w0, #0xfffffff7
  40c634:	cmp	w6, #0x2
  40c638:	b.eq	40c65c <ferror@plt+0x9bbc>  // b.none
  40c63c:	adrp	x0, 413000 <ferror@plt+0x10560>
  40c640:	add	x0, x0, #0xea5
  40c644:	ret
  40c648:	cmp	w0, #0x1c
  40c64c:	b.ne	40c63c <ferror@plt+0x9b9c>  // b.any
  40c650:	sxtw	x3, w4
  40c654:	mov	x1, x5
  40c658:	b	4108ac <ferror@plt+0xde0c>
  40c65c:	mov	w3, w4
  40c660:	mov	x1, x5
  40c664:	b	402a80 <inet_ntop@plt>
  40c668:	mov	x0, x5
  40c66c:	mov	w2, #0xffff                	// #65535
  40c670:	b	40f4cc <ferror@plt+0xca2c>
  40c674:	ldrh	w0, [x5]
  40c678:	cmp	w0, #0x2
  40c67c:	b.eq	40c694 <ferror@plt+0x9bf4>  // b.none
  40c680:	cmp	w0, #0xa
  40c684:	b.ne	40c63c <ferror@plt+0x9b9c>  // b.any
  40c688:	mov	w3, w4
  40c68c:	add	x1, x5, #0x8
  40c690:	b	40c664 <ferror@plt+0x9bc4>
  40c694:	mov	w3, w4
  40c698:	add	x1, x5, #0x4
  40c69c:	b	40c664 <ferror@plt+0x9bc4>
  40c6a0:	mov	w4, #0x100                 	// #256
  40c6a4:	adrp	x3, 432000 <stdin@@GLIBC_2.17+0x2208>
  40c6a8:	add	x3, x3, #0xb90
  40c6ac:	b	40c614 <ferror@plt+0x9b74>
  40c6b0:	stp	x29, x30, [sp, #-32]!
  40c6b4:	adrp	x1, 414000 <ferror@plt+0x11560>
  40c6b8:	add	x1, x1, #0x6bf
  40c6bc:	mov	x29, sp
  40c6c0:	str	x19, [sp, #16]
  40c6c4:	mov	x19, x0
  40c6c8:	bl	402770 <strcmp@plt>
  40c6cc:	cbz	w0, 40c748 <ferror@plt+0x9ca8>
  40c6d0:	adrp	x1, 414000 <ferror@plt+0x11560>
  40c6d4:	mov	x0, x19
  40c6d8:	add	x1, x1, #0xb82
  40c6dc:	bl	402770 <strcmp@plt>
  40c6e0:	cbz	w0, 40c750 <ferror@plt+0x9cb0>
  40c6e4:	adrp	x1, 414000 <ferror@plt+0x11560>
  40c6e8:	mov	x0, x19
  40c6ec:	add	x1, x1, #0x97c
  40c6f0:	bl	402770 <strcmp@plt>
  40c6f4:	cbz	w0, 40c758 <ferror@plt+0x9cb8>
  40c6f8:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c6fc:	mov	x0, x19
  40c700:	add	x1, x1, #0x76f
  40c704:	bl	402770 <strcmp@plt>
  40c708:	cbz	w0, 40c760 <ferror@plt+0x9cc0>
  40c70c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c710:	mov	x0, x19
  40c714:	add	x1, x1, #0x773
  40c718:	bl	402770 <strcmp@plt>
  40c71c:	cbz	w0, 40c768 <ferror@plt+0x9cc8>
  40c720:	mov	x0, x19
  40c724:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c728:	add	x1, x1, #0x778
  40c72c:	bl	402770 <strcmp@plt>
  40c730:	cmp	w0, #0x0
  40c734:	mov	w0, #0x7                   	// #7
  40c738:	csel	w0, wzr, w0, ne  // ne = any
  40c73c:	ldr	x19, [sp, #16]
  40c740:	ldp	x29, x30, [sp], #32
  40c744:	ret
  40c748:	mov	w0, #0x2                   	// #2
  40c74c:	b	40c73c <ferror@plt+0x9c9c>
  40c750:	mov	w0, #0xa                   	// #10
  40c754:	b	40c73c <ferror@plt+0x9c9c>
  40c758:	mov	w0, #0x11                  	// #17
  40c75c:	b	40c73c <ferror@plt+0x9c9c>
  40c760:	mov	w0, #0x4                   	// #4
  40c764:	b	40c73c <ferror@plt+0x9c9c>
  40c768:	mov	w0, #0x1c                  	// #28
  40c76c:	b	40c73c <ferror@plt+0x9c9c>
  40c770:	cmp	w0, #0x2
  40c774:	b.eq	40c7b4 <ferror@plt+0x9d14>  // b.none
  40c778:	cmp	w0, #0xa
  40c77c:	b.eq	40c7c0 <ferror@plt+0x9d20>  // b.none
  40c780:	cmp	w0, #0x11
  40c784:	b.eq	40c7cc <ferror@plt+0x9d2c>  // b.none
  40c788:	cmp	w0, #0x4
  40c78c:	b.eq	40c7d8 <ferror@plt+0x9d38>  // b.none
  40c790:	cmp	w0, #0x1c
  40c794:	b.eq	40c7e4 <ferror@plt+0x9d44>  // b.none
  40c798:	cmp	w0, #0x7
  40c79c:	adrp	x2, 416000 <ferror@plt+0x13560>
  40c7a0:	adrp	x1, 413000 <ferror@plt+0x10560>
  40c7a4:	add	x2, x2, #0x778
  40c7a8:	add	x0, x1, #0xea5
  40c7ac:	csel	x0, x0, x2, ne  // ne = any
  40c7b0:	ret
  40c7b4:	adrp	x0, 414000 <ferror@plt+0x11560>
  40c7b8:	add	x0, x0, #0x6bf
  40c7bc:	b	40c7b0 <ferror@plt+0x9d10>
  40c7c0:	adrp	x0, 414000 <ferror@plt+0x11560>
  40c7c4:	add	x0, x0, #0xb82
  40c7c8:	b	40c7b0 <ferror@plt+0x9d10>
  40c7cc:	adrp	x0, 414000 <ferror@plt+0x11560>
  40c7d0:	add	x0, x0, #0x97c
  40c7d4:	b	40c7b0 <ferror@plt+0x9d10>
  40c7d8:	adrp	x0, 416000 <ferror@plt+0x13560>
  40c7dc:	add	x0, x0, #0x76f
  40c7e0:	b	40c7b0 <ferror@plt+0x9d10>
  40c7e4:	adrp	x0, 416000 <ferror@plt+0x13560>
  40c7e8:	add	x0, x0, #0x773
  40c7ec:	b	40c7b0 <ferror@plt+0x9d10>
  40c7f0:	stp	x29, x30, [sp, #-48]!
  40c7f4:	cmp	w2, #0x11
  40c7f8:	mov	x29, sp
  40c7fc:	stp	x19, x20, [sp, #16]
  40c800:	mov	x20, x1
  40c804:	str	x21, [sp, #32]
  40c808:	b.ne	40c830 <ferror@plt+0x9d90>  // b.any
  40c80c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c810:	mov	x2, x1
  40c814:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c818:	add	x1, x1, #0x789
  40c81c:	ldr	x0, [x0, #3984]
  40c820:	ldr	x0, [x0]
  40c824:	bl	402a60 <fprintf@plt>
  40c828:	mov	w0, #0x1                   	// #1
  40c82c:	bl	4023c0 <exit@plt>
  40c830:	mov	w19, w2
  40c834:	bl	40bf90 <ferror@plt+0x94f0>
  40c838:	cbz	w0, 40c87c <ferror@plt+0x9ddc>
  40c83c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c840:	ldr	x0, [x0, #3984]
  40c844:	ldr	x21, [x0]
  40c848:	cbz	w19, 40c870 <ferror@plt+0x9dd0>
  40c84c:	mov	w0, w19
  40c850:	bl	40c770 <ferror@plt+0x9cd0>
  40c854:	mov	x2, x0
  40c858:	mov	x3, x20
  40c85c:	mov	x0, x21
  40c860:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c864:	add	x1, x1, #0x7d1
  40c868:	bl	402a60 <fprintf@plt>
  40c86c:	b	40c828 <ferror@plt+0x9d88>
  40c870:	adrp	x2, 416000 <ferror@plt+0x13560>
  40c874:	add	x2, x2, #0x77f
  40c878:	b	40c858 <ferror@plt+0x9db8>
  40c87c:	ldp	x19, x20, [sp, #16]
  40c880:	ldr	x21, [sp, #32]
  40c884:	ldp	x29, x30, [sp], #48
  40c888:	ret
  40c88c:	stp	x29, x30, [sp, #-48]!
  40c890:	mov	x29, sp
  40c894:	stp	x19, x20, [sp, #16]
  40c898:	mov	x20, x1
  40c89c:	mov	w19, w2
  40c8a0:	str	x21, [sp, #32]
  40c8a4:	bl	40bce8 <ferror@plt+0x9248>
  40c8a8:	cbz	w0, 40c8f0 <ferror@plt+0x9e50>
  40c8ac:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40c8b0:	ldr	x0, [x0, #3984]
  40c8b4:	ldr	x21, [x0]
  40c8b8:	cbz	w19, 40c8e4 <ferror@plt+0x9e44>
  40c8bc:	mov	w0, w19
  40c8c0:	bl	40c770 <ferror@plt+0x9cd0>
  40c8c4:	mov	x2, x0
  40c8c8:	mov	x3, x20
  40c8cc:	adrp	x1, 416000 <ferror@plt+0x13560>
  40c8d0:	add	x1, x1, #0x801
  40c8d4:	mov	x0, x21
  40c8d8:	bl	402a60 <fprintf@plt>
  40c8dc:	mov	w0, #0x1                   	// #1
  40c8e0:	bl	4023c0 <exit@plt>
  40c8e4:	adrp	x2, 416000 <ferror@plt+0x13560>
  40c8e8:	add	x2, x2, #0x77f
  40c8ec:	b	40c8c8 <ferror@plt+0x9e28>
  40c8f0:	ldp	x19, x20, [sp, #16]
  40c8f4:	ldr	x21, [sp, #32]
  40c8f8:	ldp	x29, x30, [sp], #48
  40c8fc:	ret
  40c900:	stp	x29, x30, [sp, #-128]!
  40c904:	mov	x29, sp
  40c908:	stp	x19, x20, [sp, #16]
  40c90c:	mov	w19, w1
  40c910:	adrp	x1, 42b000 <ferror@plt+0x28560>
  40c914:	stp	x21, x22, [sp, #32]
  40c918:	mov	x20, x2
  40c91c:	mov	w22, w0
  40c920:	ldr	x1, [x1, #4064]
  40c924:	stp	x23, x24, [sp, #48]
  40c928:	stp	x25, x26, [sp, #64]
  40c92c:	ldr	w1, [x1]
  40c930:	stp	x27, x28, [sp, #80]
  40c934:	str	x3, [sp, #112]
  40c938:	str	w4, [sp, #124]
  40c93c:	cbz	w1, 40ca94 <ferror@plt+0x9ff4>
  40c940:	cmp	w19, #0x0
  40c944:	b.gt	40c95c <ferror@plt+0x9ebc>
  40c948:	mov	w19, #0x8                   	// #8
  40c94c:	bl	40bcc4 <ferror@plt+0x9224>
  40c950:	cmp	w0, #0x7
  40c954:	sdiv	w19, w0, w19
  40c958:	b.le	40ca94 <ferror@plt+0x9ff4>
  40c95c:	cmp	w22, #0xa
  40c960:	b.ne	40ca50 <ferror@plt+0x9fb0>  // b.any
  40c964:	ldr	w0, [x20]
  40c968:	cbnz	w0, 40ca50 <ferror@plt+0x9fb0>
  40c96c:	ldr	w0, [x20, #4]
  40c970:	cbnz	w0, 40ca50 <ferror@plt+0x9fb0>
  40c974:	ldr	w0, [x20, #8]
  40c978:	cmn	w0, #0x10, lsl #12
  40c97c:	b.ne	40ca50 <ferror@plt+0x9fb0>  // b.any
  40c980:	add	x26, x20, #0xc
  40c984:	mov	w24, #0x2                   	// #2
  40c988:	mov	w27, #0x4                   	// #4
  40c98c:	add	x0, x26, w27, sxtw
  40c990:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x2208>
  40c994:	add	x1, x23, #0xb90
  40c998:	sxtw	x28, w27
  40c99c:	add	x1, x1, #0x100
  40c9a0:	ldur	w25, [x0, #-4]
  40c9a4:	mov	w0, #0x101                 	// #257
  40c9a8:	udiv	w0, w25, w0
  40c9ac:	add	w0, w0, w0, lsl #8
  40c9b0:	sub	w25, w25, w0
  40c9b4:	ldr	x0, [x1, x25, lsl #3]
  40c9b8:	str	x0, [sp, #104]
  40c9bc:	mov	x21, x0
  40c9c0:	cbnz	x21, 40ca60 <ferror@plt+0x9fc0>
  40c9c4:	mov	x0, #0x118                 	// #280
  40c9c8:	bl	402580 <malloc@plt>
  40c9cc:	mov	x21, x0
  40c9d0:	cbz	x0, 40ca94 <ferror@plt+0x9ff4>
  40c9d4:	strh	w27, [x0, #18]
  40c9d8:	mov	x2, x28
  40c9dc:	strh	w24, [x0, #22]
  40c9e0:	mov	x1, x26
  40c9e4:	str	xzr, [x21, #8]
  40c9e8:	add	x0, x0, #0x18
  40c9ec:	add	x23, x23, #0xb90
  40c9f0:	bl	402370 <memcpy@plt>
  40c9f4:	ldr	x0, [sp, #104]
  40c9f8:	str	x0, [x21]
  40c9fc:	add	x0, x23, #0x100
  40ca00:	str	x21, [x0, x25, lsl #3]
  40ca04:	ldr	w0, [x23, #2312]
  40ca08:	add	w0, w0, #0x1
  40ca0c:	str	w0, [x23, #2312]
  40ca10:	cmp	w0, #0x1
  40ca14:	b.ne	40ca1c <ferror@plt+0x9f7c>  // b.any
  40ca18:	bl	402440 <sethostent@plt>
  40ca1c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40ca20:	ldr	x0, [x0, #4016]
  40ca24:	ldr	x0, [x0]
  40ca28:	bl	402890 <fflush@plt>
  40ca2c:	mov	w2, w24
  40ca30:	mov	w1, w27
  40ca34:	mov	x0, x26
  40ca38:	bl	4027d0 <gethostbyaddr@plt>
  40ca3c:	cbz	x0, 40ca8c <ferror@plt+0x9fec>
  40ca40:	ldr	x0, [x0]
  40ca44:	bl	402680 <strdup@plt>
  40ca48:	str	x0, [x21, #8]
  40ca4c:	b	40ca8c <ferror@plt+0x9fec>
  40ca50:	mov	w24, w22
  40ca54:	mov	w27, w19
  40ca58:	mov	x26, x20
  40ca5c:	b	40c98c <ferror@plt+0x9eec>
  40ca60:	ldrh	w0, [x21, #22]
  40ca64:	cmp	w0, w24
  40ca68:	b.ne	40cac4 <ferror@plt+0xa024>  // b.any
  40ca6c:	ldrh	w0, [x21, #18]
  40ca70:	cmp	w27, w0
  40ca74:	b.ne	40cac4 <ferror@plt+0xa024>  // b.any
  40ca78:	mov	x2, x28
  40ca7c:	mov	x1, x26
  40ca80:	add	x0, x21, #0x18
  40ca84:	bl	402750 <memcmp@plt>
  40ca88:	cbnz	w0, 40cac4 <ferror@plt+0xa024>
  40ca8c:	ldr	x0, [x21, #8]
  40ca90:	cbnz	x0, 40cacc <ferror@plt+0xa02c>
  40ca94:	ldr	w4, [sp, #124]
  40ca98:	mov	x2, x20
  40ca9c:	mov	w1, w19
  40caa0:	mov	w0, w22
  40caa4:	ldp	x19, x20, [sp, #16]
  40caa8:	ldp	x21, x22, [sp, #32]
  40caac:	ldp	x23, x24, [sp, #48]
  40cab0:	ldp	x25, x26, [sp, #64]
  40cab4:	ldp	x27, x28, [sp, #80]
  40cab8:	ldr	x3, [sp, #112]
  40cabc:	ldp	x29, x30, [sp], #128
  40cac0:	b	40c614 <ferror@plt+0x9b74>
  40cac4:	ldr	x21, [x21]
  40cac8:	b	40c9c0 <ferror@plt+0x9f20>
  40cacc:	ldp	x19, x20, [sp, #16]
  40cad0:	ldp	x21, x22, [sp, #32]
  40cad4:	ldp	x23, x24, [sp, #48]
  40cad8:	ldp	x25, x26, [sp, #64]
  40cadc:	ldp	x27, x28, [sp, #80]
  40cae0:	ldp	x29, x30, [sp], #128
  40cae4:	ret
  40cae8:	adrp	x3, 432000 <stdin@@GLIBC_2.17+0x2208>
  40caec:	add	x3, x3, #0xb90
  40caf0:	add	x3, x3, #0x90c
  40caf4:	mov	w4, #0x100                 	// #256
  40caf8:	b	40c900 <ferror@plt+0x9e60>
  40cafc:	stp	x29, x30, [sp, #-64]!
  40cb00:	mov	x29, sp
  40cb04:	stp	x19, x20, [sp, #16]
  40cb08:	mov	x20, x2
  40cb0c:	mov	x19, #0x0                   	// #0
  40cb10:	stp	x21, x22, [sp, #32]
  40cb14:	mov	x22, x0
  40cb18:	mov	w21, w1
  40cb1c:	stp	x23, x24, [sp, #48]
  40cb20:	adrp	x24, 416000 <ferror@plt+0x13560>
  40cb24:	mov	w23, w3
  40cb28:	add	x24, x24, #0xd19
  40cb2c:	add	x0, x20, x19, lsl #1
  40cb30:	cmp	w21, w19
  40cb34:	b.gt	40cb50 <ferror@plt+0xa0b0>
  40cb38:	mov	x0, x20
  40cb3c:	ldp	x19, x20, [sp, #16]
  40cb40:	ldp	x21, x22, [sp, #32]
  40cb44:	ldp	x23, x24, [sp, #48]
  40cb48:	ldp	x29, x30, [sp], #64
  40cb4c:	ret
  40cb50:	sub	w1, w23, w19, lsl #1
  40cb54:	cmp	w1, #0x2
  40cb58:	b.le	40cb38 <ferror@plt+0xa098>
  40cb5c:	ldrb	w2, [x22, x19]
  40cb60:	mov	x1, x24
  40cb64:	add	x19, x19, #0x1
  40cb68:	bl	402490 <sprintf@plt>
  40cb6c:	b	40cb2c <ferror@plt+0xa08c>
  40cb70:	stp	x29, x30, [sp, #-112]!
  40cb74:	mov	x29, sp
  40cb78:	stp	x19, x20, [sp, #16]
  40cb7c:	mov	x19, x1
  40cb80:	stp	x21, x22, [sp, #32]
  40cb84:	mov	x21, x3
  40cb88:	stp	x23, x24, [sp, #48]
  40cb8c:	mov	x23, x0
  40cb90:	mov	w24, w2
  40cb94:	stp	x25, x26, [sp, #64]
  40cb98:	str	x27, [sp, #80]
  40cb9c:	bl	4023a0 <strlen@plt>
  40cba0:	tbnz	w0, #0, 40cc4c <ferror@plt+0xa1ac>
  40cba4:	and	x20, x0, #0x1
  40cba8:	add	x25, sp, #0x60
  40cbac:	add	x26, sp, #0x68
  40cbb0:	add	x22, x23, x20, lsl #1
  40cbb4:	mov	w27, w20
  40cbb8:	cmp	w24, w20
  40cbbc:	b.hi	40cbf0 <ferror@plt+0xa150>  // b.pmore
  40cbc0:	cbnz	x21, 40cc54 <ferror@plt+0xa1b4>
  40cbc4:	mov	x0, x19
  40cbc8:	ldp	x19, x20, [sp, #16]
  40cbcc:	ldp	x21, x22, [sp, #32]
  40cbd0:	ldp	x23, x24, [sp, #48]
  40cbd4:	ldp	x25, x26, [sp, #64]
  40cbd8:	ldr	x27, [sp, #80]
  40cbdc:	ldp	x29, x30, [sp], #112
  40cbe0:	ret
  40cbe4:	strb	w0, [x19, x20]
  40cbe8:	add	x20, x20, #0x1
  40cbec:	b	40cbb0 <ferror@plt+0xa110>
  40cbf0:	mov	x0, x22
  40cbf4:	bl	4023a0 <strlen@plt>
  40cbf8:	cmp	x0, #0x1
  40cbfc:	b.ls	40cbc0 <ferror@plt+0xa120>  // b.plast
  40cc00:	mov	x1, x22
  40cc04:	mov	x2, #0x2                   	// #2
  40cc08:	mov	x0, x25
  40cc0c:	bl	4029b0 <strncpy@plt>
  40cc10:	strb	wzr, [sp, #98]
  40cc14:	bl	402a10 <__errno_location@plt>
  40cc18:	mov	x22, x0
  40cc1c:	mov	x1, x26
  40cc20:	mov	x0, x25
  40cc24:	mov	w2, #0x10                  	// #16
  40cc28:	str	wzr, [x22]
  40cc2c:	bl	402390 <strtoul@plt>
  40cc30:	ldr	w1, [x22]
  40cc34:	cbnz	w1, 40cc4c <ferror@plt+0xa1ac>
  40cc38:	cmp	w0, #0xff
  40cc3c:	b.hi	40cc4c <ferror@plt+0xa1ac>  // b.pmore
  40cc40:	ldr	x1, [sp, #104]
  40cc44:	ldrb	w1, [x1]
  40cc48:	cbz	w1, 40cbe4 <ferror@plt+0xa144>
  40cc4c:	mov	x19, #0x0                   	// #0
  40cc50:	b	40cbc4 <ferror@plt+0xa124>
  40cc54:	str	w27, [x21]
  40cc58:	b	40cbc4 <ferror@plt+0xa124>
  40cc5c:	stp	x29, x30, [sp, #-48]!
  40cc60:	mov	x29, sp
  40cc64:	stp	x19, x20, [sp, #16]
  40cc68:	mov	x20, x0
  40cc6c:	mov	x19, #0x0                   	// #0
  40cc70:	stp	x21, x22, [sp, #32]
  40cc74:	mov	x22, x1
  40cc78:	mov	w21, w2
  40cc7c:	cmp	w21, w19
  40cc80:	b.gt	40cc8c <ferror@plt+0xa1ec>
  40cc84:	mov	w0, #0x0                   	// #0
  40cc88:	b	40cc9c <ferror@plt+0xa1fc>
  40cc8c:	ldrb	w0, [x20]
  40cc90:	bl	40b5c0 <ferror@plt+0x8b20>
  40cc94:	tbz	w0, #31, 40ccac <ferror@plt+0xa20c>
  40cc98:	mov	w0, #0xffffffff            	// #-1
  40cc9c:	ldp	x19, x20, [sp, #16]
  40cca0:	ldp	x21, x22, [sp, #32]
  40cca4:	ldp	x29, x30, [sp], #48
  40cca8:	ret
  40ccac:	ubfiz	w0, w0, #4, #4
  40ccb0:	strb	w0, [x22, x19]
  40ccb4:	add	x20, x20, #0x2
  40ccb8:	ldurb	w0, [x20, #-1]
  40ccbc:	bl	40b5c0 <ferror@plt+0x8b20>
  40ccc0:	tbnz	w0, #31, 40cc98 <ferror@plt+0xa1f8>
  40ccc4:	ldrb	w1, [x22, x19]
  40ccc8:	orr	w0, w0, w1
  40cccc:	strb	w0, [x22, x19]
  40ccd0:	add	x19, x19, #0x1
  40ccd4:	b	40cc7c <ferror@plt+0xa1dc>
  40ccd8:	stp	x29, x30, [sp, #-96]!
  40ccdc:	mov	x29, sp
  40cce0:	stp	x21, x22, [sp, #32]
  40cce4:	adrp	x21, 413000 <ferror@plt+0x10560>
  40cce8:	mov	x22, x1
  40ccec:	add	x21, x21, #0x195
  40ccf0:	stp	x23, x24, [sp, #48]
  40ccf4:	adrp	x24, 416000 <ferror@plt+0x13560>
  40ccf8:	mov	x23, x2
  40ccfc:	add	x24, x24, #0x832
  40cd00:	stp	x25, x26, [sp, #64]
  40cd04:	adrp	x25, 414000 <ferror@plt+0x11560>
  40cd08:	add	x26, sp, #0x58
  40cd0c:	add	x25, x25, #0x685
  40cd10:	stp	x19, x20, [sp, #16]
  40cd14:	mov	x19, #0x0                   	// #0
  40cd18:	mov	x20, #0x0                   	// #0
  40cd1c:	str	x0, [sp, #88]
  40cd20:	cmp	x19, #0x3
  40cd24:	ldrh	w3, [x26, x19, lsl #1]
  40cd28:	csel	x21, x21, x25, ne  // ne = any
  40cd2c:	mov	x2, x24
  40cd30:	rev16	w3, w3
  40cd34:	mov	x4, x21
  40cd38:	and	w3, w3, #0xffff
  40cd3c:	sub	x1, x23, x20
  40cd40:	add	x0, x22, x20
  40cd44:	bl	402510 <snprintf@plt>
  40cd48:	tbnz	w0, #31, 40cd60 <ferror@plt+0xa2c0>
  40cd4c:	add	x19, x19, #0x1
  40cd50:	add	x20, x20, w0, sxtw
  40cd54:	cmp	x19, #0x4
  40cd58:	b.ne	40cd20 <ferror@plt+0xa280>  // b.any
  40cd5c:	mov	w0, w20
  40cd60:	ldp	x19, x20, [sp, #16]
  40cd64:	ldp	x21, x22, [sp, #32]
  40cd68:	ldp	x23, x24, [sp, #48]
  40cd6c:	ldp	x25, x26, [sp, #64]
  40cd70:	ldp	x29, x30, [sp], #96
  40cd74:	ret
  40cd78:	stp	x29, x30, [sp, #-64]!
  40cd7c:	mov	x29, sp
  40cd80:	stp	x19, x20, [sp, #16]
  40cd84:	mov	x19, x0
  40cd88:	stp	x21, x22, [sp, #32]
  40cd8c:	mov	x22, x2
  40cd90:	add	x21, x0, x1
  40cd94:	str	x23, [sp, #48]
  40cd98:	adrp	x23, 416000 <ferror@plt+0x13560>
  40cd9c:	add	x23, x23, #0x837
  40cda0:	cmp	x19, x21
  40cda4:	b.ne	40cdbc <ferror@plt+0xa31c>  // b.any
  40cda8:	ldp	x19, x20, [sp, #16]
  40cdac:	ldp	x21, x22, [sp, #32]
  40cdb0:	ldr	x23, [sp, #48]
  40cdb4:	ldp	x29, x30, [sp], #64
  40cdb8:	ret
  40cdbc:	bl	402780 <__ctype_b_loc@plt>
  40cdc0:	ldrb	w20, [x19]
  40cdc4:	ldrb	w1, [x19]
  40cdc8:	ldr	x0, [x0]
  40cdcc:	ldrh	w0, [x0, x1, lsl #1]
  40cdd0:	tbz	w0, #14, 40cdfc <ferror@plt+0xa35c>
  40cdd4:	cmp	w20, #0x5c
  40cdd8:	b.eq	40cdfc <ferror@plt+0xa35c>  // b.none
  40cddc:	mov	w1, w20
  40cde0:	mov	x0, x22
  40cde4:	bl	402840 <strchr@plt>
  40cde8:	cbnz	x0, 40cdfc <ferror@plt+0xa35c>
  40cdec:	mov	w0, w20
  40cdf0:	bl	402a30 <putchar@plt>
  40cdf4:	add	x19, x19, #0x1
  40cdf8:	b	40cda0 <ferror@plt+0xa300>
  40cdfc:	mov	w1, w20
  40ce00:	mov	x0, x23
  40ce04:	bl	4029f0 <printf@plt>
  40ce08:	b	40cdf4 <ferror@plt+0xa354>
  40ce0c:	stp	x29, x30, [sp, #-96]!
  40ce10:	mov	x1, #0x0                   	// #0
  40ce14:	mov	x29, sp
  40ce18:	stp	x19, x20, [sp, #16]
  40ce1c:	add	x20, sp, #0x28
  40ce20:	mov	x19, x0
  40ce24:	mov	x0, x20
  40ce28:	bl	402610 <gettimeofday@plt>
  40ce2c:	mov	x0, x20
  40ce30:	bl	402540 <localtime@plt>
  40ce34:	adrp	x1, 42b000 <ferror@plt+0x28560>
  40ce38:	ldr	x1, [x1, #4032]
  40ce3c:	ldr	w1, [x1]
  40ce40:	cbz	w1, 40ce88 <ferror@plt+0xa3e8>
  40ce44:	add	x20, sp, #0x38
  40ce48:	mov	x3, x0
  40ce4c:	mov	x1, #0x28                  	// #40
  40ce50:	mov	x0, x20
  40ce54:	adrp	x2, 416000 <ferror@plt+0x13560>
  40ce58:	add	x2, x2, #0x83d
  40ce5c:	bl	4024d0 <strftime@plt>
  40ce60:	ldr	x3, [sp, #48]
  40ce64:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ce68:	mov	x2, x20
  40ce6c:	add	x1, x1, #0x84f
  40ce70:	mov	x0, x19
  40ce74:	bl	402a60 <fprintf@plt>
  40ce78:	mov	w0, #0x0                   	// #0
  40ce7c:	ldp	x19, x20, [sp, #16]
  40ce80:	ldp	x29, x30, [sp], #96
  40ce84:	ret
  40ce88:	bl	402930 <asctime@plt>
  40ce8c:	mov	x20, x0
  40ce90:	bl	4023a0 <strlen@plt>
  40ce94:	add	x0, x20, x0
  40ce98:	adrp	x1, 416000 <ferror@plt+0x13560>
  40ce9c:	mov	x2, x20
  40cea0:	add	x1, x1, #0x85b
  40cea4:	sturb	wzr, [x0, #-1]
  40cea8:	ldr	x3, [sp, #48]
  40ceac:	b	40ce70 <ferror@plt+0xa3d0>
  40ceb0:	stp	x29, x30, [sp, #-112]!
  40ceb4:	mov	x29, sp
  40ceb8:	stp	x21, x22, [sp, #32]
  40cebc:	mov	x22, x0
  40cec0:	mov	x21, x1
  40cec4:	ldr	x0, [x2, #40]
  40cec8:	stp	x19, x20, [sp, #16]
  40cecc:	cbz	x0, 40cf08 <ferror@plt+0xa468>
  40ced0:	ldr	w20, [x0, #4]
  40ced4:	cbz	w20, 40cfc0 <ferror@plt+0xa520>
  40ced8:	ldr	x0, [x2, #296]
  40cedc:	cbz	x0, 40cf74 <ferror@plt+0xa4d4>
  40cee0:	bl	40fdb0 <ferror@plt+0xd310>
  40cee4:	tst	w0, #0xff
  40cee8:	b.eq	40cf10 <ferror@plt+0xa470>  // b.none
  40ceec:	adrp	x2, 416000 <ferror@plt+0x13560>
  40cef0:	mov	w4, w20
  40cef4:	add	x2, x2, #0x878
  40cef8:	mov	x3, #0x0                   	// #0
  40cefc:	mov	w1, #0x6                   	// #6
  40cf00:	mov	w0, #0x2                   	// #2
  40cf04:	bl	40fec4 <ferror@plt+0xd424>
  40cf08:	mov	w20, #0x0                   	// #0
  40cf0c:	b	40cf44 <ferror@plt+0xa4a4>
  40cf10:	mov	w0, w20
  40cf14:	bl	40f118 <ferror@plt+0xc678>
  40cf18:	mov	x19, x0
  40cf1c:	mov	w20, #0x0                   	// #0
  40cf20:	cbz	x19, 40cf44 <ferror@plt+0xa4a4>
  40cf24:	add	x0, sp, #0x30
  40cf28:	mov	x3, x21
  40cf2c:	adrp	x2, 416000 <ferror@plt+0x13560>
  40cf30:	mov	x4, x19
  40cf34:	add	x2, x2, #0x883
  40cf38:	mov	x21, x0
  40cf3c:	mov	x1, #0x40                  	// #64
  40cf40:	bl	402510 <snprintf@plt>
  40cf44:	mov	x4, x21
  40cf48:	mov	x3, x22
  40cf4c:	mov	w1, #0x0                   	// #0
  40cf50:	mov	w0, #0x4                   	// #4
  40cf54:	adrp	x2, 416000 <ferror@plt+0x13560>
  40cf58:	add	x2, x2, #0x889
  40cf5c:	bl	41027c <ferror@plt+0xd7dc>
  40cf60:	mov	w0, w20
  40cf64:	ldp	x19, x20, [sp, #16]
  40cf68:	ldp	x21, x22, [sp, #32]
  40cf6c:	ldp	x29, x30, [sp], #112
  40cf70:	ret
  40cf74:	mov	w0, w20
  40cf78:	bl	40f154 <ferror@plt+0xc6b4>
  40cf7c:	mov	x19, x0
  40cf80:	bl	40fdb0 <ferror@plt+0xd310>
  40cf84:	tst	w0, #0xff
  40cf88:	b.eq	40cfac <ferror@plt+0xa50c>  // b.none
  40cf8c:	mov	x4, x19
  40cf90:	mov	x19, #0x0                   	// #0
  40cf94:	mov	x3, #0x0                   	// #0
  40cf98:	adrp	x2, 414000 <ferror@plt+0x11560>
  40cf9c:	mov	w1, #0x6                   	// #6
  40cfa0:	add	x2, x2, #0x97c
  40cfa4:	mov	w0, #0x2                   	// #2
  40cfa8:	bl	41027c <ferror@plt+0xd7dc>
  40cfac:	mov	w0, w20
  40cfb0:	bl	40f218 <ferror@plt+0xc778>
  40cfb4:	mvn	w20, w0
  40cfb8:	and	w20, w20, #0x1
  40cfbc:	b	40cf20 <ferror@plt+0xa480>
  40cfc0:	bl	40fdb0 <ferror@plt+0xd310>
  40cfc4:	tst	w0, #0xff
  40cfc8:	b.eq	40cfec <ferror@plt+0xa54c>  // b.none
  40cfcc:	mov	x4, #0x0                   	// #0
  40cfd0:	mov	x3, #0x0                   	// #0
  40cfd4:	adrp	x2, 414000 <ferror@plt+0x11560>
  40cfd8:	mov	w1, #0x6                   	// #6
  40cfdc:	add	x2, x2, #0x97c
  40cfe0:	mov	w0, #0x2                   	// #2
  40cfe4:	bl	4104f8 <ferror@plt+0xda58>
  40cfe8:	b	40cf08 <ferror@plt+0xa468>
  40cfec:	adrp	x19, 416000 <ferror@plt+0x13560>
  40cff0:	mov	w20, #0x0                   	// #0
  40cff4:	add	x19, x19, #0x873
  40cff8:	b	40cf24 <ferror@plt+0xa484>
  40cffc:	stp	x29, x30, [sp, #-128]!
  40d000:	mov	x29, sp
  40d004:	stp	x19, x20, [sp, #16]
  40d008:	stp	x21, x22, [sp, #32]
  40d00c:	mov	x22, x0
  40d010:	stp	x23, x24, [sp, #48]
  40d014:	mov	x23, x1
  40d018:	stp	x25, x26, [sp, #64]
  40d01c:	mov	x25, x2
  40d020:	stp	x27, x28, [sp, #80]
  40d024:	bl	4027c0 <getline@plt>
  40d028:	mov	x20, x0
  40d02c:	tbnz	x0, #63, 40d0b8 <ferror@plt+0xa618>
  40d030:	adrp	x21, 42b000 <ferror@plt+0x28560>
  40d034:	ldr	x1, [x21, #3992]
  40d038:	ldr	w0, [x1]
  40d03c:	add	w0, w0, #0x1
  40d040:	str	w0, [x1]
  40d044:	ldr	x0, [x22]
  40d048:	mov	w1, #0x23                  	// #35
  40d04c:	bl	402840 <strchr@plt>
  40d050:	cbz	x0, 40d058 <ferror@plt+0xa5b8>
  40d054:	strb	wzr, [x0]
  40d058:	ldr	x21, [x21, #3992]
  40d05c:	adrp	x24, 416000 <ferror@plt+0x13560>
  40d060:	add	x26, sp, #0x78
  40d064:	add	x24, x24, #0x8ba
  40d068:	add	x27, sp, #0x70
  40d06c:	ldr	x0, [x22]
  40d070:	mov	x1, x24
  40d074:	bl	402980 <strstr@plt>
  40d078:	mov	x28, x0
  40d07c:	cbz	x0, 40d0b8 <ferror@plt+0xa618>
  40d080:	mov	x2, x25
  40d084:	mov	x1, x26
  40d088:	mov	x0, x27
  40d08c:	stp	xzr, xzr, [sp, #112]
  40d090:	bl	4027c0 <getline@plt>
  40d094:	mov	x19, x0
  40d098:	tbz	x0, #63, 40d0d8 <ferror@plt+0xa638>
  40d09c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40d0a0:	ldr	x0, [x0, #3984]
  40d0a4:	ldr	x1, [x0]
  40d0a8:	adrp	x0, 416000 <ferror@plt+0x13560>
  40d0ac:	add	x0, x0, #0x890
  40d0b0:	bl	4023b0 <fputs@plt>
  40d0b4:	mov	x20, x19
  40d0b8:	mov	x0, x20
  40d0bc:	ldp	x19, x20, [sp, #16]
  40d0c0:	ldp	x21, x22, [sp, #32]
  40d0c4:	ldp	x23, x24, [sp, #48]
  40d0c8:	ldp	x25, x26, [sp, #64]
  40d0cc:	ldp	x27, x28, [sp, #80]
  40d0d0:	ldp	x29, x30, [sp], #128
  40d0d4:	ret
  40d0d8:	ldr	w0, [x21]
  40d0dc:	mov	w1, #0x23                  	// #35
  40d0e0:	add	w0, w0, #0x1
  40d0e4:	str	w0, [x21]
  40d0e8:	strb	wzr, [x28]
  40d0ec:	ldr	x0, [sp, #112]
  40d0f0:	bl	402840 <strchr@plt>
  40d0f4:	cbz	x0, 40d0fc <ferror@plt+0xa65c>
  40d0f8:	strb	wzr, [x0]
  40d0fc:	ldr	x2, [x22]
  40d100:	str	x2, [sp, #104]
  40d104:	mov	x0, x2
  40d108:	bl	4023a0 <strlen@plt>
  40d10c:	mov	x28, x0
  40d110:	ldr	x0, [sp, #112]
  40d114:	bl	4023a0 <strlen@plt>
  40d118:	add	x1, x28, x0
  40d11c:	ldr	x2, [sp, #104]
  40d120:	add	x1, x1, #0x1
  40d124:	str	x1, [x23]
  40d128:	mov	x0, x2
  40d12c:	bl	402660 <realloc@plt>
  40d130:	str	x0, [x22]
  40d134:	cbnz	x0, 40d15c <ferror@plt+0xa6bc>
  40d138:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40d13c:	mov	x19, #0xffffffffffffffff    	// #-1
  40d140:	ldr	x0, [x0, #3984]
  40d144:	ldr	x1, [x0]
  40d148:	adrp	x0, 416000 <ferror@plt+0x13560>
  40d14c:	add	x0, x0, #0x8ab
  40d150:	bl	4023b0 <fputs@plt>
  40d154:	str	xzr, [x23]
  40d158:	b	40d0b4 <ferror@plt+0xa614>
  40d15c:	ldr	x1, [sp, #112]
  40d160:	sub	x19, x19, #0x2
  40d164:	add	x20, x20, x19
  40d168:	bl	4025e0 <strcat@plt>
  40d16c:	ldr	x0, [sp, #112]
  40d170:	bl	4027f0 <free@plt>
  40d174:	b	40d06c <ferror@plt+0xa5cc>
  40d178:	stp	x29, x30, [sp, #-96]!
  40d17c:	mov	x29, sp
  40d180:	stp	x21, x22, [sp, #32]
  40d184:	adrp	x22, 416000 <ferror@plt+0x13560>
  40d188:	add	x22, x22, #0x951
  40d18c:	add	x22, x22, #0x1b
  40d190:	stp	x19, x20, [sp, #16]
  40d194:	mov	x19, x0
  40d198:	stp	x23, x24, [sp, #48]
  40d19c:	mov	x23, x1
  40d1a0:	sub	w24, w2, #0x1
  40d1a4:	mov	x21, #0x0                   	// #0
  40d1a8:	stp	x25, x26, [sp, #64]
  40d1ac:	mov	w25, #0x22                  	// #34
  40d1b0:	str	x27, [sp, #80]
  40d1b4:	ldrb	w0, [x19]
  40d1b8:	mov	w27, w21
  40d1bc:	mov	w26, w21
  40d1c0:	cbnz	w0, 40d1e8 <ferror@plt+0xa748>
  40d1c4:	str	xzr, [x23, w26, sxtw #3]
  40d1c8:	mov	w0, w26
  40d1cc:	ldp	x19, x20, [sp, #16]
  40d1d0:	ldp	x21, x22, [sp, #32]
  40d1d4:	ldp	x23, x24, [sp, #48]
  40d1d8:	ldp	x25, x26, [sp, #64]
  40d1dc:	ldr	x27, [sp, #80]
  40d1e0:	ldp	x29, x30, [sp], #96
  40d1e4:	ret
  40d1e8:	mov	x1, x22
  40d1ec:	mov	x0, x19
  40d1f0:	bl	402830 <strspn@plt>
  40d1f4:	ldrb	w1, [x19, x0]
  40d1f8:	add	x20, x19, x0
  40d1fc:	cbz	w1, 40d1c4 <ferror@plt+0xa724>
  40d200:	cmp	w24, w21
  40d204:	b.gt	40d228 <ferror@plt+0xa788>
  40d208:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40d20c:	ldr	x0, [x0, #3984]
  40d210:	ldr	x1, [x0]
  40d214:	adrp	x0, 416000 <ferror@plt+0x13560>
  40d218:	add	x0, x0, #0x8bd
  40d21c:	bl	4023b0 <fputs@plt>
  40d220:	mov	w0, #0x1                   	// #1
  40d224:	bl	4023c0 <exit@plt>
  40d228:	cmp	w1, #0x27
  40d22c:	add	w26, w27, #0x1
  40d230:	ccmp	w1, w25, #0x4, ne  // ne = any
  40d234:	b.ne	40d264 <ferror@plt+0xa7c4>  // b.any
  40d238:	add	x0, x20, #0x1
  40d23c:	str	x0, [x23, x21, lsl #3]
  40d240:	bl	402840 <strchr@plt>
  40d244:	mov	x19, x0
  40d248:	cbnz	x0, 40d280 <ferror@plt+0xa7e0>
  40d24c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40d250:	ldr	x0, [x0, #3984]
  40d254:	ldr	x1, [x0]
  40d258:	adrp	x0, 416000 <ferror@plt+0x13560>
  40d25c:	add	x0, x0, #0x8dc
  40d260:	b	40d21c <ferror@plt+0xa77c>
  40d264:	str	x20, [x23, x21, lsl #3]
  40d268:	mov	x1, x22
  40d26c:	mov	x0, x20
  40d270:	bl	4029d0 <strcspn@plt>
  40d274:	add	x19, x20, x0
  40d278:	ldrb	w0, [x20, x0]
  40d27c:	cbz	w0, 40d1c4 <ferror@plt+0xa724>
  40d280:	add	x21, x21, #0x1
  40d284:	strb	wzr, [x19], #1
  40d288:	b	40d1b4 <ferror@plt+0xa714>
  40d28c:	stp	x29, x30, [sp, #-64]!
  40d290:	mov	x29, sp
  40d294:	stp	x19, x20, [sp, #16]
  40d298:	mov	x20, x0
  40d29c:	ldr	w0, [x1, #16]
  40d2a0:	str	x21, [sp, #32]
  40d2a4:	ldr	w21, [x1, #20]
  40d2a8:	str	x0, [sp, #56]
  40d2ac:	add	x0, sp, #0x38
  40d2b0:	bl	402540 <localtime@plt>
  40d2b4:	bl	402930 <asctime@plt>
  40d2b8:	mov	x19, x0
  40d2bc:	bl	4023a0 <strlen@plt>
  40d2c0:	add	x0, x19, x0
  40d2c4:	mov	x3, x21
  40d2c8:	mov	x2, x19
  40d2cc:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d2d0:	add	x1, x1, #0x8f8
  40d2d4:	sturb	wzr, [x0, #-1]
  40d2d8:	mov	x0, x20
  40d2dc:	bl	402a60 <fprintf@plt>
  40d2e0:	ldp	x19, x20, [sp, #16]
  40d2e4:	ldr	x21, [sp, #32]
  40d2e8:	ldp	x29, x30, [sp], #64
  40d2ec:	ret
  40d2f0:	stp	x29, x30, [sp, #-32]!
  40d2f4:	mov	w2, w0
  40d2f8:	mov	x29, sp
  40d2fc:	str	x19, [sp, #16]
  40d300:	mov	x19, x1
  40d304:	mov	x0, x19
  40d308:	adrp	x1, 413000 <ferror@plt+0x10560>
  40d30c:	add	x1, x1, #0xd2d
  40d310:	bl	402490 <sprintf@plt>
  40d314:	mov	x0, x19
  40d318:	ldr	x19, [sp, #16]
  40d31c:	ldp	x29, x30, [sp], #32
  40d320:	ret
  40d324:	stp	x29, x30, [sp, #-64]!
  40d328:	mov	x29, sp
  40d32c:	stp	x19, x20, [sp, #16]
  40d330:	mov	x19, x1
  40d334:	stp	x21, x22, [sp, #32]
  40d338:	mov	x21, x0
  40d33c:	mov	x0, x1
  40d340:	bl	4023a0 <strlen@plt>
  40d344:	cmp	x0, #0x17
  40d348:	b.ne	40d3d4 <ferror@plt+0xa934>  // b.any
  40d34c:	add	x20, x19, #0x2
  40d350:	add	x19, x19, #0x17
  40d354:	mov	x0, x20
  40d358:	ldrb	w1, [x0]
  40d35c:	cmp	w1, #0x3a
  40d360:	b.ne	40d3d4 <ferror@plt+0xa934>  // b.any
  40d364:	add	x0, x0, #0x3
  40d368:	cmp	x0, x19
  40d36c:	b.ne	40d358 <ferror@plt+0xa8b8>  // b.any
  40d370:	add	x22, sp, #0x38
  40d374:	mov	w19, #0x38                  	// #56
  40d378:	str	xzr, [x21]
  40d37c:	mov	x1, x22
  40d380:	sub	x0, x20, #0x2
  40d384:	mov	w2, #0x10                  	// #16
  40d388:	bl	402390 <strtoul@plt>
  40d38c:	ldr	x1, [sp, #56]
  40d390:	cmp	x1, x20
  40d394:	b.ne	40d3d4 <ferror@plt+0xa934>  // b.any
  40d398:	cmp	x0, #0xff
  40d39c:	b.hi	40d3d4 <ferror@plt+0xa934>  // b.pmore
  40d3a0:	lsl	x2, x0, x19
  40d3a4:	sub	w19, w19, #0x8
  40d3a8:	ldr	x0, [x21]
  40d3ac:	add	x20, x20, #0x3
  40d3b0:	cmn	w19, #0x8
  40d3b4:	orr	x0, x0, x2
  40d3b8:	str	x0, [x21]
  40d3bc:	b.ne	40d37c <ferror@plt+0xa8dc>  // b.any
  40d3c0:	mov	w0, #0x0                   	// #0
  40d3c4:	ldp	x19, x20, [sp, #16]
  40d3c8:	ldp	x21, x22, [sp, #32]
  40d3cc:	ldp	x29, x30, [sp], #64
  40d3d0:	ret
  40d3d4:	mov	w0, #0xffffffff            	// #-1
  40d3d8:	b	40d3c4 <ferror@plt+0xa924>
  40d3dc:	cmp	w0, #0x5
  40d3e0:	b.ne	40d3f8 <ferror@plt+0xa958>  // b.any
  40d3e4:	cmp	w1, #0x80
  40d3e8:	b.eq	40d400 <ferror@plt+0xa960>  // b.none
  40d3ec:	cmp	w1, #0x81
  40d3f0:	mov	w0, #0xa                   	// #10
  40d3f4:	csel	w1, w1, w0, ne  // ne = any
  40d3f8:	mov	w0, w1
  40d3fc:	ret
  40d400:	mov	w1, #0x2                   	// #2
  40d404:	b	40d3f8 <ferror@plt+0xa958>
  40d408:	sub	sp, sp, #0x990
  40d40c:	stp	x29, x30, [sp]
  40d410:	mov	x29, sp
  40d414:	str	x23, [sp, #48]
  40d418:	ldr	x23, [x1, #184]
  40d41c:	stp	x19, x20, [sp, #16]
  40d420:	mov	x19, x0
  40d424:	stp	x21, x22, [sp, #32]
  40d428:	cbnz	x23, 40d4c8 <ferror@plt+0xaa28>
  40d42c:	ldr	x23, [x1, #56]
  40d430:	cbnz	x23, 40d528 <ferror@plt+0xaa88>
  40d434:	ldr	x2, [x1, #96]
  40d438:	cbz	x2, 40d53c <ferror@plt+0xaa9c>
  40d43c:	ldrh	w3, [x2], #4
  40d440:	add	x0, sp, #0x48
  40d444:	mov	w1, #0x128                 	// #296
  40d448:	sub	w3, w3, #0x4
  40d44c:	bl	412fb4 <ferror@plt+0x10514>
  40d450:	ldr	x20, [sp, #96]
  40d454:	cbz	x20, 40d4a8 <ferror@plt+0xaa08>
  40d458:	mov	x0, x19
  40d45c:	mov	x2, #0xc0                  	// #192
  40d460:	mov	w1, #0x0                   	// #0
  40d464:	bl	402600 <memset@plt>
  40d468:	ldur	x0, [x20, #12]
  40d46c:	str	x0, [x19]
  40d470:	ldur	x0, [x20, #20]
  40d474:	str	x0, [x19, #16]
  40d478:	ldur	x0, [x20, #44]
  40d47c:	str	x0, [x19, #8]
  40d480:	ldur	x0, [x20, #52]
  40d484:	str	x0, [x19, #24]
  40d488:	ldur	x0, [x20, #108]
  40d48c:	str	x0, [x19, #32]
  40d490:	ldur	x0, [x20, #116]
  40d494:	str	x0, [x19, #40]
  40d498:	ldur	x0, [x20, #188]
  40d49c:	str	x0, [x19, #64]
  40d4a0:	ldur	x0, [x20, #252]
  40d4a4:	str	x0, [x19, #104]
  40d4a8:	mov	w20, #0xc0                  	// #192
  40d4ac:	mov	w0, w20
  40d4b0:	ldp	x29, x30, [sp]
  40d4b4:	ldp	x19, x20, [sp, #16]
  40d4b8:	ldp	x21, x22, [sp, #32]
  40d4bc:	ldr	x23, [sp, #48]
  40d4c0:	add	sp, sp, #0x990
  40d4c4:	ret
  40d4c8:	mov	x22, x0
  40d4cc:	mov	w20, #0xc0                  	// #192
  40d4d0:	ldrh	w21, [x23]
  40d4d4:	sub	w21, w21, #0x4
  40d4d8:	cmp	w20, w21
  40d4dc:	b.le	40d534 <ferror@plt+0xaa94>
  40d4e0:	sub	w2, w20, w21
  40d4e4:	add	x0, x22, w21, sxtw
  40d4e8:	mov	w1, #0x0                   	// #0
  40d4ec:	sxtw	x2, w2
  40d4f0:	bl	402600 <memset@plt>
  40d4f4:	sxtw	x2, w21
  40d4f8:	add	x1, x23, #0x4
  40d4fc:	mov	x0, x22
  40d500:	bl	402370 <memcpy@plt>
  40d504:	cmp	x22, x19
  40d508:	b.eq	40d4ac <ferror@plt+0xaa0c>  // b.none
  40d50c:	mov	x0, #0x0                   	// #0
  40d510:	ldr	w1, [x22, x0, lsl #2]
  40d514:	str	x1, [x19, x0, lsl #3]
  40d518:	add	x0, x0, #0x1
  40d51c:	cmp	x0, #0x18
  40d520:	b.ne	40d510 <ferror@plt+0xaa70>  // b.any
  40d524:	b	40d4ac <ferror@plt+0xaa0c>
  40d528:	add	x22, sp, #0x48
  40d52c:	mov	w20, #0x60                  	// #96
  40d530:	b	40d4d0 <ferror@plt+0xaa30>
  40d534:	mov	w21, w20
  40d538:	b	40d4f4 <ferror@plt+0xaa54>
  40d53c:	mov	w20, #0xffffffff            	// #-1
  40d540:	b	40d4ac <ferror@plt+0xaa0c>
  40d544:	stp	x29, x30, [sp, #-48]!
  40d548:	mov	x29, sp
  40d54c:	stp	x19, x20, [sp, #16]
  40d550:	mov	x19, x2
  40d554:	stp	x21, x22, [sp, #32]
  40d558:	mov	x21, x0
  40d55c:	mov	x22, x1
  40d560:	mov	x0, x1
  40d564:	bl	4023a0 <strlen@plt>
  40d568:	mov	x20, x0
  40d56c:	cbz	x19, 40d590 <ferror@plt+0xaaf0>
  40d570:	sub	x19, x19, #0x1
  40d574:	mov	x1, x22
  40d578:	cmp	x19, x0
  40d57c:	csel	x19, x19, x0, ls  // ls = plast
  40d580:	mov	x0, x21
  40d584:	mov	x2, x19
  40d588:	bl	402370 <memcpy@plt>
  40d58c:	strb	wzr, [x21, x19]
  40d590:	mov	x0, x20
  40d594:	ldp	x19, x20, [sp, #16]
  40d598:	ldp	x21, x22, [sp, #32]
  40d59c:	ldp	x29, x30, [sp], #48
  40d5a0:	ret
  40d5a4:	stp	x29, x30, [sp, #-48]!
  40d5a8:	mov	x29, sp
  40d5ac:	stp	x21, x22, [sp, #32]
  40d5b0:	mov	x21, x2
  40d5b4:	mov	x22, x0
  40d5b8:	stp	x19, x20, [sp, #16]
  40d5bc:	mov	x20, x1
  40d5c0:	bl	4023a0 <strlen@plt>
  40d5c4:	mov	x19, x0
  40d5c8:	cmp	x0, x21
  40d5cc:	b.cc	40d5ec <ferror@plt+0xab4c>  // b.lo, b.ul, b.last
  40d5d0:	mov	x0, x20
  40d5d4:	bl	4023a0 <strlen@plt>
  40d5d8:	add	x0, x0, x19
  40d5dc:	ldp	x19, x20, [sp, #16]
  40d5e0:	ldp	x21, x22, [sp, #32]
  40d5e4:	ldp	x29, x30, [sp], #48
  40d5e8:	ret
  40d5ec:	sub	x2, x21, x0
  40d5f0:	mov	x1, x20
  40d5f4:	add	x0, x22, x0
  40d5f8:	bl	40d544 <ferror@plt+0xaaa4>
  40d5fc:	b	40d5d8 <ferror@plt+0xab38>
  40d600:	stp	x29, x30, [sp, #-48]!
  40d604:	mov	x29, sp
  40d608:	str	x19, [sp, #16]
  40d60c:	bl	4024a0 <getuid@plt>
  40d610:	cbz	w0, 40d66c <ferror@plt+0xabcc>
  40d614:	bl	402430 <geteuid@plt>
  40d618:	cbz	w0, 40d66c <ferror@plt+0xabcc>
  40d61c:	bl	4027a0 <cap_get_proc@plt>
  40d620:	mov	x19, x0
  40d624:	cbnz	x0, 40d630 <ferror@plt+0xab90>
  40d628:	mov	w0, #0x1                   	// #1
  40d62c:	bl	4023c0 <exit@plt>
  40d630:	add	x3, sp, #0x2c
  40d634:	mov	w2, #0x2                   	// #2
  40d638:	mov	w1, #0xc                   	// #12
  40d63c:	bl	402640 <cap_get_flag@plt>
  40d640:	cbnz	w0, 40d628 <ferror@plt+0xab88>
  40d644:	ldr	w0, [sp, #44]
  40d648:	cbnz	w0, 40d664 <ferror@plt+0xabc4>
  40d64c:	mov	x0, x19
  40d650:	bl	4028f0 <cap_clear@plt>
  40d654:	cbnz	w0, 40d628 <ferror@plt+0xab88>
  40d658:	mov	x0, x19
  40d65c:	bl	402670 <cap_set_proc@plt>
  40d660:	cbnz	w0, 40d628 <ferror@plt+0xab88>
  40d664:	mov	x0, x19
  40d668:	bl	402940 <cap_free@plt>
  40d66c:	ldr	x19, [sp, #16]
  40d670:	ldp	x29, x30, [sp], #48
  40d674:	ret
  40d678:	stp	x29, x30, [sp, #-64]!
  40d67c:	mov	x29, sp
  40d680:	stp	x19, x20, [sp, #16]
  40d684:	mov	x20, x1
  40d688:	add	x1, sp, #0x38
  40d68c:	str	x21, [sp, #32]
  40d690:	mov	x21, x0
  40d694:	mov	x0, x20
  40d698:	str	d8, [sp, #40]
  40d69c:	bl	402420 <strtod@plt>
  40d6a0:	ldr	x19, [sp, #56]
  40d6a4:	cmp	x19, x20
  40d6a8:	b.eq	40d7a8 <ferror@plt+0xad08>  // b.none
  40d6ac:	ldrb	w0, [x19]
  40d6b0:	fmov	d8, d0
  40d6b4:	cbz	w0, 40d704 <ferror@plt+0xac64>
  40d6b8:	adrp	x1, 413000 <ferror@plt+0x10560>
  40d6bc:	mov	x0, x19
  40d6c0:	add	x1, x1, #0xece
  40d6c4:	bl	402650 <strcasecmp@plt>
  40d6c8:	cbz	w0, 40d6f4 <ferror@plt+0xac54>
  40d6cc:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d6d0:	mov	x0, x19
  40d6d4:	add	x1, x1, #0x5bc
  40d6d8:	bl	402650 <strcasecmp@plt>
  40d6dc:	cbz	w0, 40d6f4 <ferror@plt+0xac54>
  40d6e0:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d6e4:	mov	x0, x19
  40d6e8:	add	x1, x1, #0x5c1
  40d6ec:	bl	402650 <strcasecmp@plt>
  40d6f0:	cbnz	w0, 40d724 <ferror@plt+0xac84>
  40d6f4:	mov	x0, #0x848000000000        	// #145685290680320
  40d6f8:	movk	x0, #0x412e, lsl #48
  40d6fc:	fmov	d0, x0
  40d700:	fmul	d8, d8, d0
  40d704:	fcvtzu	w1, d8
  40d708:	mov	w0, #0x0                   	// #0
  40d70c:	str	w1, [x21]
  40d710:	ldp	x19, x20, [sp, #16]
  40d714:	ldr	x21, [sp, #32]
  40d718:	ldr	d8, [sp, #40]
  40d71c:	ldp	x29, x30, [sp], #64
  40d720:	ret
  40d724:	adrp	x1, 413000 <ferror@plt+0x10560>
  40d728:	mov	x0, x19
  40d72c:	add	x1, x1, #0xd75
  40d730:	bl	402650 <strcasecmp@plt>
  40d734:	cbz	w0, 40d760 <ferror@plt+0xacc0>
  40d738:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d73c:	mov	x0, x19
  40d740:	add	x1, x1, #0x5bb
  40d744:	bl	402650 <strcasecmp@plt>
  40d748:	cbz	w0, 40d760 <ferror@plt+0xacc0>
  40d74c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d750:	mov	x0, x19
  40d754:	add	x1, x1, #0x5c0
  40d758:	bl	402650 <strcasecmp@plt>
  40d75c:	cbnz	w0, 40d76c <ferror@plt+0xaccc>
  40d760:	mov	x0, #0x400000000000        	// #70368744177664
  40d764:	movk	x0, #0x408f, lsl #48
  40d768:	b	40d6fc <ferror@plt+0xac5c>
  40d76c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d770:	mov	x0, x19
  40d774:	add	x1, x1, #0x947
  40d778:	bl	402650 <strcasecmp@plt>
  40d77c:	cbz	w0, 40d704 <ferror@plt+0xac64>
  40d780:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d784:	mov	x0, x19
  40d788:	add	x1, x1, #0x90e
  40d78c:	bl	402650 <strcasecmp@plt>
  40d790:	cbz	w0, 40d704 <ferror@plt+0xac64>
  40d794:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d798:	mov	x0, x19
  40d79c:	add	x1, x1, #0x913
  40d7a0:	bl	402650 <strcasecmp@plt>
  40d7a4:	cbz	w0, 40d704 <ferror@plt+0xac64>
  40d7a8:	mov	w0, #0xffffffff            	// #-1
  40d7ac:	b	40d710 <ferror@plt+0xac70>
  40d7b0:	stp	x29, x30, [sp, #-32]!
  40d7b4:	mov	w3, w0
  40d7b8:	ucvtf	d0, w0
  40d7bc:	mov	x29, sp
  40d7c0:	str	x19, [sp, #16]
  40d7c4:	mov	w0, #0x423f                	// #16959
  40d7c8:	movk	w0, #0xf, lsl #16
  40d7cc:	mov	x19, x1
  40d7d0:	cmp	w3, w0
  40d7d4:	b.ls	40d80c <ferror@plt+0xad6c>  // b.plast
  40d7d8:	mov	x0, #0x848000000000        	// #145685290680320
  40d7dc:	adrp	x2, 416000 <ferror@plt+0x13560>
  40d7e0:	movk	x0, #0x412e, lsl #48
  40d7e4:	fmov	d1, x0
  40d7e8:	add	x2, x2, #0x919
  40d7ec:	fdiv	d0, d0, d1
  40d7f0:	mov	x0, x19
  40d7f4:	mov	x1, #0x3f                  	// #63
  40d7f8:	bl	402510 <snprintf@plt>
  40d7fc:	mov	x0, x19
  40d800:	ldr	x19, [sp, #16]
  40d804:	ldp	x29, x30, [sp], #32
  40d808:	ret
  40d80c:	cmp	w3, #0x3e7
  40d810:	b.ls	40d830 <ferror@plt+0xad90>  // b.plast
  40d814:	mov	x0, #0x400000000000        	// #70368744177664
  40d818:	adrp	x2, 416000 <ferror@plt+0x13560>
  40d81c:	movk	x0, #0x408f, lsl #48
  40d820:	fmov	d1, x0
  40d824:	add	x2, x2, #0x91f
  40d828:	fdiv	d0, d0, d1
  40d82c:	b	40d7f0 <ferror@plt+0xad50>
  40d830:	mov	x0, x19
  40d834:	adrp	x2, 416000 <ferror@plt+0x13560>
  40d838:	mov	x1, #0x3f                  	// #63
  40d83c:	add	x2, x2, #0x926
  40d840:	bl	402510 <snprintf@plt>
  40d844:	b	40d7fc <ferror@plt+0xad5c>
  40d848:	stp	x29, x30, [sp, #-64]!
  40d84c:	mov	x29, sp
  40d850:	stp	x19, x20, [sp, #16]
  40d854:	mov	x20, x1
  40d858:	add	x1, sp, #0x38
  40d85c:	str	x21, [sp, #32]
  40d860:	mov	x21, x0
  40d864:	mov	x0, x20
  40d868:	str	d8, [sp, #40]
  40d86c:	bl	402420 <strtod@plt>
  40d870:	ldr	x19, [sp, #56]
  40d874:	cmp	x19, x20
  40d878:	b.eq	40d9c0 <ferror@plt+0xaf20>  // b.none
  40d87c:	ldrb	w0, [x19]
  40d880:	fmov	d8, d0
  40d884:	cbz	w0, 40d8d4 <ferror@plt+0xae34>
  40d888:	adrp	x1, 413000 <ferror@plt+0x10560>
  40d88c:	mov	x0, x19
  40d890:	add	x1, x1, #0xece
  40d894:	bl	402650 <strcasecmp@plt>
  40d898:	cbz	w0, 40d8c4 <ferror@plt+0xae24>
  40d89c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d8a0:	mov	x0, x19
  40d8a4:	add	x1, x1, #0x5bc
  40d8a8:	bl	402650 <strcasecmp@plt>
  40d8ac:	cbz	w0, 40d8c4 <ferror@plt+0xae24>
  40d8b0:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d8b4:	mov	x0, x19
  40d8b8:	add	x1, x1, #0x5c1
  40d8bc:	bl	402650 <strcasecmp@plt>
  40d8c0:	cbnz	w0, 40d8f4 <ferror@plt+0xae54>
  40d8c4:	mov	x0, #0xcd6500000000        	// #225833675390976
  40d8c8:	movk	x0, #0x41cd, lsl #48
  40d8cc:	fmov	d0, x0
  40d8d0:	fmul	d8, d8, d0
  40d8d4:	fcvtzs	d8, d8
  40d8d8:	mov	w0, #0x0                   	// #0
  40d8dc:	str	d8, [x21]
  40d8e0:	ldp	x19, x20, [sp, #16]
  40d8e4:	ldr	x21, [sp, #32]
  40d8e8:	ldr	d8, [sp, #40]
  40d8ec:	ldp	x29, x30, [sp], #64
  40d8f0:	ret
  40d8f4:	adrp	x1, 413000 <ferror@plt+0x10560>
  40d8f8:	mov	x0, x19
  40d8fc:	add	x1, x1, #0xd75
  40d900:	bl	402650 <strcasecmp@plt>
  40d904:	cbz	w0, 40d930 <ferror@plt+0xae90>
  40d908:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d90c:	mov	x0, x19
  40d910:	add	x1, x1, #0x5bb
  40d914:	bl	402650 <strcasecmp@plt>
  40d918:	cbz	w0, 40d930 <ferror@plt+0xae90>
  40d91c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d920:	mov	x0, x19
  40d924:	add	x1, x1, #0x5c0
  40d928:	bl	402650 <strcasecmp@plt>
  40d92c:	cbnz	w0, 40d93c <ferror@plt+0xae9c>
  40d930:	mov	x0, #0x848000000000        	// #145685290680320
  40d934:	movk	x0, #0x412e, lsl #48
  40d938:	b	40d8cc <ferror@plt+0xae2c>
  40d93c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d940:	mov	x0, x19
  40d944:	add	x1, x1, #0x947
  40d948:	bl	402650 <strcasecmp@plt>
  40d94c:	cbz	w0, 40d978 <ferror@plt+0xaed8>
  40d950:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d954:	mov	x0, x19
  40d958:	add	x1, x1, #0x90e
  40d95c:	bl	402650 <strcasecmp@plt>
  40d960:	cbz	w0, 40d978 <ferror@plt+0xaed8>
  40d964:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d968:	mov	x0, x19
  40d96c:	add	x1, x1, #0x913
  40d970:	bl	402650 <strcasecmp@plt>
  40d974:	cbnz	w0, 40d984 <ferror@plt+0xaee4>
  40d978:	mov	x0, #0x400000000000        	// #70368744177664
  40d97c:	movk	x0, #0x408f, lsl #48
  40d980:	b	40d8cc <ferror@plt+0xae2c>
  40d984:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d988:	mov	x0, x19
  40d98c:	add	x1, x1, #0xb48
  40d990:	bl	402650 <strcasecmp@plt>
  40d994:	cbz	w0, 40d8d4 <ferror@plt+0xae34>
  40d998:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d99c:	mov	x0, x19
  40d9a0:	add	x1, x1, #0x92b
  40d9a4:	bl	402650 <strcasecmp@plt>
  40d9a8:	cbz	w0, 40d8d4 <ferror@plt+0xae34>
  40d9ac:	adrp	x1, 416000 <ferror@plt+0x13560>
  40d9b0:	mov	x0, x19
  40d9b4:	add	x1, x1, #0x930
  40d9b8:	bl	402650 <strcasecmp@plt>
  40d9bc:	cbz	w0, 40d8d4 <ferror@plt+0xae34>
  40d9c0:	mov	w0, #0xffffffff            	// #-1
  40d9c4:	b	40d8e0 <ferror@plt+0xae40>
  40d9c8:	stp	x29, x30, [sp, #-32]!
  40d9cc:	mov	x3, x0
  40d9d0:	scvtf	d0, x0
  40d9d4:	mov	x29, sp
  40d9d8:	str	x19, [sp, #16]
  40d9dc:	mov	x0, #0xc9ff                	// #51711
  40d9e0:	movk	x0, #0x3b9a, lsl #16
  40d9e4:	mov	x19, x1
  40d9e8:	cmp	x3, x0
  40d9ec:	b.le	40da24 <ferror@plt+0xaf84>
  40d9f0:	mov	x0, #0xcd6500000000        	// #225833675390976
  40d9f4:	adrp	x2, 416000 <ferror@plt+0x13560>
  40d9f8:	movk	x0, #0x41cd, lsl #48
  40d9fc:	fmov	d1, x0
  40da00:	add	x2, x2, #0x936
  40da04:	fdiv	d0, d0, d1
  40da08:	mov	x0, x19
  40da0c:	mov	x1, #0x3f                  	// #63
  40da10:	bl	402510 <snprintf@plt>
  40da14:	mov	x0, x19
  40da18:	ldr	x19, [sp, #16]
  40da1c:	ldp	x29, x30, [sp], #32
  40da20:	ret
  40da24:	mov	x0, #0x423f                	// #16959
  40da28:	movk	x0, #0xf, lsl #16
  40da2c:	cmp	x3, x0
  40da30:	b.le	40da50 <ferror@plt+0xafb0>
  40da34:	mov	x0, #0x848000000000        	// #145685290680320
  40da38:	adrp	x2, 416000 <ferror@plt+0x13560>
  40da3c:	movk	x0, #0x412e, lsl #48
  40da40:	fmov	d1, x0
  40da44:	add	x2, x2, #0x93c
  40da48:	fdiv	d0, d0, d1
  40da4c:	b	40da08 <ferror@plt+0xaf68>
  40da50:	cmp	x3, #0x3e7
  40da54:	b.le	40da74 <ferror@plt+0xafd4>
  40da58:	mov	x0, #0x400000000000        	// #70368744177664
  40da5c:	adrp	x2, 416000 <ferror@plt+0x13560>
  40da60:	movk	x0, #0x408f, lsl #48
  40da64:	fmov	d1, x0
  40da68:	add	x2, x2, #0x943
  40da6c:	fdiv	d0, d0, d1
  40da70:	b	40da08 <ferror@plt+0xaf68>
  40da74:	mov	x0, x19
  40da78:	adrp	x2, 416000 <ferror@plt+0x13560>
  40da7c:	mov	x1, #0x3f                  	// #63
  40da80:	add	x2, x2, #0x94a
  40da84:	bl	402510 <snprintf@plt>
  40da88:	b	40da14 <ferror@plt+0xaf74>
  40da8c:	sub	sp, sp, #0x240
  40da90:	stp	x29, x30, [sp]
  40da94:	mov	x29, sp
  40da98:	stp	x19, x20, [sp, #16]
  40da9c:	mov	x20, x2
  40daa0:	stp	x21, x22, [sp, #32]
  40daa4:	mov	x22, x0
  40daa8:	mov	x21, x1
  40daac:	stp	x23, x24, [sp, #48]
  40dab0:	mov	x24, #0x401                 	// #1025
  40dab4:	add	x23, sp, #0x40
  40dab8:	movk	x24, #0x8, lsl #32
  40dabc:	mov	x2, x22
  40dac0:	mov	x0, x23
  40dac4:	mov	w1, #0x200                 	// #512
  40dac8:	bl	402a70 <fgets@plt>
  40dacc:	cbz	x0, 40db8c <ferror@plt+0xb0ec>
  40dad0:	mov	x19, x23
  40dad4:	b	40dadc <ferror@plt+0xb03c>
  40dad8:	add	x19, x19, #0x1
  40dadc:	ldrb	w1, [x19]
  40dae0:	cmp	w1, #0x20
  40dae4:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  40dae8:	b.eq	40dad8 <ferror@plt+0xb038>  // b.none
  40daec:	cmp	w1, #0x23
  40daf0:	b.hi	40dafc <ferror@plt+0xb05c>  // b.pmore
  40daf4:	lsr	x1, x24, x1
  40daf8:	tbnz	w1, #0, 40dabc <ferror@plt+0xb01c>
  40dafc:	mov	x3, x20
  40db00:	mov	x2, x21
  40db04:	mov	x0, x19
  40db08:	adrp	x1, 416000 <ferror@plt+0x13560>
  40db0c:	add	x1, x1, #0x971
  40db10:	bl	402990 <__isoc99_sscanf@plt>
  40db14:	cmp	w0, #0x2
  40db18:	b.eq	40dba4 <ferror@plt+0xb104>  // b.none
  40db1c:	mov	x3, x20
  40db20:	mov	x2, x21
  40db24:	mov	x0, x19
  40db28:	adrp	x1, 416000 <ferror@plt+0x13560>
  40db2c:	add	x1, x1, #0x97a
  40db30:	bl	402990 <__isoc99_sscanf@plt>
  40db34:	cmp	w0, #0x2
  40db38:	b.eq	40dba4 <ferror@plt+0xb104>  // b.none
  40db3c:	mov	x3, x20
  40db40:	mov	x2, x21
  40db44:	mov	x0, x19
  40db48:	adrp	x1, 416000 <ferror@plt+0x13560>
  40db4c:	add	x1, x1, #0x984
  40db50:	bl	402990 <__isoc99_sscanf@plt>
  40db54:	cmp	w0, #0x2
  40db58:	b.eq	40dba4 <ferror@plt+0xb104>  // b.none
  40db5c:	mov	x3, x20
  40db60:	mov	x2, x21
  40db64:	mov	x0, x19
  40db68:	adrp	x1, 416000 <ferror@plt+0x13560>
  40db6c:	add	x1, x1, #0x98b
  40db70:	bl	402990 <__isoc99_sscanf@plt>
  40db74:	cmp	w0, #0x2
  40db78:	b.eq	40dba4 <ferror@plt+0xb104>  // b.none
  40db7c:	mov	x1, x19
  40db80:	mov	x0, x20
  40db84:	bl	4028b0 <strcpy@plt>
  40db88:	mov	w0, #0xffffffff            	// #-1
  40db8c:	ldp	x29, x30, [sp]
  40db90:	ldp	x19, x20, [sp, #16]
  40db94:	ldp	x21, x22, [sp, #32]
  40db98:	ldp	x23, x24, [sp, #48]
  40db9c:	add	sp, sp, #0x240
  40dba0:	ret
  40dba4:	mov	w0, #0x1                   	// #1
  40dba8:	b	40db8c <ferror@plt+0xb0ec>
  40dbac:	sub	sp, sp, #0x250
  40dbb0:	mov	x2, #0x1f0                 	// #496
  40dbb4:	stp	x29, x30, [sp]
  40dbb8:	mov	x29, sp
  40dbbc:	stp	x19, x20, [sp, #16]
  40dbc0:	mov	x20, x0
  40dbc4:	add	x0, sp, #0x60
  40dbc8:	stp	x21, x22, [sp, #32]
  40dbcc:	mov	x22, x1
  40dbd0:	mov	w1, #0x0                   	// #0
  40dbd4:	stp	x23, x24, [sp, #48]
  40dbd8:	stp	xzr, xzr, [sp, #80]
  40dbdc:	bl	402600 <memset@plt>
  40dbe0:	adrp	x1, 416000 <ferror@plt+0x13560>
  40dbe4:	mov	x0, x20
  40dbe8:	add	x1, x1, #0xf67
  40dbec:	bl	4028d0 <fopen64@plt>
  40dbf0:	cbz	x0, 40dc44 <ferror@plt+0xb1a4>
  40dbf4:	mov	x19, x0
  40dbf8:	add	x21, sp, #0x50
  40dbfc:	add	x24, sp, #0x4c
  40dc00:	mov	x2, x21
  40dc04:	mov	x1, x24
  40dc08:	mov	x0, x19
  40dc0c:	bl	40da8c <ferror@plt+0xafec>
  40dc10:	cbz	w0, 40dc3c <ferror@plt+0xb19c>
  40dc14:	cmn	w0, #0x1
  40dc18:	b.ne	40dc5c <ferror@plt+0xb1bc>  // b.any
  40dc1c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40dc20:	adrp	x1, 416000 <ferror@plt+0x13560>
  40dc24:	mov	x3, x21
  40dc28:	mov	x2, x20
  40dc2c:	ldr	x0, [x0, #3984]
  40dc30:	add	x1, x1, #0x993
  40dc34:	ldr	x0, [x0]
  40dc38:	bl	402a60 <fprintf@plt>
  40dc3c:	mov	x0, x19
  40dc40:	bl	402550 <fclose@plt>
  40dc44:	ldp	x29, x30, [sp]
  40dc48:	ldp	x19, x20, [sp, #16]
  40dc4c:	ldp	x21, x22, [sp, #32]
  40dc50:	ldp	x23, x24, [sp, #48]
  40dc54:	add	sp, sp, #0x250
  40dc58:	ret
  40dc5c:	ldr	w23, [sp, #76]
  40dc60:	cmp	w23, #0x100
  40dc64:	b.hi	40dc00 <ferror@plt+0xb160>  // b.pmore
  40dc68:	mov	x0, x21
  40dc6c:	bl	402680 <strdup@plt>
  40dc70:	str	x0, [x22, w23, sxtw #3]
  40dc74:	b	40dc00 <ferror@plt+0xb160>
  40dc78:	mov	x12, #0x1040                	// #4160
  40dc7c:	sub	sp, sp, x12
  40dc80:	adrp	x0, 433000 <stdin@@GLIBC_2.17+0x3208>
  40dc84:	mov	w1, #0x1                   	// #1
  40dc88:	stp	x29, x30, [sp]
  40dc8c:	mov	x29, sp
  40dc90:	str	w1, [x0, #1440]
  40dc94:	adrp	x0, 416000 <ferror@plt+0x13560>
  40dc98:	stp	x21, x22, [sp, #32]
  40dc9c:	adrp	x21, 42c000 <memcpy@GLIBC_2.17>
  40dca0:	add	x1, x21, #0x568
  40dca4:	add	x0, x0, #0x9b3
  40dca8:	stp	x19, x20, [sp, #16]
  40dcac:	stp	x23, x24, [sp, #48]
  40dcb0:	bl	40dbac <ferror@plt+0xb10c>
  40dcb4:	adrp	x0, 416000 <ferror@plt+0x13560>
  40dcb8:	add	x0, x0, #0x9cb
  40dcbc:	bl	4024c0 <opendir@plt>
  40dcc0:	cbz	x0, 40dcf0 <ferror@plt+0xb250>
  40dcc4:	adrp	x22, 416000 <ferror@plt+0x13560>
  40dcc8:	adrp	x23, 416000 <ferror@plt+0x13560>
  40dccc:	mov	x20, x0
  40dcd0:	add	x22, x22, #0x9e5
  40dcd4:	add	x23, x23, #0x9eb
  40dcd8:	add	x24, sp, #0x40
  40dcdc:	mov	x0, x20
  40dce0:	bl	402810 <readdir64@plt>
  40dce4:	cbnz	x0, 40dd0c <ferror@plt+0xb26c>
  40dce8:	mov	x0, x20
  40dcec:	bl	402690 <closedir@plt>
  40dcf0:	mov	x12, #0x1040                	// #4160
  40dcf4:	ldp	x29, x30, [sp]
  40dcf8:	ldp	x19, x20, [sp, #16]
  40dcfc:	ldp	x21, x22, [sp, #32]
  40dd00:	ldp	x23, x24, [sp, #48]
  40dd04:	add	sp, sp, x12
  40dd08:	ret
  40dd0c:	ldrb	w1, [x0, #19]
  40dd10:	cmp	w1, #0x2e
  40dd14:	b.eq	40dcdc <ferror@plt+0xb23c>  // b.none
  40dd18:	add	x19, x0, #0x13
  40dd1c:	mov	x0, x19
  40dd20:	bl	4023a0 <strlen@plt>
  40dd24:	cmp	x0, #0x5
  40dd28:	b.ls	40dcdc <ferror@plt+0xb23c>  // b.plast
  40dd2c:	sub	x0, x0, #0x5
  40dd30:	mov	x1, x22
  40dd34:	add	x0, x19, x0
  40dd38:	bl	402770 <strcmp@plt>
  40dd3c:	cbnz	w0, 40dcdc <ferror@plt+0xb23c>
  40dd40:	mov	x3, x19
  40dd44:	mov	x2, x23
  40dd48:	mov	x0, x24
  40dd4c:	mov	x1, #0x1000                	// #4096
  40dd50:	bl	402510 <snprintf@plt>
  40dd54:	add	x1, x21, #0x568
  40dd58:	mov	x0, x24
  40dd5c:	bl	40dbac <ferror@plt+0xb10c>
  40dd60:	b	40dcdc <ferror@plt+0xb23c>
  40dd64:	sub	sp, sp, #0x250
  40dd68:	mov	x2, #0x1f0                 	// #496
  40dd6c:	stp	x29, x30, [sp]
  40dd70:	mov	x29, sp
  40dd74:	stp	x19, x20, [sp, #16]
  40dd78:	stp	x21, x22, [sp, #32]
  40dd7c:	mov	x21, x0
  40dd80:	mov	x22, x1
  40dd84:	add	x0, sp, #0x60
  40dd88:	mov	w1, #0x0                   	// #0
  40dd8c:	stp	x23, x24, [sp, #48]
  40dd90:	stp	xzr, xzr, [sp, #80]
  40dd94:	bl	402600 <memset@plt>
  40dd98:	adrp	x1, 416000 <ferror@plt+0x13560>
  40dd9c:	mov	x0, x21
  40dda0:	add	x1, x1, #0xf67
  40dda4:	bl	4028d0 <fopen64@plt>
  40dda8:	cbz	x0, 40ddfc <ferror@plt+0xb35c>
  40ddac:	mov	x19, x0
  40ddb0:	add	x24, sp, #0x50
  40ddb4:	add	x23, sp, #0x4c
  40ddb8:	mov	x2, x24
  40ddbc:	mov	x1, x23
  40ddc0:	mov	x0, x19
  40ddc4:	bl	40da8c <ferror@plt+0xafec>
  40ddc8:	cbz	w0, 40ddf4 <ferror@plt+0xb354>
  40ddcc:	cmn	w0, #0x1
  40ddd0:	b.ne	40de14 <ferror@plt+0xb374>  // b.any
  40ddd4:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40ddd8:	adrp	x1, 416000 <ferror@plt+0x13560>
  40dddc:	mov	x3, x24
  40dde0:	mov	x2, x21
  40dde4:	ldr	x0, [x0, #3984]
  40dde8:	add	x1, x1, #0x993
  40ddec:	ldr	x0, [x0]
  40ddf0:	bl	402a60 <fprintf@plt>
  40ddf4:	mov	x0, x19
  40ddf8:	bl	402550 <fclose@plt>
  40ddfc:	ldp	x29, x30, [sp]
  40de00:	ldp	x19, x20, [sp, #16]
  40de04:	ldp	x21, x22, [sp, #32]
  40de08:	ldp	x23, x24, [sp, #48]
  40de0c:	add	sp, sp, #0x250
  40de10:	ret
  40de14:	ldr	w0, [sp, #76]
  40de18:	tbnz	w0, #31, 40ddb8 <ferror@plt+0xb318>
  40de1c:	mov	x0, #0x18                  	// #24
  40de20:	bl	402580 <malloc@plt>
  40de24:	mov	x20, x0
  40de28:	ldr	w0, [sp, #76]
  40de2c:	str	w0, [x20, #16]
  40de30:	mov	x0, x24
  40de34:	bl	402680 <strdup@plt>
  40de38:	str	x0, [x20, #8]
  40de3c:	ldrb	w0, [sp, #76]
  40de40:	lsl	x0, x0, #3
  40de44:	ldr	x1, [x22, x0]
  40de48:	str	x1, [x20]
  40de4c:	str	x20, [x22, x0]
  40de50:	b	40ddb8 <ferror@plt+0xb318>
  40de54:	mov	x12, #0x1040                	// #4160
  40de58:	sub	sp, sp, x12
  40de5c:	adrp	x0, 433000 <stdin@@GLIBC_2.17+0x3208>
  40de60:	mov	w1, #0x1                   	// #1
  40de64:	stp	x29, x30, [sp]
  40de68:	mov	x29, sp
  40de6c:	str	w1, [x0, #1444]
  40de70:	mov	x0, #0x0                   	// #0
  40de74:	stp	x21, x22, [sp, #32]
  40de78:	adrp	x21, 42c000 <memcpy@GLIBC_2.17>
  40de7c:	add	x1, x21, #0x568
  40de80:	add	x1, x1, #0x800
  40de84:	stp	x19, x20, [sp, #16]
  40de88:	stp	x23, x24, [sp, #48]
  40de8c:	ldr	x2, [x1, x0, lsl #3]
  40de90:	cbz	x2, 40de98 <ferror@plt+0xb3f8>
  40de94:	str	w0, [x2, #16]
  40de98:	add	x0, x0, #0x1
  40de9c:	cmp	x0, #0x100
  40dea0:	b.ne	40de8c <ferror@plt+0xb3ec>  // b.any
  40dea4:	add	x1, x21, #0x568
  40dea8:	adrp	x0, 416000 <ferror@plt+0x13560>
  40deac:	add	x1, x1, #0x800
  40deb0:	add	x0, x0, #0xa08
  40deb4:	bl	40dd64 <ferror@plt+0xb2c4>
  40deb8:	adrp	x0, 416000 <ferror@plt+0x13560>
  40debc:	add	x0, x0, #0xa20
  40dec0:	bl	4024c0 <opendir@plt>
  40dec4:	mov	x20, x0
  40dec8:	cbz	x0, 40def4 <ferror@plt+0xb454>
  40decc:	adrp	x22, 416000 <ferror@plt+0x13560>
  40ded0:	adrp	x23, 416000 <ferror@plt+0x13560>
  40ded4:	add	x22, x22, #0x9e5
  40ded8:	add	x23, x23, #0xa3a
  40dedc:	add	x24, sp, #0x40
  40dee0:	mov	x0, x20
  40dee4:	bl	402810 <readdir64@plt>
  40dee8:	cbnz	x0, 40df10 <ferror@plt+0xb470>
  40deec:	mov	x0, x20
  40def0:	bl	402690 <closedir@plt>
  40def4:	mov	x12, #0x1040                	// #4160
  40def8:	ldp	x29, x30, [sp]
  40defc:	ldp	x19, x20, [sp, #16]
  40df00:	ldp	x21, x22, [sp, #32]
  40df04:	ldp	x23, x24, [sp, #48]
  40df08:	add	sp, sp, x12
  40df0c:	ret
  40df10:	ldrb	w1, [x0, #19]
  40df14:	cmp	w1, #0x2e
  40df18:	b.eq	40dee0 <ferror@plt+0xb440>  // b.none
  40df1c:	add	x19, x0, #0x13
  40df20:	mov	x0, x19
  40df24:	bl	4023a0 <strlen@plt>
  40df28:	cmp	x0, #0x5
  40df2c:	b.ls	40dee0 <ferror@plt+0xb440>  // b.plast
  40df30:	sub	x0, x0, #0x5
  40df34:	mov	x1, x22
  40df38:	add	x0, x19, x0
  40df3c:	bl	402770 <strcmp@plt>
  40df40:	cbnz	w0, 40dee0 <ferror@plt+0xb440>
  40df44:	mov	x3, x19
  40df48:	mov	x2, x23
  40df4c:	mov	x0, x24
  40df50:	mov	x1, #0x1000                	// #4096
  40df54:	bl	402510 <snprintf@plt>
  40df58:	add	x1, x21, #0x568
  40df5c:	mov	x0, x24
  40df60:	add	x1, x1, #0x800
  40df64:	bl	40dd64 <ferror@plt+0xb2c4>
  40df68:	b	40dee0 <ferror@plt+0xb440>
  40df6c:	stp	x29, x30, [sp, #-64]!
  40df70:	cmp	w0, #0xff
  40df74:	mov	x29, sp
  40df78:	stp	x19, x20, [sp, #16]
  40df7c:	mov	w20, w0
  40df80:	stp	x21, x22, [sp, #32]
  40df84:	mov	x21, x1
  40df88:	mov	w22, w2
  40df8c:	str	x23, [sp, #48]
  40df90:	b.hi	40dfa4 <ferror@plt+0xb504>  // b.pmore
  40df94:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40df98:	ldr	x0, [x0, #4008]
  40df9c:	ldr	w0, [x0]
  40dfa0:	cbz	w0, 40dfd4 <ferror@plt+0xb534>
  40dfa4:	mov	w3, w20
  40dfa8:	sxtw	x1, w22
  40dfac:	mov	x0, x21
  40dfb0:	adrp	x2, 414000 <ferror@plt+0x11560>
  40dfb4:	add	x2, x2, #0x937
  40dfb8:	bl	402510 <snprintf@plt>
  40dfbc:	mov	x0, x21
  40dfc0:	ldp	x19, x20, [sp, #16]
  40dfc4:	ldp	x21, x22, [sp, #32]
  40dfc8:	ldr	x23, [sp, #48]
  40dfcc:	ldp	x29, x30, [sp], #64
  40dfd0:	ret
  40dfd4:	adrp	x4, 42c000 <memcpy@GLIBC_2.17>
  40dfd8:	sxtw	x23, w20
  40dfdc:	add	x0, x4, #0x568
  40dfe0:	mov	x19, x4
  40dfe4:	ldr	x0, [x0, x23, lsl #3]
  40dfe8:	cbnz	x0, 40dffc <ferror@plt+0xb55c>
  40dfec:	adrp	x0, 433000 <stdin@@GLIBC_2.17+0x3208>
  40dff0:	ldr	w0, [x0, #1440]
  40dff4:	cbnz	w0, 40dffc <ferror@plt+0xb55c>
  40dff8:	bl	40dc78 <ferror@plt+0xb1d8>
  40dffc:	add	x4, x19, #0x568
  40e000:	ldr	x0, [x4, x23, lsl #3]
  40e004:	cbnz	x0, 40dfc0 <ferror@plt+0xb520>
  40e008:	b	40dfa4 <ferror@plt+0xb504>
  40e00c:	stp	x29, x30, [sp, #-96]!
  40e010:	mov	x29, sp
  40e014:	stp	x19, x20, [sp, #16]
  40e018:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e01c:	add	x20, x19, #0x5a0
  40e020:	stp	x21, x22, [sp, #32]
  40e024:	mov	x21, x0
  40e028:	mov	x22, x1
  40e02c:	ldr	x0, [x20, #8]
  40e030:	stp	x23, x24, [sp, #48]
  40e034:	str	x25, [sp, #64]
  40e038:	cbz	x0, 40e064 <ferror@plt+0xb5c4>
  40e03c:	bl	402770 <strcmp@plt>
  40e040:	cbnz	w0, 40e064 <ferror@plt+0xb5c4>
  40e044:	ldr	x1, [x20, #16]
  40e048:	str	w1, [x21]
  40e04c:	ldp	x19, x20, [sp, #16]
  40e050:	ldp	x21, x22, [sp, #32]
  40e054:	ldp	x23, x24, [sp, #48]
  40e058:	ldr	x25, [sp, #64]
  40e05c:	ldp	x29, x30, [sp], #96
  40e060:	ret
  40e064:	ldr	w0, [x19, #1440]
  40e068:	cbnz	w0, 40e070 <ferror@plt+0xb5d0>
  40e06c:	bl	40dc78 <ferror@plt+0xb1d8>
  40e070:	adrp	x23, 42c000 <memcpy@GLIBC_2.17>
  40e074:	add	x23, x23, #0x568
  40e078:	mov	x20, #0x0                   	// #0
  40e07c:	ldr	x25, [x23, x20, lsl #3]
  40e080:	sxtw	x24, w20
  40e084:	cbz	x25, 40e0a8 <ferror@plt+0xb608>
  40e088:	mov	x1, x22
  40e08c:	mov	x0, x25
  40e090:	bl	402770 <strcmp@plt>
  40e094:	cbnz	w0, 40e0a8 <ferror@plt+0xb608>
  40e098:	add	x19, x19, #0x5a0
  40e09c:	str	w20, [x21]
  40e0a0:	stp	x25, x24, [x19, #8]
  40e0a4:	b	40e04c <ferror@plt+0xb5ac>
  40e0a8:	add	x20, x20, #0x1
  40e0ac:	cmp	x20, #0x100
  40e0b0:	b.ne	40e07c <ferror@plt+0xb5dc>  // b.any
  40e0b4:	add	x1, sp, #0x58
  40e0b8:	mov	x0, x22
  40e0bc:	add	x19, x19, #0x5a0
  40e0c0:	mov	w2, #0x0                   	// #0
  40e0c4:	bl	402390 <strtoul@plt>
  40e0c8:	ldr	x1, [sp, #88]
  40e0cc:	str	x0, [x19, #16]
  40e0d0:	cbz	x1, 40e0f8 <ferror@plt+0xb658>
  40e0d4:	cmp	x1, x22
  40e0d8:	b.eq	40e0f8 <ferror@plt+0xb658>  // b.none
  40e0dc:	ldrb	w1, [x1]
  40e0e0:	cbnz	w1, 40e0f8 <ferror@plt+0xb658>
  40e0e4:	cmp	x0, #0xff
  40e0e8:	b.hi	40e0f8 <ferror@plt+0xb658>  // b.pmore
  40e0ec:	str	w0, [x21]
  40e0f0:	mov	w0, #0x0                   	// #0
  40e0f4:	b	40e04c <ferror@plt+0xb5ac>
  40e0f8:	mov	w0, #0xffffffff            	// #-1
  40e0fc:	b	40e04c <ferror@plt+0xb5ac>
  40e100:	stp	x29, x30, [sp, #-64]!
  40e104:	cmp	w0, #0xff
  40e108:	mov	x29, sp
  40e10c:	stp	x19, x20, [sp, #16]
  40e110:	mov	w20, w0
  40e114:	stp	x21, x22, [sp, #32]
  40e118:	mov	x21, x1
  40e11c:	mov	w22, w2
  40e120:	str	x23, [sp, #48]
  40e124:	b.hi	40e138 <ferror@plt+0xb698>  // b.pmore
  40e128:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40e12c:	ldr	x0, [x0, #4008]
  40e130:	ldr	w0, [x0]
  40e134:	cbz	w0, 40e168 <ferror@plt+0xb6c8>
  40e138:	mov	w3, w20
  40e13c:	sxtw	x1, w22
  40e140:	mov	x0, x21
  40e144:	adrp	x2, 413000 <ferror@plt+0x10560>
  40e148:	add	x2, x2, #0xd2d
  40e14c:	bl	402510 <snprintf@plt>
  40e150:	mov	x0, x21
  40e154:	ldp	x19, x20, [sp, #16]
  40e158:	ldp	x21, x22, [sp, #32]
  40e15c:	ldr	x23, [sp, #48]
  40e160:	ldp	x29, x30, [sp], #64
  40e164:	ret
  40e168:	adrp	x4, 42d000 <in6addr_any@@GLIBC_2.17+0x1288>
  40e16c:	add	x1, x4, #0x668
  40e170:	sub	x1, x1, #0x100
  40e174:	sxtw	x23, w20
  40e178:	mov	x19, x4
  40e17c:	ldr	x0, [x1, x23, lsl #3]
  40e180:	cbnz	x0, 40e1a8 <ferror@plt+0xb708>
  40e184:	adrp	x0, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e188:	add	x0, x0, #0x5a0
  40e18c:	ldr	w2, [x0, #24]
  40e190:	cbnz	w2, 40e1a8 <ferror@plt+0xb708>
  40e194:	mov	w2, #0x1                   	// #1
  40e198:	str	w2, [x0, #24]
  40e19c:	adrp	x0, 416000 <ferror@plt+0x13560>
  40e1a0:	add	x0, x0, #0xa57
  40e1a4:	bl	40dbac <ferror@plt+0xb10c>
  40e1a8:	add	x4, x19, #0x668
  40e1ac:	sub	x4, x4, #0x100
  40e1b0:	ldr	x0, [x4, x23, lsl #3]
  40e1b4:	cbnz	x0, 40e154 <ferror@plt+0xb6b4>
  40e1b8:	b	40e138 <ferror@plt+0xb698>
  40e1bc:	stp	x29, x30, [sp, #-96]!
  40e1c0:	mov	x29, sp
  40e1c4:	stp	x19, x20, [sp, #16]
  40e1c8:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e1cc:	add	x20, x19, #0x5a0
  40e1d0:	stp	x21, x22, [sp, #32]
  40e1d4:	mov	x22, x0
  40e1d8:	ldr	x0, [x20, #32]
  40e1dc:	stp	x23, x24, [sp, #48]
  40e1e0:	mov	x23, x1
  40e1e4:	str	x25, [sp, #64]
  40e1e8:	cbz	x0, 40e214 <ferror@plt+0xb774>
  40e1ec:	bl	402770 <strcmp@plt>
  40e1f0:	cbnz	w0, 40e214 <ferror@plt+0xb774>
  40e1f4:	ldr	x1, [x20, #40]
  40e1f8:	str	w1, [x22]
  40e1fc:	ldp	x19, x20, [sp, #16]
  40e200:	ldp	x21, x22, [sp, #32]
  40e204:	ldp	x23, x24, [sp, #48]
  40e208:	ldr	x25, [sp, #64]
  40e20c:	ldp	x29, x30, [sp], #96
  40e210:	ret
  40e214:	add	x0, x19, #0x5a0
  40e218:	adrp	x21, 42d000 <in6addr_any@@GLIBC_2.17+0x1288>
  40e21c:	ldr	w1, [x0, #24]
  40e220:	cbnz	w1, 40e240 <ferror@plt+0xb7a0>
  40e224:	mov	w1, #0x1                   	// #1
  40e228:	str	w1, [x0, #24]
  40e22c:	add	x1, x21, #0x668
  40e230:	adrp	x0, 416000 <ferror@plt+0x13560>
  40e234:	sub	x1, x1, #0x100
  40e238:	add	x0, x0, #0xa57
  40e23c:	bl	40dbac <ferror@plt+0xb10c>
  40e240:	add	x21, x21, #0x668
  40e244:	mov	x20, #0x0                   	// #0
  40e248:	sub	x21, x21, #0x100
  40e24c:	ldr	x25, [x21, x20, lsl #3]
  40e250:	sxtw	x24, w20
  40e254:	cbz	x25, 40e278 <ferror@plt+0xb7d8>
  40e258:	mov	x1, x23
  40e25c:	mov	x0, x25
  40e260:	bl	402770 <strcmp@plt>
  40e264:	cbnz	w0, 40e278 <ferror@plt+0xb7d8>
  40e268:	add	x19, x19, #0x5a0
  40e26c:	str	w20, [x22]
  40e270:	stp	x25, x24, [x19, #32]
  40e274:	b	40e1fc <ferror@plt+0xb75c>
  40e278:	add	x20, x20, #0x1
  40e27c:	cmp	x20, #0x100
  40e280:	b.ne	40e24c <ferror@plt+0xb7ac>  // b.any
  40e284:	add	x1, sp, #0x58
  40e288:	mov	x0, x23
  40e28c:	add	x19, x19, #0x5a0
  40e290:	mov	w2, #0x0                   	// #0
  40e294:	bl	402390 <strtoul@plt>
  40e298:	ldr	x1, [sp, #88]
  40e29c:	str	x0, [x19, #40]
  40e2a0:	cbz	x1, 40e2c8 <ferror@plt+0xb828>
  40e2a4:	cmp	x1, x23
  40e2a8:	b.eq	40e2c8 <ferror@plt+0xb828>  // b.none
  40e2ac:	ldrb	w1, [x1]
  40e2b0:	cbnz	w1, 40e2c8 <ferror@plt+0xb828>
  40e2b4:	cmp	x0, #0xff
  40e2b8:	b.hi	40e2c8 <ferror@plt+0xb828>  // b.pmore
  40e2bc:	str	w0, [x22]
  40e2c0:	mov	w0, #0x0                   	// #0
  40e2c4:	b	40e1fc <ferror@plt+0xb75c>
  40e2c8:	mov	w0, #0xffffffff            	// #-1
  40e2cc:	b	40e1fc <ferror@plt+0xb75c>
  40e2d0:	stp	x29, x30, [sp, #-64]!
  40e2d4:	cmp	w0, #0xff
  40e2d8:	mov	x29, sp
  40e2dc:	stp	x19, x20, [sp, #16]
  40e2e0:	mov	w20, w0
  40e2e4:	stp	x21, x22, [sp, #32]
  40e2e8:	mov	x21, x1
  40e2ec:	mov	w22, w2
  40e2f0:	str	x23, [sp, #48]
  40e2f4:	b.hi	40e308 <ferror@plt+0xb868>  // b.pmore
  40e2f8:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40e2fc:	ldr	x0, [x0, #4008]
  40e300:	ldr	w0, [x0]
  40e304:	cbz	w0, 40e338 <ferror@plt+0xb898>
  40e308:	mov	w3, w20
  40e30c:	sxtw	x1, w22
  40e310:	mov	x0, x21
  40e314:	adrp	x2, 413000 <ferror@plt+0x10560>
  40e318:	add	x2, x2, #0xd2d
  40e31c:	bl	402510 <snprintf@plt>
  40e320:	mov	x0, x21
  40e324:	ldp	x19, x20, [sp, #16]
  40e328:	ldp	x21, x22, [sp, #32]
  40e32c:	ldr	x23, [sp, #48]
  40e330:	ldp	x29, x30, [sp], #64
  40e334:	ret
  40e338:	adrp	x4, 42d000 <in6addr_any@@GLIBC_2.17+0x1288>
  40e33c:	add	x1, x4, #0x668
  40e340:	add	x1, x1, #0x700
  40e344:	sxtw	x23, w20
  40e348:	mov	x19, x4
  40e34c:	ldr	x0, [x1, x23, lsl #3]
  40e350:	cbnz	x0, 40e378 <ferror@plt+0xb8d8>
  40e354:	adrp	x0, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e358:	add	x0, x0, #0x5a0
  40e35c:	ldr	w2, [x0, #48]
  40e360:	cbnz	w2, 40e378 <ferror@plt+0xb8d8>
  40e364:	mov	w2, #0x1                   	// #1
  40e368:	str	w2, [x0, #48]
  40e36c:	adrp	x0, 416000 <ferror@plt+0x13560>
  40e370:	add	x0, x0, #0xa6f
  40e374:	bl	40dbac <ferror@plt+0xb10c>
  40e378:	add	x4, x19, #0x668
  40e37c:	add	x4, x4, #0x700
  40e380:	ldr	x0, [x4, x23, lsl #3]
  40e384:	cbnz	x0, 40e324 <ferror@plt+0xb884>
  40e388:	b	40e308 <ferror@plt+0xb868>
  40e38c:	stp	x29, x30, [sp, #-96]!
  40e390:	mov	x29, sp
  40e394:	stp	x19, x20, [sp, #16]
  40e398:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e39c:	add	x20, x19, #0x5a0
  40e3a0:	stp	x21, x22, [sp, #32]
  40e3a4:	mov	x22, x0
  40e3a8:	ldr	x0, [x20, #56]
  40e3ac:	stp	x23, x24, [sp, #48]
  40e3b0:	mov	x23, x1
  40e3b4:	str	x25, [sp, #64]
  40e3b8:	cbz	x0, 40e3e4 <ferror@plt+0xb944>
  40e3bc:	bl	402770 <strcmp@plt>
  40e3c0:	cbnz	w0, 40e3e4 <ferror@plt+0xb944>
  40e3c4:	ldr	x1, [x20, #64]
  40e3c8:	str	w1, [x22]
  40e3cc:	ldp	x19, x20, [sp, #16]
  40e3d0:	ldp	x21, x22, [sp, #32]
  40e3d4:	ldp	x23, x24, [sp, #48]
  40e3d8:	ldr	x25, [sp, #64]
  40e3dc:	ldp	x29, x30, [sp], #96
  40e3e0:	ret
  40e3e4:	add	x0, x19, #0x5a0
  40e3e8:	adrp	x21, 42d000 <in6addr_any@@GLIBC_2.17+0x1288>
  40e3ec:	ldr	w1, [x0, #48]
  40e3f0:	cbnz	w1, 40e410 <ferror@plt+0xb970>
  40e3f4:	mov	w1, #0x1                   	// #1
  40e3f8:	str	w1, [x0, #48]
  40e3fc:	add	x1, x21, #0x668
  40e400:	adrp	x0, 416000 <ferror@plt+0x13560>
  40e404:	add	x1, x1, #0x700
  40e408:	add	x0, x0, #0xa6f
  40e40c:	bl	40dbac <ferror@plt+0xb10c>
  40e410:	add	x21, x21, #0x668
  40e414:	mov	x20, #0x0                   	// #0
  40e418:	add	x21, x21, #0x700
  40e41c:	ldr	x25, [x21, x20, lsl #3]
  40e420:	sxtw	x24, w20
  40e424:	cbz	x25, 40e448 <ferror@plt+0xb9a8>
  40e428:	mov	x1, x23
  40e42c:	mov	x0, x25
  40e430:	bl	402770 <strcmp@plt>
  40e434:	cbnz	w0, 40e448 <ferror@plt+0xb9a8>
  40e438:	add	x19, x19, #0x5a0
  40e43c:	str	w20, [x22]
  40e440:	stp	x25, x24, [x19, #56]
  40e444:	b	40e3cc <ferror@plt+0xb92c>
  40e448:	add	x20, x20, #0x1
  40e44c:	cmp	x20, #0x100
  40e450:	b.ne	40e41c <ferror@plt+0xb97c>  // b.any
  40e454:	add	x1, sp, #0x58
  40e458:	mov	x0, x23
  40e45c:	add	x19, x19, #0x5a0
  40e460:	mov	w2, #0x0                   	// #0
  40e464:	bl	402390 <strtoul@plt>
  40e468:	ldr	x1, [sp, #88]
  40e46c:	str	x0, [x19, #64]
  40e470:	cbz	x1, 40e498 <ferror@plt+0xb9f8>
  40e474:	cmp	x1, x23
  40e478:	b.eq	40e498 <ferror@plt+0xb9f8>  // b.none
  40e47c:	ldrb	w1, [x1]
  40e480:	cbnz	w1, 40e498 <ferror@plt+0xb9f8>
  40e484:	cmp	x0, #0xff
  40e488:	b.hi	40e498 <ferror@plt+0xb9f8>  // b.pmore
  40e48c:	str	w0, [x22]
  40e490:	mov	w0, #0x0                   	// #0
  40e494:	b	40e3cc <ferror@plt+0xb92c>
  40e498:	mov	w0, #0xffffffff            	// #-1
  40e49c:	b	40e3cc <ferror@plt+0xb92c>
  40e4a0:	stp	x29, x30, [sp, #-48]!
  40e4a4:	mov	x29, sp
  40e4a8:	stp	x19, x20, [sp, #16]
  40e4ac:	mov	w20, w0
  40e4b0:	adrp	x0, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e4b4:	str	x21, [sp, #32]
  40e4b8:	mov	x19, x1
  40e4bc:	ldr	w0, [x0, #1444]
  40e4c0:	mov	w21, w2
  40e4c4:	cbnz	w0, 40e4cc <ferror@plt+0xba2c>
  40e4c8:	bl	40de54 <ferror@plt+0xb3b4>
  40e4cc:	adrp	x0, 42c000 <memcpy@GLIBC_2.17>
  40e4d0:	add	x0, x0, #0x568
  40e4d4:	and	x1, x20, #0xff
  40e4d8:	add	x0, x0, #0x800
  40e4dc:	ldr	x4, [x0, x1, lsl #3]
  40e4e0:	cbz	x4, 40e4f0 <ferror@plt+0xba50>
  40e4e4:	ldr	w0, [x4, #16]
  40e4e8:	cmp	w0, w20
  40e4ec:	b.ne	40e51c <ferror@plt+0xba7c>  // b.any
  40e4f0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40e4f4:	ldr	x0, [x0, #4008]
  40e4f8:	ldr	w0, [x0]
  40e4fc:	cbnz	w0, 40e524 <ferror@plt+0xba84>
  40e500:	cbz	x4, 40e524 <ferror@plt+0xba84>
  40e504:	ldr	x19, [x4, #8]
  40e508:	mov	x0, x19
  40e50c:	ldp	x19, x20, [sp, #16]
  40e510:	ldr	x21, [sp, #32]
  40e514:	ldp	x29, x30, [sp], #48
  40e518:	ret
  40e51c:	ldr	x4, [x4]
  40e520:	b	40e4e0 <ferror@plt+0xba40>
  40e524:	mov	w3, w20
  40e528:	sxtw	x1, w21
  40e52c:	mov	x0, x19
  40e530:	adrp	x2, 414000 <ferror@plt+0x11560>
  40e534:	add	x2, x2, #0x937
  40e538:	bl	402510 <snprintf@plt>
  40e53c:	b	40e508 <ferror@plt+0xba68>
  40e540:	stp	x29, x30, [sp, #-96]!
  40e544:	mov	x29, sp
  40e548:	stp	x19, x20, [sp, #16]
  40e54c:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e550:	mov	x20, x0
  40e554:	stp	x21, x22, [sp, #32]
  40e558:	add	x21, x19, #0x5a0
  40e55c:	mov	x22, x1
  40e560:	stp	x23, x24, [sp, #48]
  40e564:	ldr	x0, [x21, #72]
  40e568:	str	x25, [sp, #64]
  40e56c:	cbz	x0, 40e584 <ferror@plt+0xbae4>
  40e570:	bl	402770 <strcmp@plt>
  40e574:	cbnz	w0, 40e584 <ferror@plt+0xbae4>
  40e578:	ldr	x1, [x21, #80]
  40e57c:	str	w1, [x20]
  40e580:	b	40e62c <ferror@plt+0xbb8c>
  40e584:	add	x0, x19, #0x5a0
  40e588:	ldr	w0, [x0, #4]
  40e58c:	cbnz	w0, 40e594 <ferror@plt+0xbaf4>
  40e590:	bl	40de54 <ferror@plt+0xb3b4>
  40e594:	adrp	x23, 42c000 <memcpy@GLIBC_2.17>
  40e598:	add	x23, x23, #0x568
  40e59c:	add	x23, x23, #0x800
  40e5a0:	mov	x24, #0x0                   	// #0
  40e5a4:	ldr	x21, [x23, x24, lsl #3]
  40e5a8:	cbz	x21, 40e5e4 <ferror@plt+0xbb44>
  40e5ac:	ldr	x25, [x21, #8]
  40e5b0:	mov	x1, x22
  40e5b4:	mov	x0, x25
  40e5b8:	bl	402770 <strcmp@plt>
  40e5bc:	cbnz	w0, 40e5d4 <ferror@plt+0xbb34>
  40e5c0:	add	x19, x19, #0x5a0
  40e5c4:	ldr	w1, [x21, #16]
  40e5c8:	mov	w2, w1
  40e5cc:	stp	x25, x2, [x19, #72]
  40e5d0:	b	40e57c <ferror@plt+0xbadc>
  40e5d4:	ldr	x21, [x21]
  40e5d8:	b	40e5a8 <ferror@plt+0xbb08>
  40e5dc:	mov	w0, #0xffffffff            	// #-1
  40e5e0:	b	40e62c <ferror@plt+0xbb8c>
  40e5e4:	add	x24, x24, #0x1
  40e5e8:	cmp	x24, #0x100
  40e5ec:	b.ne	40e5a4 <ferror@plt+0xbb04>  // b.any
  40e5f0:	add	x1, sp, #0x58
  40e5f4:	mov	x0, x22
  40e5f8:	mov	w2, #0x0                   	// #0
  40e5fc:	bl	402390 <strtoul@plt>
  40e600:	ldr	x1, [sp, #88]
  40e604:	cbz	x1, 40e5dc <ferror@plt+0xbb3c>
  40e608:	cmp	x1, x22
  40e60c:	b.eq	40e5dc <ferror@plt+0xbb3c>  // b.none
  40e610:	ldrb	w1, [x1]
  40e614:	cbnz	w1, 40e5dc <ferror@plt+0xbb3c>
  40e618:	mov	x1, #0xffffffff            	// #4294967295
  40e61c:	cmp	x0, x1
  40e620:	b.hi	40e5dc <ferror@plt+0xbb3c>  // b.pmore
  40e624:	str	w0, [x20]
  40e628:	mov	w0, #0x0                   	// #0
  40e62c:	ldp	x19, x20, [sp, #16]
  40e630:	ldp	x21, x22, [sp, #32]
  40e634:	ldp	x23, x24, [sp, #48]
  40e638:	ldr	x25, [sp, #64]
  40e63c:	ldp	x29, x30, [sp], #96
  40e640:	ret
  40e644:	stp	x29, x30, [sp, #-64]!
  40e648:	cmp	w0, #0xff
  40e64c:	mov	x29, sp
  40e650:	stp	x19, x20, [sp, #16]
  40e654:	mov	x20, x1
  40e658:	stp	x21, x22, [sp, #32]
  40e65c:	mov	w21, w0
  40e660:	mov	w22, w2
  40e664:	str	x23, [sp, #48]
  40e668:	b.ls	40e69c <ferror@plt+0xbbfc>  // b.plast
  40e66c:	adrp	x2, 413000 <ferror@plt+0x10560>
  40e670:	mov	w3, w0
  40e674:	add	x2, x2, #0xd2d
  40e678:	sxtw	x1, w22
  40e67c:	mov	x0, x20
  40e680:	bl	402510 <snprintf@plt>
  40e684:	mov	x0, x20
  40e688:	ldp	x19, x20, [sp, #16]
  40e68c:	ldp	x21, x22, [sp, #32]
  40e690:	ldr	x23, [sp, #48]
  40e694:	ldp	x29, x30, [sp], #64
  40e698:	ret
  40e69c:	adrp	x4, 42d000 <in6addr_any@@GLIBC_2.17+0x1288>
  40e6a0:	add	x1, x4, #0x668
  40e6a4:	add	x1, x1, #0xf00
  40e6a8:	sxtw	x23, w0
  40e6ac:	mov	x19, x4
  40e6b0:	ldr	x0, [x1, x23, lsl #3]
  40e6b4:	cbnz	x0, 40e6dc <ferror@plt+0xbc3c>
  40e6b8:	adrp	x0, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e6bc:	add	x0, x0, #0x5a0
  40e6c0:	ldr	w2, [x0, #88]
  40e6c4:	cbnz	w2, 40e6dc <ferror@plt+0xbc3c>
  40e6c8:	mov	w2, #0x1                   	// #1
  40e6cc:	str	w2, [x0, #88]
  40e6d0:	adrp	x0, 416000 <ferror@plt+0x13560>
  40e6d4:	add	x0, x0, #0xa87
  40e6d8:	bl	40dbac <ferror@plt+0xb10c>
  40e6dc:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40e6e0:	ldr	x0, [x0, #4008]
  40e6e4:	ldr	w0, [x0]
  40e6e8:	cbnz	w0, 40e6fc <ferror@plt+0xbc5c>
  40e6ec:	add	x4, x19, #0x668
  40e6f0:	add	x4, x4, #0xf00
  40e6f4:	ldr	x0, [x4, x23, lsl #3]
  40e6f8:	cbnz	x0, 40e688 <ferror@plt+0xbbe8>
  40e6fc:	adrp	x2, 416000 <ferror@plt+0x13560>
  40e700:	mov	w3, w21
  40e704:	add	x2, x2, #0xaa0
  40e708:	b	40e678 <ferror@plt+0xbbd8>
  40e70c:	stp	x29, x30, [sp, #-96]!
  40e710:	mov	x29, sp
  40e714:	stp	x19, x20, [sp, #16]
  40e718:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e71c:	add	x20, x19, #0x5a0
  40e720:	stp	x21, x22, [sp, #32]
  40e724:	mov	x22, x0
  40e728:	ldr	x0, [x20, #96]
  40e72c:	stp	x23, x24, [sp, #48]
  40e730:	mov	x23, x1
  40e734:	str	x25, [sp, #64]
  40e738:	cbz	x0, 40e764 <ferror@plt+0xbcc4>
  40e73c:	bl	402770 <strcmp@plt>
  40e740:	cbnz	w0, 40e764 <ferror@plt+0xbcc4>
  40e744:	ldr	x1, [x20, #104]
  40e748:	str	w1, [x22]
  40e74c:	ldp	x19, x20, [sp, #16]
  40e750:	ldp	x21, x22, [sp, #32]
  40e754:	ldp	x23, x24, [sp, #48]
  40e758:	ldr	x25, [sp, #64]
  40e75c:	ldp	x29, x30, [sp], #96
  40e760:	ret
  40e764:	add	x0, x19, #0x5a0
  40e768:	adrp	x21, 42d000 <in6addr_any@@GLIBC_2.17+0x1288>
  40e76c:	ldr	w1, [x0, #88]
  40e770:	cbnz	w1, 40e790 <ferror@plt+0xbcf0>
  40e774:	mov	w1, #0x1                   	// #1
  40e778:	str	w1, [x0, #88]
  40e77c:	add	x1, x21, #0x668
  40e780:	adrp	x0, 416000 <ferror@plt+0x13560>
  40e784:	add	x1, x1, #0xf00
  40e788:	add	x0, x0, #0xa87
  40e78c:	bl	40dbac <ferror@plt+0xb10c>
  40e790:	add	x21, x21, #0x668
  40e794:	mov	x20, #0x0                   	// #0
  40e798:	add	x21, x21, #0xf00
  40e79c:	ldr	x25, [x21, x20, lsl #3]
  40e7a0:	sxtw	x24, w20
  40e7a4:	cbz	x25, 40e7c8 <ferror@plt+0xbd28>
  40e7a8:	mov	x1, x23
  40e7ac:	mov	x0, x25
  40e7b0:	bl	402770 <strcmp@plt>
  40e7b4:	cbnz	w0, 40e7c8 <ferror@plt+0xbd28>
  40e7b8:	add	x19, x19, #0x5a0
  40e7bc:	str	w20, [x22]
  40e7c0:	stp	x25, x24, [x19, #96]
  40e7c4:	b	40e74c <ferror@plt+0xbcac>
  40e7c8:	add	x20, x20, #0x1
  40e7cc:	cmp	x20, #0x100
  40e7d0:	b.ne	40e79c <ferror@plt+0xbcfc>  // b.any
  40e7d4:	add	x1, sp, #0x58
  40e7d8:	mov	x0, x23
  40e7dc:	add	x19, x19, #0x5a0
  40e7e0:	mov	w2, #0x10                  	// #16
  40e7e4:	bl	402390 <strtoul@plt>
  40e7e8:	ldr	x1, [sp, #88]
  40e7ec:	str	x0, [x19, #104]
  40e7f0:	cbz	x1, 40e818 <ferror@plt+0xbd78>
  40e7f4:	cmp	x1, x23
  40e7f8:	b.eq	40e818 <ferror@plt+0xbd78>  // b.none
  40e7fc:	ldrb	w1, [x1]
  40e800:	cbnz	w1, 40e818 <ferror@plt+0xbd78>
  40e804:	cmp	x0, #0xff
  40e808:	b.hi	40e818 <ferror@plt+0xbd78>  // b.pmore
  40e80c:	str	w0, [x22]
  40e810:	mov	w0, #0x0                   	// #0
  40e814:	b	40e74c <ferror@plt+0xbcac>
  40e818:	mov	w0, #0xffffffff            	// #-1
  40e81c:	b	40e74c <ferror@plt+0xbcac>
  40e820:	stp	x29, x30, [sp, #-96]!
  40e824:	mov	x29, sp
  40e828:	stp	x19, x20, [sp, #16]
  40e82c:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e830:	add	x20, x19, #0x5a0
  40e834:	stp	x21, x22, [sp, #32]
  40e838:	mov	x21, x0
  40e83c:	ldr	x0, [x20, #112]
  40e840:	stp	x23, x24, [sp, #48]
  40e844:	mov	x23, x1
  40e848:	str	x25, [sp, #64]
  40e84c:	cbz	x0, 40e864 <ferror@plt+0xbdc4>
  40e850:	bl	402770 <strcmp@plt>
  40e854:	cbnz	w0, 40e864 <ferror@plt+0xbdc4>
  40e858:	ldr	x1, [x20, #120]
  40e85c:	str	w1, [x21]
  40e860:	b	40e91c <ferror@plt+0xbe7c>
  40e864:	add	x0, x19, #0x5a0
  40e868:	adrp	x20, 42e000 <in6addr_any@@GLIBC_2.17+0x2288>
  40e86c:	ldr	w1, [x0, #128]
  40e870:	cbnz	w1, 40e890 <ferror@plt+0xbdf0>
  40e874:	mov	w1, #0x1                   	// #1
  40e878:	str	w1, [x0, #128]
  40e87c:	add	x1, x20, #0x768
  40e880:	adrp	x0, 416000 <ferror@plt+0x13560>
  40e884:	add	x1, x1, #0x600
  40e888:	add	x0, x0, #0xaa7
  40e88c:	bl	40dd64 <ferror@plt+0xb2c4>
  40e890:	add	x20, x20, #0x768
  40e894:	mov	x24, #0x0                   	// #0
  40e898:	add	x20, x20, #0x600
  40e89c:	ldr	x22, [x20, x24, lsl #3]
  40e8a0:	cbz	x22, 40e8dc <ferror@plt+0xbe3c>
  40e8a4:	ldr	x25, [x22, #8]
  40e8a8:	mov	x1, x23
  40e8ac:	mov	x0, x25
  40e8b0:	bl	402770 <strcmp@plt>
  40e8b4:	cbnz	w0, 40e8cc <ferror@plt+0xbe2c>
  40e8b8:	add	x19, x19, #0x5a0
  40e8bc:	ldr	w1, [x22, #16]
  40e8c0:	mov	w2, w1
  40e8c4:	stp	x25, x2, [x19, #112]
  40e8c8:	b	40e85c <ferror@plt+0xbdbc>
  40e8cc:	ldr	x22, [x22]
  40e8d0:	b	40e8a0 <ferror@plt+0xbe00>
  40e8d4:	mov	w0, #0xffffffff            	// #-1
  40e8d8:	b	40e91c <ferror@plt+0xbe7c>
  40e8dc:	add	x24, x24, #0x1
  40e8e0:	cmp	x24, #0x100
  40e8e4:	b.ne	40e89c <ferror@plt+0xbdfc>  // b.any
  40e8e8:	add	x1, sp, #0x58
  40e8ec:	mov	x0, x23
  40e8f0:	mov	w2, #0x0                   	// #0
  40e8f4:	bl	402790 <strtol@plt>
  40e8f8:	ldr	x1, [sp, #88]
  40e8fc:	cbz	x1, 40e8d4 <ferror@plt+0xbe34>
  40e900:	cmp	x1, x23
  40e904:	b.eq	40e8d4 <ferror@plt+0xbe34>  // b.none
  40e908:	ldrb	w1, [x1]
  40e90c:	cbnz	w1, 40e8d4 <ferror@plt+0xbe34>
  40e910:	tbnz	w0, #31, 40e8d4 <ferror@plt+0xbe34>
  40e914:	str	w0, [x21]
  40e918:	mov	w0, #0x0                   	// #0
  40e91c:	ldp	x19, x20, [sp, #16]
  40e920:	ldp	x21, x22, [sp, #32]
  40e924:	ldp	x23, x24, [sp, #48]
  40e928:	ldr	x25, [sp, #64]
  40e92c:	ldp	x29, x30, [sp], #96
  40e930:	ret
  40e934:	stp	x29, x30, [sp, #-48]!
  40e938:	mov	x29, sp
  40e93c:	stp	x19, x20, [sp, #16]
  40e940:	mov	w20, w0
  40e944:	adrp	x0, 433000 <stdin@@GLIBC_2.17+0x3208>
  40e948:	add	x0, x0, #0x5a0
  40e94c:	mov	x19, x1
  40e950:	ldr	w1, [x0, #128]
  40e954:	str	x21, [sp, #32]
  40e958:	mov	w21, w2
  40e95c:	cbnz	w1, 40e980 <ferror@plt+0xbee0>
  40e960:	mov	w1, #0x1                   	// #1
  40e964:	str	w1, [x0, #128]
  40e968:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x2288>
  40e96c:	add	x1, x1, #0x768
  40e970:	adrp	x0, 416000 <ferror@plt+0x13560>
  40e974:	add	x1, x1, #0x600
  40e978:	add	x0, x0, #0xaa7
  40e97c:	bl	40dd64 <ferror@plt+0xb2c4>
  40e980:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40e984:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x2288>
  40e988:	add	x1, x1, #0x768
  40e98c:	ldr	x0, [x0, #4008]
  40e990:	add	x1, x1, #0x600
  40e994:	ldr	w2, [x0]
  40e998:	mov	x0, #0x0                   	// #0
  40e99c:	cbz	w2, 40e9c8 <ferror@plt+0xbf28>
  40e9a0:	mov	w3, w20
  40e9a4:	sxtw	x1, w21
  40e9a8:	mov	x0, x19
  40e9ac:	adrp	x2, 413000 <ferror@plt+0x10560>
  40e9b0:	add	x2, x2, #0xd2d
  40e9b4:	bl	402510 <snprintf@plt>
  40e9b8:	b	40e9e4 <ferror@plt+0xbf44>
  40e9bc:	ldr	x4, [x1, x0, lsl #3]
  40e9c0:	cbnz	x4, 40e9d4 <ferror@plt+0xbf34>
  40e9c4:	add	x0, x0, #0x1
  40e9c8:	cmp	x0, #0x100
  40e9cc:	b.ne	40e9bc <ferror@plt+0xbf1c>  // b.any
  40e9d0:	b	40e9a0 <ferror@plt+0xbf00>
  40e9d4:	ldr	w2, [x4, #16]
  40e9d8:	cmp	w2, w20
  40e9dc:	b.ne	40e9f8 <ferror@plt+0xbf58>  // b.any
  40e9e0:	ldr	x19, [x4, #8]
  40e9e4:	mov	x0, x19
  40e9e8:	ldp	x19, x20, [sp, #16]
  40e9ec:	ldr	x21, [sp, #32]
  40e9f0:	ldp	x29, x30, [sp], #48
  40e9f4:	ret
  40e9f8:	ldr	x4, [x4]
  40e9fc:	b	40e9c0 <ferror@plt+0xbf20>
  40ea00:	stp	x29, x30, [sp, #-48]!
  40ea04:	cmp	w0, #0xff
  40ea08:	mov	x29, sp
  40ea0c:	stp	x19, x20, [sp, #16]
  40ea10:	mov	w20, w0
  40ea14:	mov	x19, x1
  40ea18:	stp	x21, x22, [sp, #32]
  40ea1c:	mov	w22, w2
  40ea20:	b.hi	40ea34 <ferror@plt+0xbf94>  // b.pmore
  40ea24:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40ea28:	ldr	x0, [x0, #4008]
  40ea2c:	ldr	w0, [x0]
  40ea30:	cbz	w0, 40ea60 <ferror@plt+0xbfc0>
  40ea34:	adrp	x2, 413000 <ferror@plt+0x10560>
  40ea38:	mov	w3, w20
  40ea3c:	add	x2, x2, #0xd2d
  40ea40:	sxtw	x1, w22
  40ea44:	mov	x0, x19
  40ea48:	bl	402510 <snprintf@plt>
  40ea4c:	mov	x0, x19
  40ea50:	ldp	x19, x20, [sp, #16]
  40ea54:	ldp	x21, x22, [sp, #32]
  40ea58:	ldp	x29, x30, [sp], #48
  40ea5c:	ret
  40ea60:	adrp	x0, 433000 <stdin@@GLIBC_2.17+0x3208>
  40ea64:	add	x0, x0, #0x5a0
  40ea68:	adrp	x21, 42e000 <in6addr_any@@GLIBC_2.17+0x2288>
  40ea6c:	ldr	w1, [x0, #132]
  40ea70:	cbnz	w1, 40ea90 <ferror@plt+0xbff0>
  40ea74:	mov	w1, #0x1                   	// #1
  40ea78:	str	w1, [x0, #132]
  40ea7c:	add	x1, x21, #0x768
  40ea80:	adrp	x0, 416000 <ferror@plt+0x13560>
  40ea84:	add	x1, x1, #0xe00
  40ea88:	add	x0, x0, #0xabb
  40ea8c:	bl	40dbac <ferror@plt+0xb10c>
  40ea90:	add	x21, x21, #0x768
  40ea94:	add	x21, x21, #0xe00
  40ea98:	ldr	x0, [x21, w20, sxtw #3]
  40ea9c:	cbnz	x0, 40ea50 <ferror@plt+0xbfb0>
  40eaa0:	adrp	x2, 414000 <ferror@plt+0x11560>
  40eaa4:	mov	w3, w20
  40eaa8:	add	x2, x2, #0x937
  40eaac:	b	40ea40 <ferror@plt+0xbfa0>
  40eab0:	stp	x29, x30, [sp, #-96]!
  40eab4:	mov	x29, sp
  40eab8:	stp	x19, x20, [sp, #16]
  40eabc:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40eac0:	add	x20, x19, #0x5a0
  40eac4:	stp	x21, x22, [sp, #32]
  40eac8:	mov	x22, x0
  40eacc:	ldr	x0, [x20, #136]
  40ead0:	stp	x23, x24, [sp, #48]
  40ead4:	mov	x23, x1
  40ead8:	str	x25, [sp, #64]
  40eadc:	cbz	x0, 40eb08 <ferror@plt+0xc068>
  40eae0:	bl	402770 <strcmp@plt>
  40eae4:	cbnz	w0, 40eb08 <ferror@plt+0xc068>
  40eae8:	ldr	x1, [x20, #144]
  40eaec:	str	w1, [x22]
  40eaf0:	ldp	x19, x20, [sp, #16]
  40eaf4:	ldp	x21, x22, [sp, #32]
  40eaf8:	ldp	x23, x24, [sp, #48]
  40eafc:	ldr	x25, [sp, #64]
  40eb00:	ldp	x29, x30, [sp], #96
  40eb04:	ret
  40eb08:	add	x0, x19, #0x5a0
  40eb0c:	adrp	x21, 42e000 <in6addr_any@@GLIBC_2.17+0x2288>
  40eb10:	ldr	w1, [x0, #132]
  40eb14:	cbnz	w1, 40eb34 <ferror@plt+0xc094>
  40eb18:	mov	w1, #0x1                   	// #1
  40eb1c:	str	w1, [x0, #132]
  40eb20:	add	x1, x21, #0x768
  40eb24:	adrp	x0, 416000 <ferror@plt+0x13560>
  40eb28:	add	x1, x1, #0xe00
  40eb2c:	add	x0, x0, #0xabb
  40eb30:	bl	40dbac <ferror@plt+0xb10c>
  40eb34:	add	x21, x21, #0x768
  40eb38:	mov	x20, #0x0                   	// #0
  40eb3c:	add	x21, x21, #0xe00
  40eb40:	ldr	x25, [x21, x20, lsl #3]
  40eb44:	sxtw	x24, w20
  40eb48:	cbz	x25, 40eb6c <ferror@plt+0xc0cc>
  40eb4c:	mov	x1, x23
  40eb50:	mov	x0, x25
  40eb54:	bl	402770 <strcmp@plt>
  40eb58:	cbnz	w0, 40eb6c <ferror@plt+0xc0cc>
  40eb5c:	add	x19, x19, #0x5a0
  40eb60:	str	w20, [x22]
  40eb64:	stp	x25, x24, [x19, #136]
  40eb68:	b	40eaf0 <ferror@plt+0xc050>
  40eb6c:	add	x20, x20, #0x1
  40eb70:	cmp	x20, #0x100
  40eb74:	b.ne	40eb40 <ferror@plt+0xc0a0>  // b.any
  40eb78:	add	x1, sp, #0x58
  40eb7c:	mov	x0, x23
  40eb80:	add	x19, x19, #0x5a0
  40eb84:	mov	w2, #0x0                   	// #0
  40eb88:	bl	402390 <strtoul@plt>
  40eb8c:	ldr	x1, [sp, #88]
  40eb90:	str	x0, [x19, #144]
  40eb94:	cbz	x1, 40ebbc <ferror@plt+0xc11c>
  40eb98:	cmp	x1, x23
  40eb9c:	b.eq	40ebbc <ferror@plt+0xc11c>  // b.none
  40eba0:	ldrb	w1, [x1]
  40eba4:	cbnz	w1, 40ebbc <ferror@plt+0xc11c>
  40eba8:	cmp	x0, #0xff
  40ebac:	b.hi	40ebbc <ferror@plt+0xc11c>  // b.pmore
  40ebb0:	str	w0, [x22]
  40ebb4:	mov	w0, #0x0                   	// #0
  40ebb8:	b	40eaf0 <ferror@plt+0xc050>
  40ebbc:	mov	w0, #0xffffffff            	// #-1
  40ebc0:	b	40eaf0 <ferror@plt+0xc050>
  40ebc4:	ldp	x1, x0, [x0]
  40ebc8:	str	x1, [x0]
  40ebcc:	cbz	x1, 40ebd4 <ferror@plt+0xc134>
  40ebd0:	str	x0, [x1, #8]
  40ebd4:	ret
  40ebd8:	mov	w1, w0
  40ebdc:	adrp	x0, 435000 <stdin@@GLIBC_2.17+0x5208>
  40ebe0:	and	x2, x1, #0x3ff
  40ebe4:	add	x0, x0, #0x660
  40ebe8:	ldr	x0, [x0, x2, lsl #3]
  40ebec:	cbnz	x0, 40ebf4 <ferror@plt+0xc154>
  40ebf0:	ret
  40ebf4:	ldr	w2, [x0, #36]
  40ebf8:	cmp	w2, w1
  40ebfc:	b.eq	40ebf0 <ferror@plt+0xc150>  // b.none
  40ec00:	ldr	x0, [x0]
  40ec04:	b	40ebec <ferror@plt+0xc14c>
  40ec08:	stp	x29, x30, [sp, #-32]!
  40ec0c:	mov	x29, sp
  40ec10:	ldr	x2, [x0, #48]
  40ec14:	stp	x19, x20, [sp, #16]
  40ec18:	mov	x20, x0
  40ec1c:	ldr	x19, [x2], #-48
  40ec20:	sub	x19, x19, #0x30
  40ec24:	cmp	x2, x20
  40ec28:	b.ne	40ec38 <ferror@plt+0xc198>  // b.any
  40ec2c:	ldp	x19, x20, [sp, #16]
  40ec30:	ldp	x29, x30, [sp], #32
  40ec34:	ret
  40ec38:	add	x0, x2, #0x10
  40ec3c:	bl	40ebc4 <ferror@plt+0xc124>
  40ec40:	ldp	x1, x0, [x2, #48]
  40ec44:	str	x0, [x1, #8]
  40ec48:	str	x1, [x0]
  40ec4c:	mov	x0, x2
  40ec50:	bl	4027f0 <free@plt>
  40ec54:	ldr	x0, [x19, #48]
  40ec58:	mov	x2, x19
  40ec5c:	sub	x19, x0, #0x30
  40ec60:	b	40ec24 <ferror@plt+0xc184>
  40ec64:	mov	x1, x0
  40ec68:	mov	w0, #0x1505                	// #5381
  40ec6c:	ldrb	w2, [x1]
  40ec70:	cbnz	w2, 40ec78 <ferror@plt+0xc1d8>
  40ec74:	ret
  40ec78:	add	w2, w2, w0, lsl #5
  40ec7c:	add	x1, x1, #0x1
  40ec80:	add	w0, w0, w2
  40ec84:	b	40ec6c <ferror@plt+0xc1cc>
  40ec88:	stp	x29, x30, [sp, #-64]!
  40ec8c:	mov	x29, sp
  40ec90:	stp	x19, x20, [sp, #16]
  40ec94:	mov	x20, x2
  40ec98:	stp	x21, x22, [sp, #32]
  40ec9c:	mov	x22, x1
  40eca0:	str	x23, [sp, #48]
  40eca4:	mov	x23, x0
  40eca8:	mov	x0, x1
  40ecac:	bl	4023a0 <strlen@plt>
  40ecb0:	add	x0, x0, #0x41
  40ecb4:	bl	402580 <malloc@plt>
  40ecb8:	mov	x19, x0
  40ecbc:	cbz	x0, 40ed40 <ferror@plt+0xc2a0>
  40ecc0:	ldr	w21, [x23, #4]
  40ecc4:	mov	x1, x22
  40ecc8:	add	x0, x0, #0x40
  40eccc:	str	w21, [x19, #36]
  40ecd0:	bl	4028b0 <strcpy@plt>
  40ecd4:	ldrh	w0, [x23, #2]
  40ecd8:	add	x1, x19, #0x30
  40ecdc:	strh	w0, [x19, #40]
  40ece0:	ldr	w0, [x23, #8]
  40ece4:	str	w0, [x19, #32]
  40ece8:	cbz	x20, 40ed58 <ferror@plt+0xc2b8>
  40ecec:	ldr	x0, [x20, #56]
  40ecf0:	add	x20, x20, #0x30
  40ecf4:	str	x1, [x20, #8]
  40ecf8:	str	x20, [x19, #48]
  40ecfc:	str	x0, [x19, #56]
  40ed00:	str	x1, [x0]
  40ed04:	mov	x0, x22
  40ed08:	bl	40ec64 <ferror@plt+0xc1c4>
  40ed0c:	adrp	x1, 433000 <stdin@@GLIBC_2.17+0x3208>
  40ed10:	and	x3, x0, #0x3ff
  40ed14:	add	x2, x1, #0x660
  40ed18:	ubfiz	x0, x0, #3, #10
  40ed1c:	add	x0, x0, x2
  40ed20:	add	x4, x19, #0x10
  40ed24:	ldr	x2, [x2, x3, lsl #3]
  40ed28:	str	x2, [x19, #16]
  40ed2c:	cbz	x2, 40ed34 <ferror@plt+0xc294>
  40ed30:	str	x4, [x2, #8]
  40ed34:	add	x1, x1, #0x660
  40ed38:	str	x0, [x19, #24]
  40ed3c:	str	x4, [x1, x3, lsl #3]
  40ed40:	mov	x0, x19
  40ed44:	ldp	x19, x20, [sp, #16]
  40ed48:	ldp	x21, x22, [sp, #32]
  40ed4c:	ldr	x23, [sp, #48]
  40ed50:	ldp	x29, x30, [sp], #64
  40ed54:	ret
  40ed58:	and	x3, x21, #0x3ff
  40ed5c:	adrp	x0, 435000 <stdin@@GLIBC_2.17+0x5208>
  40ed60:	add	x2, x0, #0x660
  40ed64:	ubfiz	x21, x21, #3, #10
  40ed68:	add	x21, x21, x2
  40ed6c:	ldr	x2, [x2, x3, lsl #3]
  40ed70:	str	x2, [x19]
  40ed74:	cbz	x2, 40ed7c <ferror@plt+0xc2dc>
  40ed78:	str	x19, [x2, #8]
  40ed7c:	add	x0, x0, #0x660
  40ed80:	str	x21, [x19, #8]
  40ed84:	stp	x1, x1, [x19, #48]
  40ed88:	str	x19, [x0, x3, lsl #3]
  40ed8c:	b	40ed04 <ferror@plt+0xc264>
  40ed90:	stp	x29, x30, [sp, #-48]!
  40ed94:	mov	x29, sp
  40ed98:	stp	x19, x20, [sp, #16]
  40ed9c:	ldr	x19, [x2, #416]
  40eda0:	stp	x21, x22, [sp, #32]
  40eda4:	cbz	x19, 40edd4 <ferror@plt+0xc334>
  40eda8:	ldrh	w20, [x19], #4
  40edac:	mov	x21, x0
  40edb0:	mov	x22, x1
  40edb4:	sub	w20, w20, #0x4
  40edb8:	cmp	w20, #0x3
  40edbc:	b.le	40edd4 <ferror@plt+0xc334>
  40edc0:	ldrh	w0, [x19]
  40edc4:	cmp	w0, #0x3
  40edc8:	b.ls	40edd4 <ferror@plt+0xc334>  // b.plast
  40edcc:	cmp	w0, w20
  40edd0:	b.le	40ede4 <ferror@plt+0xc344>
  40edd4:	ldp	x19, x20, [sp, #16]
  40edd8:	ldp	x21, x22, [sp, #32]
  40eddc:	ldp	x29, x30, [sp], #48
  40ede0:	ret
  40ede4:	ldrh	w0, [x19, #2]
  40ede8:	cmp	w0, #0x35
  40edec:	b.ne	40ee00 <ferror@plt+0xc360>  // b.any
  40edf0:	mov	x2, x21
  40edf4:	add	x1, x19, #0x4
  40edf8:	mov	x0, x22
  40edfc:	bl	40ec88 <ferror@plt+0xc1e8>
  40ee00:	ldrh	w2, [x19]
  40ee04:	add	w2, w2, #0x3
  40ee08:	and	w2, w2, #0xfffffffc
  40ee0c:	sub	w20, w20, w2
  40ee10:	add	x19, x19, w2, uxtw
  40ee14:	b	40edb8 <ferror@plt+0xc318>
  40ee18:	sub	sp, sp, #0x200
  40ee1c:	stp	x29, x30, [sp]
  40ee20:	mov	x29, sp
  40ee24:	ldrh	w4, [x0, #4]
  40ee28:	stp	x19, x20, [sp, #16]
  40ee2c:	mov	x20, x0
  40ee30:	sub	w0, w4, #0x10
  40ee34:	stp	x21, x22, [sp, #32]
  40ee38:	and	w0, w0, #0xffff
  40ee3c:	cmp	w0, #0x1
  40ee40:	stp	x23, x24, [sp, #48]
  40ee44:	str	x25, [sp, #64]
  40ee48:	b.ls	40ee6c <ferror@plt+0xc3cc>  // b.plast
  40ee4c:	mov	w0, #0x0                   	// #0
  40ee50:	ldp	x29, x30, [sp]
  40ee54:	ldp	x19, x20, [sp, #16]
  40ee58:	ldp	x21, x22, [sp, #32]
  40ee5c:	ldp	x23, x24, [sp, #48]
  40ee60:	ldr	x25, [sp, #64]
  40ee64:	add	sp, sp, #0x200
  40ee68:	ret
  40ee6c:	ldr	w3, [x20]
  40ee70:	cmp	w3, #0x1f
  40ee74:	b.ls	40eff4 <ferror@plt+0xc554>  // b.plast
  40ee78:	ldr	w0, [x20, #20]
  40ee7c:	bl	40ebd8 <ferror@plt+0xc138>
  40ee80:	mov	x19, x0
  40ee84:	cmp	w4, #0x11
  40ee88:	b.ne	40eeb0 <ferror@plt+0xc410>  // b.any
  40ee8c:	cbz	x0, 40ee4c <ferror@plt+0xc3ac>
  40ee90:	bl	40ec08 <ferror@plt+0xc168>
  40ee94:	add	x0, x19, #0x10
  40ee98:	bl	40ebc4 <ferror@plt+0xc124>
  40ee9c:	mov	x0, x19
  40eea0:	bl	40ebc4 <ferror@plt+0xc124>
  40eea4:	mov	x0, x19
  40eea8:	bl	4027f0 <free@plt>
  40eeac:	b	40ee4c <ferror@plt+0xc3ac>
  40eeb0:	add	x23, sp, #0x50
  40eeb4:	mov	w1, #0x35                  	// #53
  40eeb8:	sub	w3, w3, #0x20
  40eebc:	add	x2, x20, #0x20
  40eec0:	mov	x0, x23
  40eec4:	mov	w4, #0xffff8000            	// #-32768
  40eec8:	bl	412ee4 <ferror@plt+0x10444>
  40eecc:	add	x22, x20, #0x10
  40eed0:	ldr	x1, [sp, #104]
  40eed4:	cbz	x19, 40efd0 <ferror@plt+0xc530>
  40eed8:	cbz	x1, 40ef3c <ferror@plt+0xc49c>
  40eedc:	ldr	w0, [x20, #24]
  40eee0:	add	x21, x1, #0x4
  40eee4:	str	w0, [x19, #32]
  40eee8:	mov	x1, x21
  40eeec:	add	x0, x19, #0x40
  40eef0:	bl	402770 <strcmp@plt>
  40eef4:	cbz	w0, 40ef3c <ferror@plt+0xc49c>
  40eef8:	add	x20, x19, #0x10
  40eefc:	mov	x0, x20
  40ef00:	bl	40ebc4 <ferror@plt+0xc124>
  40ef04:	mov	x0, x21
  40ef08:	bl	40ec64 <ferror@plt+0xc1c4>
  40ef0c:	adrp	x1, 433000 <stdin@@GLIBC_2.17+0x3208>
  40ef10:	and	x3, x0, #0x3ff
  40ef14:	add	x2, x1, #0x660
  40ef18:	ubfiz	x0, x0, #3, #10
  40ef1c:	add	x0, x0, x2
  40ef20:	ldr	x2, [x2, x3, lsl #3]
  40ef24:	str	x2, [x19, #16]
  40ef28:	cbz	x2, 40ef30 <ferror@plt+0xc490>
  40ef2c:	str	x20, [x2, #8]
  40ef30:	add	x1, x1, #0x660
  40ef34:	str	x20, [x1, x3, lsl #3]
  40ef38:	str	x0, [x19, #24]
  40ef3c:	ldr	x20, [sp, #496]
  40ef40:	cbnz	x20, 40ef50 <ferror@plt+0xc4b0>
  40ef44:	mov	x0, x19
  40ef48:	bl	40ec08 <ferror@plt+0xc168>
  40ef4c:	b	40ee4c <ferror@plt+0xc3ac>
  40ef50:	ldr	x24, [x19, #48]
  40ef54:	ldrh	w25, [x20], #4
  40ef58:	sub	x24, x24, #0x30
  40ef5c:	sub	w25, w25, #0x4
  40ef60:	cmp	w25, #0x3
  40ef64:	b.le	40ef7c <ferror@plt+0xc4dc>
  40ef68:	ldrh	w21, [x20]
  40ef6c:	cmp	w21, #0x3
  40ef70:	b.ls	40ef7c <ferror@plt+0xc4dc>  // b.plast
  40ef74:	cmp	w25, w21
  40ef78:	b.ge	40ef98 <ferror@plt+0xc4f8>  // b.tcont
  40ef7c:	mov	x0, x19
  40ef80:	bl	40ec08 <ferror@plt+0xc168>
  40ef84:	mov	x2, x23
  40ef88:	mov	x1, x22
  40ef8c:	mov	x0, x19
  40ef90:	bl	40ed90 <ferror@plt+0xc2f0>
  40ef94:	b	40ee4c <ferror@plt+0xc3ac>
  40ef98:	ldrh	w0, [x20, #2]
  40ef9c:	cmp	w0, #0x35
  40efa0:	b.ne	40efbc <ferror@plt+0xc51c>  // b.any
  40efa4:	add	x1, x24, #0x40
  40efa8:	add	x0, x20, #0x4
  40efac:	bl	402770 <strcmp@plt>
  40efb0:	cbnz	w0, 40ef7c <ferror@plt+0xc4dc>
  40efb4:	ldr	x24, [x24, #48]
  40efb8:	sub	x24, x24, #0x30
  40efbc:	add	w21, w21, #0x3
  40efc0:	and	w21, w21, #0xfffffffc
  40efc4:	sub	w25, w25, w21
  40efc8:	add	x20, x20, w21, uxtw
  40efcc:	b	40ef60 <ferror@plt+0xc4c0>
  40efd0:	cbz	x1, 40ee4c <ferror@plt+0xc3ac>
  40efd4:	add	x1, x1, #0x4
  40efd8:	mov	x0, x22
  40efdc:	mov	x2, #0x0                   	// #0
  40efe0:	bl	40ec88 <ferror@plt+0xc1e8>
  40efe4:	cbz	x0, 40ee4c <ferror@plt+0xc3ac>
  40efe8:	mov	x2, x23
  40efec:	mov	x1, x22
  40eff0:	b	40ef90 <ferror@plt+0xc4f0>
  40eff4:	mov	w0, #0xffffffff            	// #-1
  40eff8:	b	40ee50 <ferror@plt+0xc3b0>
  40effc:	sub	sp, sp, #0x490
  40f000:	mov	x2, #0x420                 	// #1056
  40f004:	stp	x29, x30, [sp]
  40f008:	mov	x29, sp
  40f00c:	stp	x19, x20, [sp, #16]
  40f010:	add	x20, sp, #0x70
  40f014:	mov	x19, x0
  40f018:	mov	x0, x20
  40f01c:	stp	x21, x22, [sp, #32]
  40f020:	mov	w21, w1
  40f024:	mov	w1, #0x0                   	// #0
  40f028:	bl	402600 <memset@plt>
  40f02c:	mov	x0, #0x20                  	// #32
  40f030:	str	w21, [sp, #132]
  40f034:	movk	x0, #0x12, lsl #32
  40f038:	add	x21, sp, #0x38
  40f03c:	movk	x0, #0x1, lsl #48
  40f040:	mov	w1, #0x0                   	// #0
  40f044:	stp	xzr, xzr, [sp, #56]
  40f048:	stp	xzr, xzr, [sp, #72]
  40f04c:	stp	xzr, xzr, [sp, #88]
  40f050:	stp	xzr, x0, [sp, #104]
  40f054:	mov	x0, x21
  40f058:	bl	411984 <ferror@plt+0xeee4>
  40f05c:	tbnz	w0, #31, 40f110 <ferror@plt+0xc670>
  40f060:	mov	x0, x20
  40f064:	mov	w3, #0x9                   	// #9
  40f068:	mov	w2, #0x1d                  	// #29
  40f06c:	mov	w1, #0x420                 	// #1056
  40f070:	bl	412ac0 <ferror@plt+0x10020>
  40f074:	cbz	x19, 40f0b0 <ferror@plt+0xc610>
  40f078:	mov	x0, x19
  40f07c:	bl	40c2a8 <ferror@plt+0x9808>
  40f080:	cmp	w0, #0x0
  40f084:	mov	w2, #0x35                  	// #53
  40f088:	mov	x0, x19
  40f08c:	mov	w22, #0x3                   	// #3
  40f090:	csel	w22, w22, w2, eq  // eq = none
  40f094:	bl	4023a0 <strlen@plt>
  40f098:	add	w4, w0, #0x1
  40f09c:	mov	x3, x19
  40f0a0:	mov	w2, w22
  40f0a4:	mov	x0, x20
  40f0a8:	mov	w1, #0x420                 	// #1056
  40f0ac:	bl	4129d8 <ferror@plt+0xff38>
  40f0b0:	add	x2, sp, #0x30
  40f0b4:	mov	x1, x20
  40f0b8:	mov	x0, x21
  40f0bc:	bl	412574 <ferror@plt+0xfad4>
  40f0c0:	tbnz	w0, #31, 40f108 <ferror@plt+0xc668>
  40f0c4:	ldr	x0, [sp, #48]
  40f0c8:	mov	x1, #0x0                   	// #0
  40f0cc:	bl	40ee18 <ferror@plt+0xc378>
  40f0d0:	mov	w19, w0
  40f0d4:	cbnz	w0, 40f0e0 <ferror@plt+0xc640>
  40f0d8:	ldr	x0, [sp, #48]
  40f0dc:	ldr	w19, [x0, #20]
  40f0e0:	ldr	x0, [sp, #48]
  40f0e4:	bl	4027f0 <free@plt>
  40f0e8:	mov	x0, x21
  40f0ec:	bl	4117c8 <ferror@plt+0xed28>
  40f0f0:	mov	w0, w19
  40f0f4:	ldp	x29, x30, [sp]
  40f0f8:	ldp	x19, x20, [sp, #16]
  40f0fc:	ldp	x21, x22, [sp, #32]
  40f100:	add	sp, sp, #0x490
  40f104:	ret
  40f108:	mov	w19, #0x0                   	// #0
  40f10c:	b	40f0e8 <ferror@plt+0xc648>
  40f110:	mov	w19, #0x0                   	// #0
  40f114:	b	40f0f0 <ferror@plt+0xc650>
  40f118:	stp	x29, x30, [sp, #-32]!
  40f11c:	mov	w3, w0
  40f120:	mov	x1, #0x10                  	// #16
  40f124:	mov	x29, sp
  40f128:	str	x19, [sp, #16]
  40f12c:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40f130:	add	x19, x19, #0x638
  40f134:	adrp	x2, 416000 <ferror@plt+0x13560>
  40f138:	mov	x0, x19
  40f13c:	add	x2, x2, #0xbea
  40f140:	bl	402510 <snprintf@plt>
  40f144:	mov	x0, x19
  40f148:	ldr	x19, [sp, #16]
  40f14c:	ldp	x29, x30, [sp], #32
  40f150:	ret
  40f154:	cbz	w0, 40f1dc <ferror@plt+0xc73c>
  40f158:	stp	x29, x30, [sp, #-32]!
  40f15c:	mov	x29, sp
  40f160:	stp	x19, x20, [sp, #16]
  40f164:	mov	w20, w0
  40f168:	bl	40ebd8 <ferror@plt+0xc138>
  40f16c:	cbz	x0, 40f180 <ferror@plt+0xc6e0>
  40f170:	add	x0, x0, #0x40
  40f174:	ldp	x19, x20, [sp, #16]
  40f178:	ldp	x29, x30, [sp], #32
  40f17c:	ret
  40f180:	mov	w1, w20
  40f184:	bl	40effc <ferror@plt+0xc55c>
  40f188:	cmp	w0, w20
  40f18c:	b.ne	40f1a0 <ferror@plt+0xc700>  // b.any
  40f190:	bl	40ebd8 <ferror@plt+0xc138>
  40f194:	cbz	x0, 40f1a0 <ferror@plt+0xc700>
  40f198:	add	x0, x0, #0x40
  40f19c:	b	40f174 <ferror@plt+0xc6d4>
  40f1a0:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40f1a4:	add	x0, x19, #0x638
  40f1a8:	add	x19, x0, #0x10
  40f1ac:	mov	w0, w20
  40f1b0:	mov	x1, x19
  40f1b4:	bl	4025f0 <if_indextoname@plt>
  40f1b8:	cbnz	x0, 40f1d4 <ferror@plt+0xc734>
  40f1bc:	adrp	x2, 416000 <ferror@plt+0x13560>
  40f1c0:	mov	w3, w20
  40f1c4:	add	x2, x2, #0xbea
  40f1c8:	mov	x0, x19
  40f1cc:	mov	x1, #0x10                  	// #16
  40f1d0:	bl	402510 <snprintf@plt>
  40f1d4:	mov	x0, x19
  40f1d8:	b	40f174 <ferror@plt+0xc6d4>
  40f1dc:	adrp	x0, 413000 <ferror@plt+0x10560>
  40f1e0:	add	x0, x0, #0xe83
  40f1e4:	ret
  40f1e8:	cbz	w0, 40f208 <ferror@plt+0xc768>
  40f1ec:	stp	x29, x30, [sp, #-16]!
  40f1f0:	mov	x29, sp
  40f1f4:	bl	40ebd8 <ferror@plt+0xc138>
  40f1f8:	cbz	x0, 40f210 <ferror@plt+0xc770>
  40f1fc:	ldrh	w0, [x0, #40]
  40f200:	ldp	x29, x30, [sp], #16
  40f204:	ret
  40f208:	mov	w0, #0xffffffff            	// #-1
  40f20c:	ret
  40f210:	mov	w0, #0xffffffff            	// #-1
  40f214:	b	40f200 <ferror@plt+0xc760>
  40f218:	cbz	w0, 40f238 <ferror@plt+0xc798>
  40f21c:	stp	x29, x30, [sp, #-16]!
  40f220:	mov	x29, sp
  40f224:	bl	40ebd8 <ferror@plt+0xc138>
  40f228:	cbz	x0, 40f240 <ferror@plt+0xc7a0>
  40f22c:	ldr	w0, [x0, #32]
  40f230:	ldp	x29, x30, [sp], #16
  40f234:	ret
  40f238:	mov	w0, #0x0                   	// #0
  40f23c:	ret
  40f240:	mov	w0, #0xffffffff            	// #-1
  40f244:	b	40f230 <ferror@plt+0xc790>
  40f248:	stp	x29, x30, [sp, #-64]!
  40f24c:	mov	x29, sp
  40f250:	stp	x19, x20, [sp, #16]
  40f254:	str	x21, [sp, #32]
  40f258:	cbz	x0, 40f2ec <ferror@plt+0xc84c>
  40f25c:	mov	x20, x0
  40f260:	bl	40ec64 <ferror@plt+0xc1c4>
  40f264:	adrp	x1, 433000 <stdin@@GLIBC_2.17+0x3208>
  40f268:	and	x0, x0, #0x3ff
  40f26c:	add	x1, x1, #0x660
  40f270:	ldr	x19, [x1, x0, lsl #3]
  40f274:	cbnz	x19, 40f2d0 <ferror@plt+0xc830>
  40f278:	mov	x0, x20
  40f27c:	mov	w1, #0x0                   	// #0
  40f280:	bl	40effc <ferror@plt+0xc55c>
  40f284:	mov	w19, w0
  40f288:	cbnz	w0, 40f2bc <ferror@plt+0xc81c>
  40f28c:	mov	x0, x20
  40f290:	bl	402960 <if_nametoindex@plt>
  40f294:	mov	w19, w0
  40f298:	cbnz	w0, 40f2bc <ferror@plt+0xc81c>
  40f29c:	add	x2, sp, #0x3c
  40f2a0:	mov	x0, x20
  40f2a4:	adrp	x1, 416000 <ferror@plt+0x13560>
  40f2a8:	add	x1, x1, #0xbea
  40f2ac:	bl	402990 <__isoc99_sscanf@plt>
  40f2b0:	cmp	w0, #0x1
  40f2b4:	b.ne	40f2bc <ferror@plt+0xc81c>  // b.any
  40f2b8:	ldr	w19, [sp, #60]
  40f2bc:	mov	w0, w19
  40f2c0:	ldp	x19, x20, [sp, #16]
  40f2c4:	ldr	x21, [sp, #32]
  40f2c8:	ldp	x29, x30, [sp], #64
  40f2cc:	ret
  40f2d0:	sub	x21, x19, #0x10
  40f2d4:	mov	x1, x20
  40f2d8:	add	x0, x19, #0x30
  40f2dc:	bl	402770 <strcmp@plt>
  40f2e0:	cbz	w0, 40f2f4 <ferror@plt+0xc854>
  40f2e4:	ldr	x19, [x19]
  40f2e8:	b	40f274 <ferror@plt+0xc7d4>
  40f2ec:	mov	w19, #0x0                   	// #0
  40f2f0:	b	40f2bc <ferror@plt+0xc81c>
  40f2f4:	ldr	w19, [x21, #36]
  40f2f8:	b	40f2bc <ferror@plt+0xc81c>
  40f2fc:	stp	x29, x30, [sp, #-16]!
  40f300:	mov	x29, sp
  40f304:	bl	40ebd8 <ferror@plt+0xc138>
  40f308:	cbz	x0, 40f328 <ferror@plt+0xc888>
  40f30c:	mov	x2, x0
  40f310:	bl	40ebc4 <ferror@plt+0xc124>
  40f314:	add	x0, x2, #0x10
  40f318:	bl	40ebc4 <ferror@plt+0xc124>
  40f31c:	mov	x0, x2
  40f320:	ldp	x29, x30, [sp], #16
  40f324:	b	4027f0 <free@plt>
  40f328:	ldp	x29, x30, [sp], #16
  40f32c:	ret
  40f330:	stp	x29, x30, [sp, #-32]!
  40f334:	mov	x29, sp
  40f338:	stp	x19, x20, [sp, #16]
  40f33c:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3208>
  40f340:	add	x19, x19, #0x638
  40f344:	ldr	w1, [x19, #32]
  40f348:	cbnz	w1, 40f3ac <ferror@plt+0xc90c>
  40f34c:	mov	x20, x0
  40f350:	bl	411e64 <ferror@plt+0xf3c4>
  40f354:	tbz	w0, #31, 40f36c <ferror@plt+0xc8cc>
  40f358:	adrp	x0, 416000 <ferror@plt+0x13560>
  40f35c:	add	x0, x0, #0xbef
  40f360:	bl	4023e0 <perror@plt>
  40f364:	mov	w0, #0x1                   	// #1
  40f368:	bl	4023c0 <exit@plt>
  40f36c:	adrp	x1, 42b000 <ferror@plt+0x28560>
  40f370:	mov	x0, x20
  40f374:	mov	w3, #0x0                   	// #0
  40f378:	mov	x2, #0x0                   	// #0
  40f37c:	ldr	x1, [x1, #4000]
  40f380:	bl	41221c <ferror@plt+0xf77c>
  40f384:	tbz	w0, #31, 40f3a4 <ferror@plt+0xc904>
  40f388:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40f38c:	ldr	x0, [x0, #3984]
  40f390:	ldr	x1, [x0]
  40f394:	adrp	x0, 416000 <ferror@plt+0x13560>
  40f398:	add	x0, x0, #0xc08
  40f39c:	bl	4023b0 <fputs@plt>
  40f3a0:	b	40f364 <ferror@plt+0xc8c4>
  40f3a4:	mov	w0, #0x1                   	// #1
  40f3a8:	str	w0, [x19, #32]
  40f3ac:	ldp	x19, x20, [sp, #16]
  40f3b0:	ldp	x29, x30, [sp], #32
  40f3b4:	ret
  40f3b8:	rev16	w0, w0
  40f3bc:	stp	x29, x30, [sp, #-32]!
  40f3c0:	and	w3, w0, #0xffff
  40f3c4:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40f3c8:	mov	x29, sp
  40f3cc:	mov	x4, #0x0                   	// #0
  40f3d0:	ldr	x0, [x0, #4008]
  40f3d4:	ldr	w5, [x0]
  40f3d8:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40f3dc:	add	x0, x0, #0x9c8
  40f3e0:	str	x19, [sp, #16]
  40f3e4:	mov	x19, x1
  40f3e8:	sxtw	x1, w2
  40f3ec:	mov	w2, w4
  40f3f0:	cbnz	w5, 40f3fc <ferror@plt+0xc95c>
  40f3f4:	cmp	x4, #0x33
  40f3f8:	b.ne	40f410 <ferror@plt+0xc970>  // b.any
  40f3fc:	mov	x0, x19
  40f400:	adrp	x2, 416000 <ferror@plt+0x13560>
  40f404:	add	x2, x2, #0xc19
  40f408:	bl	402510 <snprintf@plt>
  40f40c:	b	40f42c <ferror@plt+0xc98c>
  40f410:	add	x4, x4, #0x1
  40f414:	add	x6, x0, x4, lsl #4
  40f418:	ldur	w6, [x6, #-16]
  40f41c:	cmp	w6, w3
  40f420:	b.ne	40f3ec <ferror@plt+0xc94c>  // b.any
  40f424:	add	x0, x0, w2, sxtw #4
  40f428:	ldr	x19, [x0, #8]
  40f42c:	mov	x0, x19
  40f430:	ldr	x19, [sp, #16]
  40f434:	ldp	x29, x30, [sp], #32
  40f438:	ret
  40f43c:	stp	x29, x30, [sp, #-64]!
  40f440:	adrp	x2, 42b000 <ferror@plt+0x28560>
  40f444:	mov	x29, sp
  40f448:	stp	x19, x20, [sp, #16]
  40f44c:	mov	x20, x2
  40f450:	mov	w19, #0x0                   	// #0
  40f454:	stp	x21, x22, [sp, #32]
  40f458:	mov	x21, x0
  40f45c:	mov	x22, x1
  40f460:	str	x23, [sp, #48]
  40f464:	add	x23, x2, #0x9c8
  40f468:	ldr	x0, [x23, #8]
  40f46c:	mov	x1, x22
  40f470:	bl	402650 <strcasecmp@plt>
  40f474:	cbnz	w0, 40f4a0 <ferror@plt+0xca00>
  40f478:	add	x2, x20, #0x9c8
  40f47c:	sbfiz	x19, x19, #4, #32
  40f480:	ldr	w1, [x2, x19]
  40f484:	rev16	w1, w1
  40f488:	strh	w1, [x21]
  40f48c:	ldp	x19, x20, [sp, #16]
  40f490:	ldp	x21, x22, [sp, #32]
  40f494:	ldr	x23, [sp, #48]
  40f498:	ldp	x29, x30, [sp], #64
  40f49c:	ret
  40f4a0:	add	w19, w19, #0x1
  40f4a4:	add	x23, x23, #0x10
  40f4a8:	cmp	w19, #0x33
  40f4ac:	b.ne	40f468 <ferror@plt+0xc9c8>  // b.any
  40f4b0:	mov	x1, x22
  40f4b4:	mov	x0, x21
  40f4b8:	mov	w2, #0x0                   	// #0
  40f4bc:	bl	40bbec <ferror@plt+0x914c>
  40f4c0:	cmp	w0, #0x0
  40f4c4:	csetm	w0, ne  // ne = any
  40f4c8:	b	40f48c <ferror@plt+0xc9ec>
  40f4cc:	stp	x29, x30, [sp, #-80]!
  40f4d0:	cmp	w1, #0x4
  40f4d4:	mov	x29, sp
  40f4d8:	stp	x19, x20, [sp, #16]
  40f4dc:	mov	x19, x3
  40f4e0:	stp	x21, x22, [sp, #32]
  40f4e4:	mov	x22, x0
  40f4e8:	mov	w21, w4
  40f4ec:	stp	x23, x24, [sp, #48]
  40f4f0:	mov	w24, w1
  40f4f4:	stp	x25, x26, [sp, #64]
  40f4f8:	b.ne	40f538 <ferror@plt+0xca98>  // b.any
  40f4fc:	and	w0, w2, #0xfffffff7
  40f500:	cmp	w0, #0x300
  40f504:	b.eq	40f510 <ferror@plt+0xca70>  // b.none
  40f508:	cmp	w2, #0x30a
  40f50c:	b.ne	40f564 <ferror@plt+0xcac4>  // b.any
  40f510:	mov	w3, w21
  40f514:	mov	x2, x19
  40f518:	mov	x1, x22
  40f51c:	mov	w0, #0x2                   	// #2
  40f520:	ldp	x19, x20, [sp, #16]
  40f524:	ldp	x21, x22, [sp, #32]
  40f528:	ldp	x23, x24, [sp, #48]
  40f52c:	ldp	x25, x26, [sp, #64]
  40f530:	ldp	x29, x30, [sp], #80
  40f534:	b	402a80 <inet_ntop@plt>
  40f538:	cmp	w1, #0x10
  40f53c:	b.ne	40f564 <ferror@plt+0xcac4>  // b.any
  40f540:	cmp	w2, #0x301
  40f544:	mov	w0, #0x337                 	// #823
  40f548:	ccmp	w2, w0, #0x4, ne  // ne = any
  40f54c:	b.ne	40f564 <ferror@plt+0xcac4>  // b.any
  40f550:	mov	w3, w4
  40f554:	mov	x2, x19
  40f558:	mov	x1, x22
  40f55c:	mov	w0, #0xa                   	// #10
  40f560:	b	40f520 <ferror@plt+0xca80>
  40f564:	sxtw	x23, w21
  40f568:	ldrb	w3, [x22]
  40f56c:	mov	x1, x23
  40f570:	adrp	x26, 416000 <ferror@plt+0x13560>
  40f574:	add	x25, x19, #0x2
  40f578:	add	x26, x26, #0xd18
  40f57c:	add	x23, x19, x23
  40f580:	mov	x20, #0x1                   	// #1
  40f584:	mov	x0, x19
  40f588:	adrp	x2, 416000 <ferror@plt+0x13560>
  40f58c:	add	x2, x2, #0xd19
  40f590:	bl	402510 <snprintf@plt>
  40f594:	add	w0, w20, w20, lsl #1
  40f598:	sub	w0, w0, #0x1
  40f59c:	cmp	w21, w0
  40f5a0:	ccmp	w24, w20, #0x4, gt
  40f5a4:	b.gt	40f5c4 <ferror@plt+0xcb24>
  40f5a8:	mov	x0, x19
  40f5ac:	ldp	x19, x20, [sp, #16]
  40f5b0:	ldp	x21, x22, [sp, #32]
  40f5b4:	ldp	x23, x24, [sp, #48]
  40f5b8:	ldp	x25, x26, [sp, #64]
  40f5bc:	ldp	x29, x30, [sp], #80
  40f5c0:	ret
  40f5c4:	ldrb	w3, [x22, x20]
  40f5c8:	sub	x1, x23, x25
  40f5cc:	mov	x0, x25
  40f5d0:	mov	x2, x26
  40f5d4:	add	x20, x20, #0x1
  40f5d8:	add	x25, x25, #0x3
  40f5dc:	bl	402510 <snprintf@plt>
  40f5e0:	b	40f594 <ferror@plt+0xcaf4>
  40f5e4:	stp	x29, x30, [sp, #-352]!
  40f5e8:	mov	x29, sp
  40f5ec:	stp	x19, x20, [sp, #16]
  40f5f0:	mov	x19, x2
  40f5f4:	stp	x21, x22, [sp, #32]
  40f5f8:	stp	x23, x24, [sp, #48]
  40f5fc:	mov	x24, x0
  40f600:	mov	w23, w1
  40f604:	mov	x0, x2
  40f608:	mov	w1, #0x2e                  	// #46
  40f60c:	stp	x25, x26, [sp, #64]
  40f610:	bl	402840 <strchr@plt>
  40f614:	cbz	x0, 40f6dc <ferror@plt+0xcc3c>
  40f618:	mov	x1, x19
  40f61c:	add	x0, sp, #0x58
  40f620:	mov	w2, #0x2                   	// #2
  40f624:	bl	40bce8 <ferror@plt+0x9248>
  40f628:	cbz	w0, 40f650 <ferror@plt+0xcbb0>
  40f62c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40f630:	adrp	x1, 416000 <ferror@plt+0x13560>
  40f634:	mov	x2, x19
  40f638:	add	x1, x1, #0xd1e
  40f63c:	ldr	x0, [x0, #3984]
  40f640:	ldr	x0, [x0]
  40f644:	bl	402a60 <fprintf@plt>
  40f648:	mov	w0, #0xffffffff            	// #-1
  40f64c:	b	40f664 <ferror@plt+0xcbc4>
  40f650:	cmp	w23, #0x3
  40f654:	b.le	40f648 <ferror@plt+0xcba8>
  40f658:	ldr	w0, [sp, #96]
  40f65c:	str	w0, [x24]
  40f660:	mov	w0, #0x4                   	// #4
  40f664:	ldp	x19, x20, [sp, #16]
  40f668:	ldp	x21, x22, [sp, #32]
  40f66c:	ldp	x23, x24, [sp, #48]
  40f670:	ldp	x25, x26, [sp, #64]
  40f674:	ldp	x29, x30, [sp], #352
  40f678:	ret
  40f67c:	mov	x0, x19
  40f680:	mov	w1, #0x3a                  	// #58
  40f684:	bl	402840 <strchr@plt>
  40f688:	mov	x21, x0
  40f68c:	cbz	x0, 40f694 <ferror@plt+0xcbf4>
  40f690:	strb	wzr, [x21], #1
  40f694:	mov	x2, x26
  40f698:	mov	x1, x25
  40f69c:	mov	x0, x19
  40f6a0:	bl	402990 <__isoc99_sscanf@plt>
  40f6a4:	cmp	w0, #0x1
  40f6a8:	b.ne	40f62c <ferror@plt+0xcb8c>  // b.any
  40f6ac:	ldr	w0, [sp, #88]
  40f6b0:	cmp	w0, #0xff
  40f6b4:	b.hi	40f62c <ferror@plt+0xcb8c>  // b.pmore
  40f6b8:	strb	w0, [x24, x22]
  40f6bc:	add	x22, x22, #0x1
  40f6c0:	cbz	x21, 40f6d4 <ferror@plt+0xcc34>
  40f6c4:	mov	x19, x21
  40f6c8:	mov	w20, w22
  40f6cc:	cmp	w23, w22
  40f6d0:	b.gt	40f67c <ferror@plt+0xcbdc>
  40f6d4:	add	w0, w20, #0x1
  40f6d8:	b	40f664 <ferror@plt+0xcbc4>
  40f6dc:	adrp	x25, 414000 <ferror@plt+0x11560>
  40f6e0:	add	x26, sp, #0x58
  40f6e4:	add	x25, x25, #0x343
  40f6e8:	mov	x22, #0x0                   	// #0
  40f6ec:	b	40f6c8 <ferror@plt+0xcc28>
  40f6f0:	stp	x29, x30, [sp, #-64]!
  40f6f4:	mov	x29, sp
  40f6f8:	stp	x21, x22, [sp, #32]
  40f6fc:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f700:	stp	x19, x20, [sp, #16]
  40f704:	mov	x19, x1
  40f708:	ldr	w1, [x22, #3528]
  40f70c:	stp	x23, x24, [sp, #48]
  40f710:	cmp	w1, w0
  40f714:	b.ne	40f738 <ferror@plt+0xcc98>  // b.any
  40f718:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40f71c:	ldr	x19, [x0, #1632]
  40f720:	mov	x0, x19
  40f724:	ldp	x19, x20, [sp, #16]
  40f728:	ldp	x21, x22, [sp, #32]
  40f72c:	ldp	x23, x24, [sp, #48]
  40f730:	ldp	x29, x30, [sp], #64
  40f734:	ret
  40f738:	mov	w21, w0
  40f73c:	sxtw	x20, w2
  40f740:	bl	4028c0 <getprotobynumber@plt>
  40f744:	mov	x23, x0
  40f748:	cbz	x0, 40f79c <ferror@plt+0xccfc>
  40f74c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40f750:	ldr	x0, [x0, #4008]
  40f754:	ldr	w0, [x0]
  40f758:	cbnz	w0, 40f79c <ferror@plt+0xccfc>
  40f75c:	ldr	w0, [x22, #3528]
  40f760:	adrp	x24, 437000 <stdin@@GLIBC_2.17+0x7208>
  40f764:	cmn	w0, #0x1
  40f768:	b.eq	40f774 <ferror@plt+0xccd4>  // b.none
  40f76c:	ldr	x0, [x24, #1632]
  40f770:	bl	4027f0 <free@plt>
  40f774:	str	w21, [x22, #3528]
  40f778:	ldr	x21, [x23]
  40f77c:	mov	x0, x21
  40f780:	bl	402680 <strdup@plt>
  40f784:	mov	x2, x20
  40f788:	str	x0, [x24, #1632]
  40f78c:	mov	x1, x21
  40f790:	mov	x0, x19
  40f794:	bl	40d544 <ferror@plt+0xaaa4>
  40f798:	b	40f720 <ferror@plt+0xcc80>
  40f79c:	mov	w3, w21
  40f7a0:	mov	x1, x20
  40f7a4:	mov	x0, x19
  40f7a8:	adrp	x2, 416000 <ferror@plt+0x13560>
  40f7ac:	add	x2, x2, #0xd37
  40f7b0:	bl	402510 <snprintf@plt>
  40f7b4:	b	40f720 <ferror@plt+0xcc80>
  40f7b8:	stp	x29, x30, [sp, #-64]!
  40f7bc:	mov	x29, sp
  40f7c0:	stp	x19, x20, [sp, #16]
  40f7c4:	adrp	x19, 42f000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f7c8:	stp	x21, x22, [sp, #32]
  40f7cc:	mov	x21, x0
  40f7d0:	add	x0, x19, #0xdc8
  40f7d4:	ldr	w20, [x0, #4]
  40f7d8:	cmn	w20, #0x1
  40f7dc:	b.eq	40f7f4 <ferror@plt+0xcd54>  // b.none
  40f7e0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40f7e4:	mov	x1, x21
  40f7e8:	ldr	x0, [x0, #1640]
  40f7ec:	bl	402770 <strcmp@plt>
  40f7f0:	cbz	w0, 40f80c <ferror@plt+0xcd6c>
  40f7f4:	mov	x1, x21
  40f7f8:	add	x0, sp, #0x3f
  40f7fc:	mov	w2, #0xa                   	// #10
  40f800:	bl	40b9d4 <ferror@plt+0x8f34>
  40f804:	cbnz	w0, 40f820 <ferror@plt+0xcd80>
  40f808:	ldrb	w20, [sp, #63]
  40f80c:	mov	w0, w20
  40f810:	ldp	x19, x20, [sp, #16]
  40f814:	ldp	x21, x22, [sp, #32]
  40f818:	ldp	x29, x30, [sp], #64
  40f81c:	ret
  40f820:	mov	x0, x21
  40f824:	bl	4024f0 <getprotobyname@plt>
  40f828:	mov	x21, x0
  40f82c:	cbz	x0, 40f870 <ferror@plt+0xcdd0>
  40f830:	add	x0, x19, #0xdc8
  40f834:	adrp	x22, 437000 <stdin@@GLIBC_2.17+0x7208>
  40f838:	ldr	w0, [x0, #4]
  40f83c:	cmn	w0, #0x1
  40f840:	b.eq	40f850 <ferror@plt+0xcdb0>  // b.none
  40f844:	add	x0, x22, #0x660
  40f848:	ldr	x0, [x0, #8]
  40f84c:	bl	4027f0 <free@plt>
  40f850:	ldr	x0, [x21]
  40f854:	add	x19, x19, #0xdc8
  40f858:	add	x22, x22, #0x660
  40f85c:	ldr	w20, [x21, #16]
  40f860:	str	w20, [x19, #4]
  40f864:	bl	402680 <strdup@plt>
  40f868:	str	x0, [x22, #8]
  40f86c:	b	40f80c <ferror@plt+0xcd6c>
  40f870:	mov	w20, #0xffffffff            	// #-1
  40f874:	b	40f80c <ferror@plt+0xcd6c>
  40f878:	mov	x12, #0x31e0                	// #12768
  40f87c:	sub	sp, sp, x12
  40f880:	mov	x4, x0
  40f884:	adrp	x3, 416000 <ferror@plt+0x13560>
  40f888:	add	x3, x3, #0xd42
  40f88c:	mov	x1, #0x1000                	// #4096
  40f890:	stp	x29, x30, [sp]
  40f894:	mov	x29, sp
  40f898:	stp	x21, x22, [sp, #32]
  40f89c:	adrp	x22, 416000 <ferror@plt+0x13560>
  40f8a0:	add	x2, x22, #0x508
  40f8a4:	stp	x19, x20, [sp, #16]
  40f8a8:	add	x19, sp, #0x1e0
  40f8ac:	mov	x20, x0
  40f8b0:	mov	x0, x19
  40f8b4:	stp	x23, x24, [sp, #48]
  40f8b8:	stp	x25, x26, [sp, #64]
  40f8bc:	stp	x27, x28, [sp, #80]
  40f8c0:	bl	402510 <snprintf@plt>
  40f8c4:	mov	x0, x19
  40f8c8:	mov	w1, #0x80000               	// #524288
  40f8cc:	bl	402920 <open64@plt>
  40f8d0:	tbz	w0, #31, 40f930 <ferror@plt+0xce90>
  40f8d4:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40f8d8:	ldr	x0, [x0, #3984]
  40f8dc:	ldr	x19, [x0]
  40f8e0:	bl	402a10 <__errno_location@plt>
  40f8e4:	ldr	w0, [x0]
  40f8e8:	bl	4026a0 <strerror@plt>
  40f8ec:	mov	x3, x0
  40f8f0:	adrp	x1, 416000 <ferror@plt+0x13560>
  40f8f4:	mov	x2, x20
  40f8f8:	add	x1, x1, #0xd51
  40f8fc:	mov	x0, x19
  40f900:	bl	402a60 <fprintf@plt>
  40f904:	mov	w19, #0xffffffff            	// #-1
  40f908:	mov	w0, w19
  40f90c:	mov	x12, #0x31e0                	// #12768
  40f910:	ldp	x29, x30, [sp]
  40f914:	ldp	x19, x20, [sp, #16]
  40f918:	ldp	x21, x22, [sp, #32]
  40f91c:	ldp	x23, x24, [sp, #48]
  40f920:	ldp	x25, x26, [sp, #64]
  40f924:	ldp	x27, x28, [sp, #80]
  40f928:	add	sp, sp, x12
  40f92c:	ret
  40f930:	mov	w19, w0
  40f934:	mov	w1, #0x40000000            	// #1073741824
  40f938:	bl	4028e0 <setns@plt>
  40f93c:	tbz	w0, #31, 40f97c <ferror@plt+0xcedc>
  40f940:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40f944:	ldr	x0, [x0, #3984]
  40f948:	ldr	x21, [x0]
  40f94c:	bl	402a10 <__errno_location@plt>
  40f950:	ldr	w0, [x0]
  40f954:	bl	4026a0 <strerror@plt>
  40f958:	mov	x3, x0
  40f95c:	mov	x2, x20
  40f960:	adrp	x1, 416000 <ferror@plt+0x13560>
  40f964:	add	x1, x1, #0xd79
  40f968:	mov	x0, x21
  40f96c:	bl	402a60 <fprintf@plt>
  40f970:	mov	w0, w19
  40f974:	bl	4026b0 <close@plt>
  40f978:	b	40f904 <ferror@plt+0xce64>
  40f97c:	mov	w0, w19
  40f980:	bl	4026b0 <close@plt>
  40f984:	mov	w0, #0x20000               	// #131072
  40f988:	bl	402500 <unshare@plt>
  40f98c:	tbz	w0, #31, 40f9c0 <ferror@plt+0xcf20>
  40f990:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40f994:	ldr	x0, [x0, #3984]
  40f998:	ldr	x19, [x0]
  40f99c:	bl	402a10 <__errno_location@plt>
  40f9a0:	ldr	w0, [x0]
  40f9a4:	bl	4026a0 <strerror@plt>
  40f9a8:	mov	x2, x0
  40f9ac:	adrp	x1, 416000 <ferror@plt+0x13560>
  40f9b0:	add	x1, x1, #0xda8
  40f9b4:	mov	x0, x19
  40f9b8:	bl	402a60 <fprintf@plt>
  40f9bc:	b	40f904 <ferror@plt+0xce64>
  40f9c0:	mov	x3, #0x4000                	// #16384
  40f9c4:	adrp	x23, 413000 <ferror@plt+0x10560>
  40f9c8:	mov	x4, #0x0                   	// #0
  40f9cc:	add	x2, x23, #0xdeb
  40f9d0:	movk	x3, #0x8, lsl #16
  40f9d4:	adrp	x1, 414000 <ferror@plt+0x11560>
  40f9d8:	adrp	x0, 414000 <ferror@plt+0x11560>
  40f9dc:	add	x1, x1, #0x726
  40f9e0:	add	x0, x0, #0x685
  40f9e4:	bl	4023d0 <mount@plt>
  40f9e8:	mov	w19, w0
  40f9ec:	cbz	w0, 40fa18 <ferror@plt+0xcf78>
  40f9f0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40f9f4:	ldr	x0, [x0, #3984]
  40f9f8:	ldr	x19, [x0]
  40f9fc:	bl	402a10 <__errno_location@plt>
  40fa00:	ldr	w0, [x0]
  40fa04:	bl	4026a0 <strerror@plt>
  40fa08:	mov	x2, x0
  40fa0c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40fa10:	add	x1, x1, #0xdbc
  40fa14:	b	40f9b4 <ferror@plt+0xcf14>
  40fa18:	adrp	x21, 416000 <ferror@plt+0x13560>
  40fa1c:	add	x24, x21, #0xde0
  40fa20:	mov	x0, x24
  40fa24:	mov	w1, #0x2                   	// #2
  40fa28:	bl	402520 <umount2@plt>
  40fa2c:	tbnz	w0, #31, 40fa78 <ferror@plt+0xcfd8>
  40fa30:	mov	x3, #0x0                   	// #0
  40fa34:	adrp	x2, 416000 <ferror@plt+0x13560>
  40fa38:	add	x1, x21, #0xde0
  40fa3c:	add	x2, x2, #0xde5
  40fa40:	mov	x0, x20
  40fa44:	mov	x4, #0x0                   	// #0
  40fa48:	bl	4023d0 <mount@plt>
  40fa4c:	tbz	w0, #31, 40fa94 <ferror@plt+0xcff4>
  40fa50:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40fa54:	ldr	x0, [x0, #3984]
  40fa58:	ldr	x19, [x0]
  40fa5c:	bl	402a10 <__errno_location@plt>
  40fa60:	ldr	w0, [x0]
  40fa64:	bl	4026a0 <strerror@plt>
  40fa68:	mov	x2, x0
  40fa6c:	adrp	x1, 416000 <ferror@plt+0x13560>
  40fa70:	add	x1, x1, #0xdeb
  40fa74:	b	40f9b4 <ferror@plt+0xcf14>
  40fa78:	add	x1, sp, #0x60
  40fa7c:	mov	x0, x24
  40fa80:	bl	4027e0 <statvfs64@plt>
  40fa84:	cbnz	w0, 40fa30 <ferror@plt+0xcf90>
  40fa88:	ldr	x3, [sp, #168]
  40fa8c:	and	x3, x3, #0x1
  40fa90:	b	40fa34 <ferror@plt+0xcf94>
  40fa94:	mov	x0, x20
  40fa98:	bl	4023a0 <strlen@plt>
  40fa9c:	cmp	x0, #0xfe
  40faa0:	b.hi	40f908 <ferror@plt+0xce68>  // b.pmore
  40faa4:	mov	x4, x20
  40faa8:	add	x2, x22, #0x508
  40faac:	adrp	x3, 416000 <ferror@plt+0x13560>
  40fab0:	add	x3, x3, #0xe05
  40fab4:	add	x24, sp, #0xd0
  40fab8:	mov	x1, #0x10a                 	// #266
  40fabc:	mov	x0, x24
  40fac0:	bl	402510 <snprintf@plt>
  40fac4:	mov	x0, x24
  40fac8:	bl	4024c0 <opendir@plt>
  40facc:	mov	x21, x0
  40fad0:	cbz	x0, 40f908 <ferror@plt+0xce68>
  40fad4:	adrp	x25, 416000 <ferror@plt+0x13560>
  40fad8:	adrp	x26, 416000 <ferror@plt+0x13560>
  40fadc:	mov	x1, #0x11e0                	// #4576
  40fae0:	add	x25, x25, #0xe11
  40fae4:	add	x26, x26, #0xe10
  40fae8:	add	x27, sp, x1
  40faec:	mov	x0, x21
  40faf0:	bl	402810 <readdir64@plt>
  40faf4:	cbnz	x0, 40fb04 <ferror@plt+0xd064>
  40faf8:	mov	x0, x21
  40fafc:	bl	402690 <closedir@plt>
  40fb00:	b	40f908 <ferror@plt+0xce68>
  40fb04:	add	x20, x0, #0x13
  40fb08:	mov	x1, x25
  40fb0c:	mov	x0, x20
  40fb10:	bl	402770 <strcmp@plt>
  40fb14:	cbz	w0, 40faec <ferror@plt+0xd04c>
  40fb18:	mov	x1, x26
  40fb1c:	mov	x0, x20
  40fb20:	bl	402770 <strcmp@plt>
  40fb24:	cbz	w0, 40faec <ferror@plt+0xd04c>
  40fb28:	mov	x4, x20
  40fb2c:	mov	x3, x24
  40fb30:	add	x2, x22, #0x508
  40fb34:	mov	x1, #0x1000                	// #4096
  40fb38:	mov	x0, x27
  40fb3c:	bl	402510 <snprintf@plt>
  40fb40:	mov	x0, #0x21e0                	// #8672
  40fb44:	add	x28, sp, x0
  40fb48:	mov	x3, x20
  40fb4c:	mov	x1, #0x1000                	// #4096
  40fb50:	mov	x0, x28
  40fb54:	adrp	x2, 416000 <ferror@plt+0x13560>
  40fb58:	add	x2, x2, #0xe13
  40fb5c:	bl	402510 <snprintf@plt>
  40fb60:	add	x2, x23, #0xdeb
  40fb64:	mov	x1, x28
  40fb68:	mov	x0, x27
  40fb6c:	mov	x4, #0x0                   	// #0
  40fb70:	mov	x3, #0x1000                	// #4096
  40fb74:	bl	4023d0 <mount@plt>
  40fb78:	tbz	w0, #31, 40faec <ferror@plt+0xd04c>
  40fb7c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40fb80:	ldr	x0, [x0, #3984]
  40fb84:	ldr	x20, [x0]
  40fb88:	bl	402a10 <__errno_location@plt>
  40fb8c:	ldr	w0, [x0]
  40fb90:	bl	4026a0 <strerror@plt>
  40fb94:	mov	x4, x0
  40fb98:	mov	x3, x28
  40fb9c:	mov	x2, x27
  40fba0:	mov	x0, x20
  40fba4:	adrp	x1, 416000 <ferror@plt+0x13560>
  40fba8:	add	x1, x1, #0xe1b
  40fbac:	bl	402a60 <fprintf@plt>
  40fbb0:	b	40faec <ferror@plt+0xd04c>
  40fbb4:	mov	x12, #0x1020                	// #4128
  40fbb8:	sub	sp, sp, x12
  40fbbc:	mov	w1, #0x2f                  	// #47
  40fbc0:	stp	x29, x30, [sp]
  40fbc4:	mov	x29, sp
  40fbc8:	str	x19, [sp, #16]
  40fbcc:	mov	x19, x0
  40fbd0:	bl	402840 <strchr@plt>
  40fbd4:	cbnz	x0, 40fbfc <ferror@plt+0xd15c>
  40fbd8:	add	x0, sp, #0x20
  40fbdc:	mov	x4, x19
  40fbe0:	adrp	x3, 416000 <ferror@plt+0x13560>
  40fbe4:	adrp	x2, 416000 <ferror@plt+0x13560>
  40fbe8:	add	x3, x3, #0xd42
  40fbec:	add	x2, x2, #0x508
  40fbf0:	mov	x19, x0
  40fbf4:	mov	x1, #0x1000                	// #4096
  40fbf8:	bl	402510 <snprintf@plt>
  40fbfc:	mov	x0, x19
  40fc00:	mov	w1, #0x0                   	// #0
  40fc04:	bl	402920 <open64@plt>
  40fc08:	mov	x12, #0x1020                	// #4128
  40fc0c:	ldp	x29, x30, [sp]
  40fc10:	ldr	x19, [sp, #16]
  40fc14:	add	sp, sp, x12
  40fc18:	ret
  40fc1c:	stp	x29, x30, [sp, #-64]!
  40fc20:	mov	x29, sp
  40fc24:	stp	x19, x20, [sp, #16]
  40fc28:	stp	x21, x22, [sp, #32]
  40fc2c:	mov	x21, x0
  40fc30:	mov	x22, x1
  40fc34:	adrp	x0, 416000 <ferror@plt+0x13560>
  40fc38:	add	x0, x0, #0xd42
  40fc3c:	stp	x23, x24, [sp, #48]
  40fc40:	bl	4024c0 <opendir@plt>
  40fc44:	cbz	x0, 40fcc0 <ferror@plt+0xd220>
  40fc48:	adrp	x23, 416000 <ferror@plt+0x13560>
  40fc4c:	adrp	x24, 416000 <ferror@plt+0x13560>
  40fc50:	mov	x20, x0
  40fc54:	add	x23, x23, #0xe11
  40fc58:	add	x24, x24, #0xe10
  40fc5c:	mov	x0, x20
  40fc60:	bl	402810 <readdir64@plt>
  40fc64:	mov	x19, x0
  40fc68:	cbz	x0, 40fca0 <ferror@plt+0xd200>
  40fc6c:	add	x19, x19, #0x13
  40fc70:	mov	x1, x23
  40fc74:	mov	x0, x19
  40fc78:	bl	402770 <strcmp@plt>
  40fc7c:	cbz	w0, 40fc5c <ferror@plt+0xd1bc>
  40fc80:	mov	x1, x24
  40fc84:	mov	x0, x19
  40fc88:	bl	402770 <strcmp@plt>
  40fc8c:	cbz	w0, 40fc5c <ferror@plt+0xd1bc>
  40fc90:	mov	x1, x22
  40fc94:	mov	x0, x19
  40fc98:	blr	x21
  40fc9c:	cbz	w0, 40fc5c <ferror@plt+0xd1bc>
  40fca0:	mov	x0, x20
  40fca4:	bl	402690 <closedir@plt>
  40fca8:	mov	w0, #0x0                   	// #0
  40fcac:	ldp	x19, x20, [sp, #16]
  40fcb0:	ldp	x21, x22, [sp, #32]
  40fcb4:	ldp	x23, x24, [sp, #48]
  40fcb8:	ldp	x29, x30, [sp], #64
  40fcbc:	ret
  40fcc0:	mov	w0, #0xffffffff            	// #-1
  40fcc4:	b	40fcac <ferror@plt+0xd20c>
  40fcc8:	cbz	w0, 40fd48 <ferror@plt+0xd2a8>
  40fccc:	stp	x29, x30, [sp, #-32]!
  40fcd0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40fcd4:	mov	x29, sp
  40fcd8:	ldr	x0, [x0, #4016]
  40fcdc:	stp	x19, x20, [sp, #16]
  40fce0:	and	w20, w1, #0xff
  40fce4:	ldr	x0, [x0]
  40fce8:	bl	410c20 <ferror@plt+0xe180>
  40fcec:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fcf0:	mov	x19, x1
  40fcf4:	str	x0, [x1, #1648]
  40fcf8:	cbnz	x0, 40fd10 <ferror@plt+0xd270>
  40fcfc:	adrp	x0, 416000 <ferror@plt+0x13560>
  40fd00:	add	x0, x0, #0xe35
  40fd04:	bl	4023e0 <perror@plt>
  40fd08:	mov	w0, #0x1                   	// #1
  40fd0c:	bl	4023c0 <exit@plt>
  40fd10:	adrp	x1, 42b000 <ferror@plt+0x28560>
  40fd14:	ldr	x1, [x1, #4056]
  40fd18:	ldr	w1, [x1]
  40fd1c:	cbz	w1, 40fd28 <ferror@plt+0xd288>
  40fd20:	mov	w1, #0x1                   	// #1
  40fd24:	bl	410cc0 <ferror@plt+0xe220>
  40fd28:	cbz	w20, 40fd3c <ferror@plt+0xd29c>
  40fd2c:	ldr	x0, [x19, #1648]
  40fd30:	ldp	x19, x20, [sp, #16]
  40fd34:	ldp	x29, x30, [sp], #32
  40fd38:	b	410e58 <ferror@plt+0xe3b8>
  40fd3c:	ldp	x19, x20, [sp, #16]
  40fd40:	ldp	x29, x30, [sp], #32
  40fd44:	ret
  40fd48:	ret
  40fd4c:	mov	w1, #0x1                   	// #1
  40fd50:	b	40fcc8 <ferror@plt+0xd228>
  40fd54:	stp	x29, x30, [sp, #-32]!
  40fd58:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fd5c:	mov	x29, sp
  40fd60:	str	x19, [sp, #16]
  40fd64:	add	x19, x0, #0x670
  40fd68:	ldr	x0, [x0, #1648]
  40fd6c:	cbz	x0, 40fd84 <ferror@plt+0xd2e4>
  40fd70:	bl	410eb0 <ferror@plt+0xe410>
  40fd74:	mov	x0, x19
  40fd78:	ldr	x19, [sp, #16]
  40fd7c:	ldp	x29, x30, [sp], #32
  40fd80:	b	410c54 <ferror@plt+0xe1b4>
  40fd84:	ldr	x19, [sp, #16]
  40fd88:	ldp	x29, x30, [sp], #32
  40fd8c:	ret
  40fd90:	mov	w1, #0x0                   	// #0
  40fd94:	b	40fcc8 <ferror@plt+0xd228>
  40fd98:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fd9c:	add	x0, x1, #0x670
  40fda0:	ldr	x1, [x1, #1648]
  40fda4:	cbz	x1, 40fdac <ferror@plt+0xd30c>
  40fda8:	b	410c54 <ferror@plt+0xe1b4>
  40fdac:	ret
  40fdb0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fdb4:	ldr	x0, [x0, #1648]
  40fdb8:	cmp	x0, #0x0
  40fdbc:	cset	w0, ne  // ne = any
  40fdc0:	ret
  40fdc4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fdc8:	ldr	x0, [x0, #1648]
  40fdcc:	ret
  40fdd0:	adrp	x2, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fdd4:	mov	x1, x0
  40fdd8:	ldr	x0, [x2, #1648]
  40fddc:	cbz	x0, 40fe08 <ferror@plt+0xd368>
  40fde0:	stp	x29, x30, [sp, #-32]!
  40fde4:	mov	x29, sp
  40fde8:	str	x19, [sp, #16]
  40fdec:	mov	x19, x2
  40fdf0:	cbz	x1, 40fdf8 <ferror@plt+0xd358>
  40fdf4:	bl	410cc8 <ferror@plt+0xe228>
  40fdf8:	ldr	x0, [x19, #1648]
  40fdfc:	ldr	x19, [sp, #16]
  40fe00:	ldp	x29, x30, [sp], #32
  40fe04:	b	410dc4 <ferror@plt+0xe324>
  40fe08:	ret
  40fe0c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fe10:	ldr	x0, [x0, #1648]
  40fe14:	cbz	x0, 40fe1c <ferror@plt+0xd37c>
  40fe18:	b	410e00 <ferror@plt+0xe360>
  40fe1c:	ret
  40fe20:	adrp	x4, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fe24:	mov	w3, w0
  40fe28:	mov	x2, x1
  40fe2c:	tst	w3, #0x6
  40fe30:	ldr	x0, [x4, #1648]
  40fe34:	b.eq	40fe64 <ferror@plt+0xd3c4>  // b.none
  40fe38:	cbz	x0, 40fe68 <ferror@plt+0xd3c8>
  40fe3c:	stp	x29, x30, [sp, #-32]!
  40fe40:	mov	x29, sp
  40fe44:	str	x19, [sp, #16]
  40fe48:	mov	x19, x4
  40fe4c:	cbz	x1, 40fe54 <ferror@plt+0xd3b4>
  40fe50:	bl	410cc8 <ferror@plt+0xe228>
  40fe54:	ldr	x0, [x19, #1648]
  40fe58:	ldr	x19, [sp, #16]
  40fe5c:	ldp	x29, x30, [sp], #32
  40fe60:	b	410e58 <ferror@plt+0xe3b8>
  40fe64:	cbnz	x0, 40fe84 <ferror@plt+0xd3e4>
  40fe68:	mov	w0, #0x5                   	// #5
  40fe6c:	tst	w3, w0
  40fe70:	b.eq	40fe84 <ferror@plt+0xd3e4>  // b.none
  40fe74:	adrp	x0, 413000 <ferror@plt+0x10560>
  40fe78:	mov	x1, x2
  40fe7c:	add	x0, x0, #0xecd
  40fe80:	b	4029f0 <printf@plt>
  40fe84:	ret
  40fe88:	mov	w2, w0
  40fe8c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fe90:	tst	w2, #0x6
  40fe94:	ldr	x0, [x0, #1648]
  40fe98:	b.eq	40fea4 <ferror@plt+0xd404>  // b.none
  40fe9c:	cbz	x0, 40fea8 <ferror@plt+0xd408>
  40fea0:	b	410eb0 <ferror@plt+0xe410>
  40fea4:	cbnz	x0, 40fec0 <ferror@plt+0xd420>
  40fea8:	mov	w0, #0x5                   	// #5
  40feac:	tst	w2, w0
  40feb0:	b.eq	40fec0 <ferror@plt+0xd420>  // b.none
  40feb4:	adrp	x0, 413000 <ferror@plt+0x10560>
  40feb8:	add	x0, x0, #0xecd
  40febc:	b	4029f0 <printf@plt>
  40fec0:	ret
  40fec4:	mov	w5, w0
  40fec8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40fecc:	mov	x6, x2
  40fed0:	tst	w5, #0x6
  40fed4:	mov	x2, x3
  40fed8:	mov	w3, w4
  40fedc:	ldr	x0, [x0, #1648]
  40fee0:	b.eq	40ff00 <ferror@plt+0xd460>  // b.none
  40fee4:	cbz	x0, 40ff04 <ferror@plt+0xd464>
  40fee8:	cbnz	x6, 40fef4 <ferror@plt+0xd454>
  40feec:	mov	w1, w4
  40fef0:	b	410fe0 <ferror@plt+0xe540>
  40fef4:	mov	w2, w4
  40fef8:	mov	x1, x6
  40fefc:	b	4111c0 <ferror@plt+0xe720>
  40ff00:	cbnz	x0, 40ff20 <ferror@plt+0xd480>
  40ff04:	mov	w0, #0x5                   	// #5
  40ff08:	tst	w5, w0
  40ff0c:	b.eq	40ff20 <ferror@plt+0xd480>  // b.none
  40ff10:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40ff14:	ldr	x0, [x0, #4016]
  40ff18:	ldr	x0, [x0]
  40ff1c:	b	410728 <ferror@plt+0xdc88>
  40ff20:	ret
  40ff24:	mov	w5, w0
  40ff28:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40ff2c:	mov	x6, x2
  40ff30:	tst	w5, #0x6
  40ff34:	mov	x2, x3
  40ff38:	mov	x3, x4
  40ff3c:	ldr	x0, [x0, #1648]
  40ff40:	b.eq	40ff60 <ferror@plt+0xd4c0>  // b.none
  40ff44:	cbz	x0, 40ff64 <ferror@plt+0xd4c4>
  40ff48:	cbnz	x6, 40ff54 <ferror@plt+0xd4b4>
  40ff4c:	mov	x1, x4
  40ff50:	b	410ff0 <ferror@plt+0xe550>
  40ff54:	mov	x2, x4
  40ff58:	mov	x1, x6
  40ff5c:	b	4111ec <ferror@plt+0xe74c>
  40ff60:	cbnz	x0, 40ff80 <ferror@plt+0xd4e0>
  40ff64:	mov	w0, #0x5                   	// #5
  40ff68:	tst	w5, w0
  40ff6c:	b.eq	40ff80 <ferror@plt+0xd4e0>  // b.none
  40ff70:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40ff74:	ldr	x0, [x0, #4016]
  40ff78:	ldr	x0, [x0]
  40ff7c:	b	410728 <ferror@plt+0xdc88>
  40ff80:	ret
  40ff84:	mov	w5, w0
  40ff88:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40ff8c:	mov	x6, x2
  40ff90:	tst	w5, #0x6
  40ff94:	mov	x2, x3
  40ff98:	and	w3, w4, #0xff
  40ff9c:	ldr	x0, [x0, #1648]
  40ffa0:	b.eq	40ffc0 <ferror@plt+0xd520>  // b.none
  40ffa4:	cbz	x0, 40ffc4 <ferror@plt+0xd524>
  40ffa8:	cbnz	x6, 40ffb4 <ferror@plt+0xd514>
  40ffac:	mov	w1, w3
  40ffb0:	b	410f7c <ferror@plt+0xe4dc>
  40ffb4:	mov	w2, w3
  40ffb8:	mov	x1, x6
  40ffbc:	b	411110 <ferror@plt+0xe670>
  40ffc0:	cbnz	x0, 40ffe0 <ferror@plt+0xd540>
  40ffc4:	mov	w0, #0x5                   	// #5
  40ffc8:	tst	w5, w0
  40ffcc:	b.eq	40ffe0 <ferror@plt+0xd540>  // b.none
  40ffd0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  40ffd4:	ldr	x0, [x0, #4016]
  40ffd8:	ldr	x0, [x0]
  40ffdc:	b	410728 <ferror@plt+0xdc88>
  40ffe0:	ret
  40ffe4:	mov	w5, w0
  40ffe8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  40ffec:	mov	x6, x2
  40fff0:	tst	w5, #0x6
  40fff4:	mov	x2, x3
  40fff8:	and	w3, w4, #0xffff
  40fffc:	ldr	x0, [x0, #1648]
  410000:	b.eq	410020 <ferror@plt+0xd580>  // b.none
  410004:	cbz	x0, 410024 <ferror@plt+0xd584>
  410008:	cbnz	x6, 410014 <ferror@plt+0xd574>
  41000c:	mov	w1, w3
  410010:	b	410f8c <ferror@plt+0xe4ec>
  410014:	mov	w2, w3
  410018:	mov	x1, x6
  41001c:	b	41113c <ferror@plt+0xe69c>
  410020:	cbnz	x0, 410040 <ferror@plt+0xd5a0>
  410024:	mov	w0, #0x5                   	// #5
  410028:	tst	w5, w0
  41002c:	b.eq	410040 <ferror@plt+0xd5a0>  // b.none
  410030:	adrp	x0, 42b000 <ferror@plt+0x28560>
  410034:	ldr	x0, [x0, #4016]
  410038:	ldr	x0, [x0]
  41003c:	b	410728 <ferror@plt+0xdc88>
  410040:	ret
  410044:	mov	w5, w0
  410048:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  41004c:	mov	x6, x2
  410050:	tst	w5, #0x6
  410054:	mov	x2, x3
  410058:	mov	w3, w4
  41005c:	ldr	x0, [x0, #1648]
  410060:	b.eq	410080 <ferror@plt+0xd5e0>  // b.none
  410064:	cbz	x0, 410084 <ferror@plt+0xd5e4>
  410068:	cbnz	x6, 410074 <ferror@plt+0xd5d4>
  41006c:	mov	w1, w4
  410070:	b	410f9c <ferror@plt+0xe4fc>
  410074:	mov	w2, w4
  410078:	mov	x1, x6
  41007c:	b	41108c <ferror@plt+0xe5ec>
  410080:	cbnz	x0, 4100a0 <ferror@plt+0xd600>
  410084:	mov	w0, #0x5                   	// #5
  410088:	tst	w5, w0
  41008c:	b.eq	4100a0 <ferror@plt+0xd600>  // b.none
  410090:	adrp	x0, 42b000 <ferror@plt+0x28560>
  410094:	ldr	x0, [x0, #4016]
  410098:	ldr	x0, [x0]
  41009c:	b	410728 <ferror@plt+0xdc88>
  4100a0:	ret
  4100a4:	mov	w5, w0
  4100a8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4100ac:	mov	x6, x2
  4100b0:	tst	w5, #0x6
  4100b4:	mov	x2, x3
  4100b8:	mov	x3, x4
  4100bc:	ldr	x0, [x0, #1648]
  4100c0:	b.eq	4100e0 <ferror@plt+0xd640>  // b.none
  4100c4:	cbz	x0, 4100e4 <ferror@plt+0xd644>
  4100c8:	cbnz	x6, 4100d4 <ferror@plt+0xd634>
  4100cc:	mov	x1, x4
  4100d0:	b	410fac <ferror@plt+0xe50c>
  4100d4:	mov	x2, x4
  4100d8:	mov	x1, x6
  4100dc:	b	4110b8 <ferror@plt+0xe618>
  4100e0:	cbnz	x0, 410100 <ferror@plt+0xd660>
  4100e4:	mov	w0, #0x5                   	// #5
  4100e8:	tst	w5, w0
  4100ec:	b.eq	410100 <ferror@plt+0xd660>  // b.none
  4100f0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4100f4:	ldr	x0, [x0, #4016]
  4100f8:	ldr	x0, [x0]
  4100fc:	b	410728 <ferror@plt+0xdc88>
  410100:	ret
  410104:	mov	w5, w0
  410108:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  41010c:	mov	x6, x2
  410110:	tst	w5, #0x6
  410114:	mov	x2, x3
  410118:	mov	x3, x4
  41011c:	ldr	x0, [x0, #1648]
  410120:	b.eq	410140 <ferror@plt+0xd6a0>  // b.none
  410124:	cbz	x0, 410144 <ferror@plt+0xd6a4>
  410128:	cbnz	x6, 410134 <ferror@plt+0xd694>
  41012c:	mov	x1, x4
  410130:	b	410fcc <ferror@plt+0xe52c>
  410134:	mov	x2, x4
  410138:	mov	x1, x6
  41013c:	b	411168 <ferror@plt+0xe6c8>
  410140:	cbnz	x0, 410160 <ferror@plt+0xd6c0>
  410144:	mov	w0, #0x5                   	// #5
  410148:	tst	w5, w0
  41014c:	b.eq	410160 <ferror@plt+0xd6c0>  // b.none
  410150:	adrp	x0, 42b000 <ferror@plt+0x28560>
  410154:	ldr	x0, [x0, #4016]
  410158:	ldr	x0, [x0]
  41015c:	b	410728 <ferror@plt+0xdc88>
  410160:	ret
  410164:	mov	w5, w0
  410168:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  41016c:	mov	x6, x2
  410170:	tst	w5, #0x6
  410174:	mov	x2, x3
  410178:	mov	x3, x4
  41017c:	ldr	x0, [x0, #1648]
  410180:	b.eq	4101a0 <ferror@plt+0xd700>  // b.none
  410184:	cbz	x0, 4101a4 <ferror@plt+0xd704>
  410188:	cbnz	x6, 410194 <ferror@plt+0xd6f4>
  41018c:	mov	x1, x4
  410190:	b	410fd0 <ferror@plt+0xe530>
  410194:	mov	x2, x4
  410198:	mov	x1, x6
  41019c:	b	411194 <ferror@plt+0xe6f4>
  4101a0:	cbnz	x0, 4101c0 <ferror@plt+0xd720>
  4101a4:	mov	w0, #0x5                   	// #5
  4101a8:	tst	w5, w0
  4101ac:	b.eq	4101c0 <ferror@plt+0xd720>  // b.none
  4101b0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4101b4:	ldr	x0, [x0, #4016]
  4101b8:	ldr	x0, [x0]
  4101bc:	b	410728 <ferror@plt+0xdc88>
  4101c0:	ret
  4101c4:	mov	w4, w0
  4101c8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4101cc:	mov	x5, x2
  4101d0:	fmov	d1, d0
  4101d4:	ldr	x0, [x0, #1648]
  4101d8:	mov	x2, x3
  4101dc:	tst	w4, #0x6
  4101e0:	b.eq	4101f8 <ferror@plt+0xd758>  // b.none
  4101e4:	cbz	x0, 4101fc <ferror@plt+0xd75c>
  4101e8:	cbnz	x5, 4101f0 <ferror@plt+0xd750>
  4101ec:	b	410f70 <ferror@plt+0xe4d0>
  4101f0:	mov	x1, x5
  4101f4:	b	411058 <ferror@plt+0xe5b8>
  4101f8:	cbnz	x0, 41021c <ferror@plt+0xd77c>
  4101fc:	mov	w0, #0x5                   	// #5
  410200:	tst	w4, w0
  410204:	b.eq	41021c <ferror@plt+0xd77c>  // b.none
  410208:	adrp	x0, 42b000 <ferror@plt+0x28560>
  41020c:	fmov	d0, d1
  410210:	ldr	x0, [x0, #4016]
  410214:	ldr	x0, [x0]
  410218:	b	410728 <ferror@plt+0xdc88>
  41021c:	ret
  410220:	stp	x29, x30, [sp, #-112]!
  410224:	mov	x3, x0
  410228:	adrp	x2, 416000 <ferror@plt+0x13560>
  41022c:	mov	x29, sp
  410230:	stp	x19, x20, [sp, #16]
  410234:	add	x20, sp, #0x30
  410238:	mov	x19, x0
  41023c:	add	x2, x2, #0xe41
  410240:	mov	x0, x20
  410244:	str	x21, [sp, #32]
  410248:	mov	w21, w1
  41024c:	mov	x1, #0x40                  	// #64
  410250:	bl	402510 <snprintf@plt>
  410254:	mov	w4, w21
  410258:	mov	x3, x20
  41025c:	mov	x2, x19
  410260:	mov	w1, #0x6                   	// #6
  410264:	mov	w0, #0x4                   	// #4
  410268:	bl	410044 <ferror@plt+0xd5a4>
  41026c:	ldp	x19, x20, [sp, #16]
  410270:	ldr	x21, [sp, #32]
  410274:	ldp	x29, x30, [sp], #112
  410278:	ret
  41027c:	mov	w5, w0
  410280:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  410284:	mov	w6, w1
  410288:	tst	w5, #0x6
  41028c:	mov	x1, x2
  410290:	mov	x2, x3
  410294:	ldr	x0, [x0, #1648]
  410298:	mov	x3, x4
  41029c:	b.eq	4102d0 <ferror@plt+0xd830>  // b.none
  4102a0:	cbz	x0, 4102d4 <ferror@plt+0xd834>
  4102a4:	cmp	x1, #0x0
  4102a8:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  4102ac:	b.ne	4102b4 <ferror@plt+0xd814>  // b.any
  4102b0:	b	410cc8 <ferror@plt+0xe228>
  4102b4:	cmp	x1, #0x0
  4102b8:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  4102bc:	b.eq	4102c8 <ferror@plt+0xd828>  // b.none
  4102c0:	mov	x1, x4
  4102c4:	b	410f14 <ferror@plt+0xe474>
  4102c8:	mov	x2, x4
  4102cc:	b	411000 <ferror@plt+0xe560>
  4102d0:	cbnz	x0, 4102f4 <ferror@plt+0xd854>
  4102d4:	mov	w0, #0x5                   	// #5
  4102d8:	tst	w5, w0
  4102dc:	b.eq	4102f4 <ferror@plt+0xd854>  // b.none
  4102e0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4102e4:	mov	w1, w6
  4102e8:	ldr	x0, [x0, #4016]
  4102ec:	ldr	x0, [x0]
  4102f0:	b	410728 <ferror@plt+0xdc88>
  4102f4:	ret
  4102f8:	stp	x29, x30, [sp, #-112]!
  4102fc:	mov	x3, x0
  410300:	adrp	x2, 416000 <ferror@plt+0x13560>
  410304:	mov	x29, sp
  410308:	stp	x19, x20, [sp, #16]
  41030c:	add	x20, sp, #0x30
  410310:	mov	x19, x0
  410314:	add	x2, x2, #0xe48
  410318:	mov	x0, x20
  41031c:	str	x21, [sp, #32]
  410320:	mov	x21, x1
  410324:	mov	x1, #0x40                  	// #64
  410328:	bl	402510 <snprintf@plt>
  41032c:	mov	x4, x21
  410330:	mov	x3, x20
  410334:	mov	x2, x19
  410338:	mov	w1, #0x6                   	// #6
  41033c:	mov	w0, #0x4                   	// #4
  410340:	bl	41027c <ferror@plt+0xd7dc>
  410344:	ldp	x19, x20, [sp, #16]
  410348:	ldr	x21, [sp, #32]
  41034c:	ldp	x29, x30, [sp], #112
  410350:	ret
  410354:	mov	w5, w0
  410358:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  41035c:	mov	x6, x2
  410360:	and	w4, w4, #0xff
  410364:	ldr	x0, [x0, #1648]
  410368:	mov	x2, x3
  41036c:	tst	w5, #0x6
  410370:	b.eq	410390 <ferror@plt+0xd8f0>  // b.none
  410374:	cbz	x0, 410394 <ferror@plt+0xd8f4>
  410378:	cbz	x6, 410388 <ferror@plt+0xd8e8>
  41037c:	mov	w2, w4
  410380:	mov	x1, x6
  410384:	b	41102c <ferror@plt+0xe58c>
  410388:	mov	w1, w4
  41038c:	b	410f40 <ferror@plt+0xe4a0>
  410390:	cbnz	x0, 4103c8 <ferror@plt+0xd928>
  410394:	mov	w0, #0x5                   	// #5
  410398:	tst	w5, w0
  41039c:	b.eq	4103c8 <ferror@plt+0xd928>  // b.none
  4103a0:	cmp	w4, #0x0
  4103a4:	adrp	x3, 416000 <ferror@plt+0x13560>
  4103a8:	adrp	x0, 416000 <ferror@plt+0x13560>
  4103ac:	add	x3, x3, #0xe54
  4103b0:	add	x0, x0, #0xe4f
  4103b4:	csel	x3, x0, x3, ne  // ne = any
  4103b8:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4103bc:	ldr	x0, [x0, #4016]
  4103c0:	ldr	x0, [x0]
  4103c4:	b	410728 <ferror@plt+0xdc88>
  4103c8:	ret
  4103cc:	stp	x29, x30, [sp, #-96]!
  4103d0:	tst	w0, #0x6
  4103d4:	mov	x29, sp
  4103d8:	stp	x19, x20, [sp, #16]
  4103dc:	mov	x20, x2
  4103e0:	mov	x2, x3
  4103e4:	mov	x3, x4
  4103e8:	adrp	x4, 437000 <stdin@@GLIBC_2.17+0x7208>
  4103ec:	ldr	x4, [x4, #1648]
  4103f0:	b.eq	410434 <ferror@plt+0xd994>  // b.none
  4103f4:	cbz	x4, 410438 <ferror@plt+0xd998>
  4103f8:	add	x19, sp, #0x20
  4103fc:	mov	x1, #0x40                  	// #64
  410400:	mov	x0, x19
  410404:	adrp	x2, 416000 <ferror@plt+0x13560>
  410408:	add	x2, x2, #0xe5a
  41040c:	bl	402510 <snprintf@plt>
  410410:	mov	x4, x19
  410414:	mov	x2, x20
  410418:	mov	x3, #0x0                   	// #0
  41041c:	mov	w1, #0x6                   	// #6
  410420:	mov	w0, #0x2                   	// #2
  410424:	bl	41027c <ferror@plt+0xd7dc>
  410428:	ldp	x19, x20, [sp, #16]
  41042c:	ldp	x29, x30, [sp], #96
  410430:	ret
  410434:	cbnz	x4, 410428 <ferror@plt+0xd988>
  410438:	mov	w4, #0x5                   	// #5
  41043c:	tst	w0, w4
  410440:	b.eq	410428 <ferror@plt+0xd988>  // b.none
  410444:	adrp	x0, 42b000 <ferror@plt+0x28560>
  410448:	ldr	x0, [x0, #4016]
  41044c:	ldr	x0, [x0]
  410450:	bl	410728 <ferror@plt+0xdc88>
  410454:	b	410428 <ferror@plt+0xd988>
  410458:	stp	x29, x30, [sp, #-112]!
  41045c:	tst	w0, #0x6
  410460:	mov	x29, sp
  410464:	stp	x19, x20, [sp, #16]
  410468:	adrp	x20, 437000 <stdin@@GLIBC_2.17+0x7208>
  41046c:	mov	x19, x2
  410470:	str	x21, [sp, #32]
  410474:	mov	x2, x3
  410478:	mov	w3, w4
  41047c:	ldr	x4, [x20, #1648]
  410480:	b.eq	4104d4 <ferror@plt+0xda34>  // b.none
  410484:	cbz	x4, 4104d8 <ferror@plt+0xda38>
  410488:	add	x21, sp, #0x30
  41048c:	adrp	x2, 414000 <ferror@plt+0x11560>
  410490:	mov	x0, x21
  410494:	add	x2, x2, #0x343
  410498:	mov	x1, #0x40                  	// #64
  41049c:	bl	402510 <snprintf@plt>
  4104a0:	cbz	x19, 4104c4 <ferror@plt+0xda24>
  4104a4:	ldr	x0, [x20, #1648]
  4104a8:	mov	x2, x21
  4104ac:	mov	x1, x19
  4104b0:	bl	411000 <ferror@plt+0xe560>
  4104b4:	ldp	x19, x20, [sp, #16]
  4104b8:	ldr	x21, [sp, #32]
  4104bc:	ldp	x29, x30, [sp], #112
  4104c0:	ret
  4104c4:	ldr	x0, [x20, #1648]
  4104c8:	mov	x1, x21
  4104cc:	bl	410f14 <ferror@plt+0xe474>
  4104d0:	b	4104b4 <ferror@plt+0xda14>
  4104d4:	cbnz	x4, 4104b4 <ferror@plt+0xda14>
  4104d8:	mov	w4, #0x5                   	// #5
  4104dc:	tst	w0, w4
  4104e0:	b.eq	4104b4 <ferror@plt+0xda14>  // b.none
  4104e4:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4104e8:	ldr	x0, [x0, #4016]
  4104ec:	ldr	x0, [x0]
  4104f0:	bl	410728 <ferror@plt+0xdc88>
  4104f4:	b	4104b4 <ferror@plt+0xda14>
  4104f8:	mov	w5, w0
  4104fc:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  410500:	mov	x6, x2
  410504:	tst	w5, #0x6
  410508:	mov	x2, x3
  41050c:	mov	x3, x4
  410510:	ldr	x0, [x0, #1648]
  410514:	b.eq	41052c <ferror@plt+0xda8c>  // b.none
  410518:	cbz	x0, 410530 <ferror@plt+0xda90>
  41051c:	cbz	x6, 410528 <ferror@plt+0xda88>
  410520:	mov	x1, x6
  410524:	b	411218 <ferror@plt+0xe778>
  410528:	b	410f64 <ferror@plt+0xe4c4>
  41052c:	cbnz	x0, 41054c <ferror@plt+0xdaac>
  410530:	mov	w0, #0x5                   	// #5
  410534:	tst	w5, w0
  410538:	b.eq	41054c <ferror@plt+0xdaac>  // b.none
  41053c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  410540:	ldr	x0, [x0, #4016]
  410544:	ldr	x0, [x0]
  410548:	b	410728 <ferror@plt+0xdc88>
  41054c:	ret
  410550:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  410554:	ldr	x0, [x0, #1648]
  410558:	cbnz	x0, 410574 <ferror@plt+0xdad4>
  41055c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  410560:	ldr	x0, [x0, #4048]
  410564:	ldr	x1, [x0]
  410568:	adrp	x0, 413000 <ferror@plt+0x10560>
  41056c:	add	x0, x0, #0xecd
  410570:	b	4029f0 <printf@plt>
  410574:	ret
  410578:	cmp	w1, #0x0
  41057c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  410580:	b.ne	41058c <ferror@plt+0xdaec>  // b.any
  410584:	mov	w0, #0x0                   	// #0
  410588:	ret
  41058c:	stp	x29, x30, [sp, #-32]!
  410590:	cmp	w0, #0x2
  410594:	mov	x29, sp
  410598:	stp	x19, x20, [sp, #16]
  41059c:	b.ne	4105c8 <ferror@plt+0xdb28>  // b.any
  4105a0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  4105a4:	mov	w19, #0x1                   	// #1
  4105a8:	add	x20, x0, #0x678
  4105ac:	str	w19, [x0, #1656]
  4105b0:	adrp	x0, 416000 <ferror@plt+0x13560>
  4105b4:	add	x0, x0, #0xe60
  4105b8:	bl	402a20 <getenv@plt>
  4105bc:	cbnz	x0, 4105f0 <ferror@plt+0xdb50>
  4105c0:	mov	w0, w19
  4105c4:	b	4105e4 <ferror@plt+0xdb44>
  4105c8:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4105cc:	ldr	x0, [x0, #4016]
  4105d0:	ldr	x0, [x0]
  4105d4:	bl	402530 <fileno@plt>
  4105d8:	bl	402900 <isatty@plt>
  4105dc:	cbnz	w0, 4105a0 <ferror@plt+0xdb00>
  4105e0:	mov	w0, #0x0                   	// #0
  4105e4:	ldp	x19, x20, [sp, #16]
  4105e8:	ldp	x29, x30, [sp], #32
  4105ec:	ret
  4105f0:	mov	w1, #0x3b                  	// #59
  4105f4:	bl	4026c0 <strrchr@plt>
  4105f8:	mov	x2, x0
  4105fc:	cbz	x0, 4105c0 <ferror@plt+0xdb20>
  410600:	ldrb	w3, [x0, #1]
  410604:	sub	w0, w3, #0x30
  410608:	and	w0, w0, #0xff
  41060c:	cmp	w0, #0x6
  410610:	cset	w1, ls  // ls = plast
  410614:	cmp	w3, #0x38
  410618:	csinc	w0, w1, wzr, ne  // ne = any
  41061c:	cbz	w0, 4105c0 <ferror@plt+0xdb20>
  410620:	ldrb	w1, [x2, #2]
  410624:	cbnz	w1, 4105e4 <ferror@plt+0xdb44>
  410628:	str	w19, [x20, #4]
  41062c:	b	4105e4 <ferror@plt+0xdb44>
  410630:	cbnz	x1, 410654 <ferror@plt+0xdbb4>
  410634:	mov	w0, #0x0                   	// #0
  410638:	ret
  41063c:	mov	w0, #0x0                   	// #0
  410640:	mov	sp, x29
  410644:	ldp	x19, x20, [sp, #16]
  410648:	ldr	x21, [sp, #32]
  41064c:	ldp	x29, x30, [sp], #48
  410650:	ret
  410654:	stp	x29, x30, [sp, #-48]!
  410658:	mov	x29, sp
  41065c:	stp	x19, x20, [sp, #16]
  410660:	mov	x19, x0
  410664:	mov	x20, x1
  410668:	str	x21, [sp, #32]
  41066c:	bl	4023a0 <strlen@plt>
  410670:	add	x1, x0, #0x10
  410674:	add	x2, x0, #0x1
  410678:	and	x1, x1, #0xfffffffffffffff0
  41067c:	sub	sp, sp, x1
  410680:	mov	x1, x19
  410684:	mov	x0, sp
  410688:	bl	402370 <memcpy@plt>
  41068c:	mov	w1, #0x3d                  	// #61
  410690:	mov	x21, x0
  410694:	bl	402970 <strchrnul@plt>
  410698:	mov	x19, x0
  41069c:	ldrb	w0, [x0]
  4106a0:	cbz	w0, 4106a8 <ferror@plt+0xdc08>
  4106a4:	strb	wzr, [x19], #1
  4106a8:	mov	x0, x21
  4106ac:	adrp	x1, 416000 <ferror@plt+0x13560>
  4106b0:	add	x1, x1, #0xe6a
  4106b4:	bl	40c3ac <ferror@plt+0x990c>
  4106b8:	tst	w0, #0xff
  4106bc:	b.ne	41063c <ferror@plt+0xdb9c>  // b.any
  4106c0:	ldrb	w0, [x19]
  4106c4:	cbz	w0, 4106dc <ferror@plt+0xdc3c>
  4106c8:	adrp	x1, 416000 <ferror@plt+0x13560>
  4106cc:	mov	x0, x19
  4106d0:	add	x1, x1, #0xe71
  4106d4:	bl	402770 <strcmp@plt>
  4106d8:	cbnz	w0, 4106ec <ferror@plt+0xdc4c>
  4106dc:	mov	w0, #0x2                   	// #2
  4106e0:	str	w0, [x20]
  4106e4:	mov	w0, #0x1                   	// #1
  4106e8:	b	410640 <ferror@plt+0xdba0>
  4106ec:	adrp	x1, 416000 <ferror@plt+0x13560>
  4106f0:	mov	x0, x19
  4106f4:	add	x1, x1, #0xe78
  4106f8:	bl	402770 <strcmp@plt>
  4106fc:	cbnz	w0, 41070c <ferror@plt+0xdc6c>
  410700:	mov	w0, #0x1                   	// #1
  410704:	str	w0, [x20]
  410708:	b	410640 <ferror@plt+0xdba0>
  41070c:	adrp	x1, 416000 <ferror@plt+0x13560>
  410710:	mov	x0, x19
  410714:	add	x1, x1, #0xe7d
  410718:	bl	402770 <strcmp@plt>
  41071c:	cbnz	w0, 41063c <ferror@plt+0xdb9c>
  410720:	str	wzr, [x20]
  410724:	b	4106e4 <ferror@plt+0xdc44>
  410728:	stp	x29, x30, [sp, #-304]!
  41072c:	mov	x29, sp
  410730:	stp	x19, x20, [sp, #16]
  410734:	mov	x20, x0
  410738:	add	x0, sp, #0x130
  41073c:	stp	x0, x0, [sp, #96]
  410740:	add	x0, sp, #0x100
  410744:	str	x0, [sp, #112]
  410748:	mov	w0, #0xffffffd8            	// #-40
  41074c:	str	w0, [sp, #120]
  410750:	mov	w0, #0xffffff80            	// #-128
  410754:	str	w0, [sp, #124]
  410758:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7208>
  41075c:	stp	x21, x22, [sp, #32]
  410760:	mov	x22, x2
  410764:	add	x2, x0, #0x678
  410768:	ldr	w0, [x0, #1656]
  41076c:	str	x23, [sp, #48]
  410770:	add	x23, sp, #0x40
  410774:	str	q0, [sp, #128]
  410778:	str	q1, [sp, #144]
  41077c:	str	q2, [sp, #160]
  410780:	str	q3, [sp, #176]
  410784:	str	q4, [sp, #192]
  410788:	str	q5, [sp, #208]
  41078c:	str	q6, [sp, #224]
  410790:	str	q7, [sp, #240]
  410794:	stp	x3, x4, [sp, #264]
  410798:	stp	x5, x6, [sp, #280]
  41079c:	str	x7, [sp, #296]
  4107a0:	cbz	w0, 4107ac <ferror@plt+0xdd0c>
  4107a4:	cmp	w1, #0x6
  4107a8:	b.ne	4107e0 <ferror@plt+0xdd40>  // b.any
  4107ac:	ldp	x0, x1, [sp, #96]
  4107b0:	stp	x0, x1, [sp, #64]
  4107b4:	mov	x2, x23
  4107b8:	ldp	x0, x1, [sp, #112]
  4107bc:	stp	x0, x1, [sp, #80]
  4107c0:	mov	x1, x22
  4107c4:	mov	x0, x20
  4107c8:	bl	4029e0 <vfprintf@plt>
  4107cc:	ldp	x19, x20, [sp, #16]
  4107d0:	ldp	x21, x22, [sp, #32]
  4107d4:	ldr	x23, [sp, #48]
  4107d8:	ldp	x29, x30, [sp], #304
  4107dc:	ret
  4107e0:	ldr	w0, [x2, #4]
  4107e4:	adrp	x3, 416000 <ferror@plt+0x13560>
  4107e8:	mov	w1, w1
  4107ec:	add	x3, x3, #0xeec
  4107f0:	cbz	w0, 41085c <ferror@plt+0xddbc>
  4107f4:	ldr	w1, [x3, x1, lsl #2]
  4107f8:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4107fc:	add	x0, x0, #0xcf8
  410800:	adrp	x21, 413000 <ferror@plt+0x10560>
  410804:	add	x21, x21, #0xecd
  410808:	ldr	x2, [x0, w1, uxtw #3]
  41080c:	mov	x1, x21
  410810:	mov	x0, x20
  410814:	bl	402a60 <fprintf@plt>
  410818:	mov	w19, w0
  41081c:	ldp	x0, x1, [sp, #96]
  410820:	stp	x0, x1, [sp, #64]
  410824:	mov	x2, x23
  410828:	ldp	x0, x1, [sp, #112]
  41082c:	stp	x0, x1, [sp, #80]
  410830:	mov	x1, x22
  410834:	mov	x0, x20
  410838:	bl	4029e0 <vfprintf@plt>
  41083c:	add	w19, w19, w0
  410840:	mov	x1, x21
  410844:	mov	x0, x20
  410848:	adrp	x2, 416000 <ferror@plt+0x13560>
  41084c:	add	x2, x2, #0xe83
  410850:	bl	402a60 <fprintf@plt>
  410854:	add	w0, w19, w0
  410858:	b	4107cc <ferror@plt+0xdd2c>
  41085c:	add	x3, x3, #0x1c
  410860:	b	4107f4 <ferror@plt+0xdd54>
  410864:	and	w0, w0, #0xff
  410868:	cmp	w0, #0x2
  41086c:	b.eq	410880 <ferror@plt+0xdde0>  // b.none
  410870:	cmp	w0, #0xa
  410874:	mov	w1, #0x3                   	// #3
  410878:	mov	w0, #0x6                   	// #6
  41087c:	csel	w0, w0, w1, ne  // ne = any
  410880:	ret
  410884:	and	w0, w0, #0xff
  410888:	cmp	w0, #0x2
  41088c:	b.eq	4108a4 <ferror@plt+0xde04>  // b.none
  410890:	cmp	w0, #0x6
  410894:	mov	w1, #0x4                   	// #4
  410898:	mov	w0, #0x6                   	// #6
  41089c:	csel	w0, w0, w1, ne  // ne = any
  4108a0:	ret
  4108a4:	mov	w0, #0x5                   	// #5
  4108a8:	b	4108a0 <ferror@plt+0xde00>
  4108ac:	stp	x29, x30, [sp, #-80]!
  4108b0:	mov	x29, sp
  4108b4:	stp	x19, x20, [sp, #16]
  4108b8:	mov	x19, x1
  4108bc:	mov	x20, x2
  4108c0:	stp	x21, x22, [sp, #32]
  4108c4:	mov	x21, x3
  4108c8:	stp	x23, x24, [sp, #48]
  4108cc:	mov	w23, w0
  4108d0:	stp	x25, x26, [sp, #64]
  4108d4:	bl	402a10 <__errno_location@plt>
  4108d8:	cmp	w23, #0x1c
  4108dc:	mov	x22, x0
  4108e0:	b.ne	410968 <ferror@plt+0xdec8>  // b.any
  4108e4:	adrp	x25, 414000 <ferror@plt+0x11560>
  4108e8:	mov	x23, x20
  4108ec:	add	x25, x25, #0x937
  4108f0:	mov	w26, #0x2f                  	// #47
  4108f4:	str	wzr, [x0]
  4108f8:	ldr	w24, [x19]
  4108fc:	mov	x1, x21
  410900:	mov	x2, x25
  410904:	mov	x0, x23
  410908:	rev	w24, w24
  41090c:	lsr	w3, w24, #12
  410910:	bl	402510 <snprintf@plt>
  410914:	sxtw	x1, w0
  410918:	cmp	x21, w0, sxtw
  41091c:	b.ls	410940 <ferror@plt+0xdea0>  // b.plast
  410920:	add	x19, x19, #0x4
  410924:	tbnz	w24, #8, 41094c <ferror@plt+0xdeac>
  410928:	add	x0, x23, x1
  41092c:	strb	w26, [x23, x1]
  410930:	mvn	x1, x1
  410934:	add	x23, x0, #0x1
  410938:	add	x21, x21, x1
  41093c:	b	4108f8 <ferror@plt+0xde58>
  410940:	mov	w0, #0xfffffff9            	// #-7
  410944:	mov	x20, #0x0                   	// #0
  410948:	str	w0, [x22]
  41094c:	mov	x0, x20
  410950:	ldp	x19, x20, [sp, #16]
  410954:	ldp	x21, x22, [sp, #32]
  410958:	ldp	x23, x24, [sp, #48]
  41095c:	ldp	x25, x26, [sp, #64]
  410960:	ldp	x29, x30, [sp], #80
  410964:	ret
  410968:	mov	w0, #0x61                  	// #97
  41096c:	b	410944 <ferror@plt+0xdea4>
  410970:	stp	x29, x30, [sp, #-80]!
  410974:	mov	x29, sp
  410978:	stp	x19, x20, [sp, #16]
  41097c:	mov	x19, x2
  410980:	lsr	x20, x3, #2
  410984:	stp	x21, x22, [sp, #32]
  410988:	mov	w22, w0
  41098c:	mov	x21, x1
  410990:	str	x23, [sp, #48]
  410994:	bl	402a10 <__errno_location@plt>
  410998:	cmp	w22, #0x1c
  41099c:	b.ne	410a48 <ferror@plt+0xdfa8>  // b.any
  4109a0:	add	x20, x19, w20, uxtw #2
  4109a4:	add	x22, sp, #0x48
  4109a8:	mov	x23, #0xfffff               	// #1048575
  4109ac:	str	wzr, [x0]
  4109b0:	cmp	x20, x19
  4109b4:	b.ne	4109d4 <ferror@plt+0xdf34>  // b.any
  4109b8:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4109bc:	ldr	x0, [x0, #3984]
  4109c0:	ldr	x1, [x0]
  4109c4:	adrp	x0, 416000 <ferror@plt+0x13560>
  4109c8:	add	x0, x0, #0xf24
  4109cc:	bl	4023b0 <fputs@plt>
  4109d0:	b	4109ec <ferror@plt+0xdf4c>
  4109d4:	mov	x1, x22
  4109d8:	mov	x0, x21
  4109dc:	mov	w2, #0x0                   	// #0
  4109e0:	bl	402390 <strtoul@plt>
  4109e4:	cmp	x0, x23
  4109e8:	b.ls	4109f4 <ferror@plt+0xdf54>  // b.plast
  4109ec:	mov	w0, #0x0                   	// #0
  4109f0:	b	410a20 <ferror@plt+0xdf80>
  4109f4:	ldr	x2, [sp, #72]
  4109f8:	cmp	x21, x2
  4109fc:	b.eq	4109ec <ferror@plt+0xdf4c>  // b.none
  410a00:	lsl	w0, w0, #12
  410a04:	rev	w0, w0
  410a08:	str	w0, [x19]
  410a0c:	ldrb	w3, [x2]
  410a10:	cbnz	w3, 410a34 <ferror@plt+0xdf94>
  410a14:	orr	w0, w0, #0x10000
  410a18:	str	w0, [x19]
  410a1c:	mov	w0, #0x1                   	// #1
  410a20:	ldp	x19, x20, [sp, #16]
  410a24:	ldp	x21, x22, [sp, #32]
  410a28:	ldr	x23, [sp, #48]
  410a2c:	ldp	x29, x30, [sp], #80
  410a30:	ret
  410a34:	cmp	w3, #0x2f
  410a38:	b.ne	4109ec <ferror@plt+0xdf4c>  // b.any
  410a3c:	add	x21, x2, #0x1
  410a40:	add	x19, x19, #0x4
  410a44:	b	4109b0 <ferror@plt+0xdf10>
  410a48:	mov	w1, #0x61                  	// #97
  410a4c:	str	w1, [x0]
  410a50:	mov	w0, #0xffffffff            	// #-1
  410a54:	b	410a20 <ferror@plt+0xdf80>
  410a58:	stp	x29, x30, [sp, #-32]!
  410a5c:	mov	x29, sp
  410a60:	str	x19, [sp, #16]
  410a64:	mov	x19, x0
  410a68:	ldrb	w0, [x0, #13]
  410a6c:	cbz	w0, 410a78 <ferror@plt+0xdfd8>
  410a70:	ldr	x1, [x19]
  410a74:	bl	4024b0 <putc@plt>
  410a78:	mov	w0, #0x2c                  	// #44
  410a7c:	strb	w0, [x19, #13]
  410a80:	ldr	x19, [sp, #16]
  410a84:	ldp	x29, x30, [sp], #32
  410a88:	ret
  410a8c:	stp	x29, x30, [sp, #-48]!
  410a90:	mov	x29, sp
  410a94:	ldr	x1, [x0]
  410a98:	str	x21, [sp, #32]
  410a9c:	adrp	x21, 416000 <ferror@plt+0x13560>
  410aa0:	add	x21, x21, #0xf3d
  410aa4:	stp	x19, x20, [sp, #16]
  410aa8:	mov	w20, #0x0                   	// #0
  410aac:	mov	x19, x0
  410ab0:	mov	w0, #0xa                   	// #10
  410ab4:	bl	4024b0 <putc@plt>
  410ab8:	ldr	w0, [x19, #8]
  410abc:	cmp	w20, w0
  410ac0:	b.cc	410ad4 <ferror@plt+0xe034>  // b.lo, b.ul, b.last
  410ac4:	ldp	x19, x20, [sp, #16]
  410ac8:	ldr	x21, [sp, #32]
  410acc:	ldp	x29, x30, [sp], #48
  410ad0:	ret
  410ad4:	ldr	x1, [x19]
  410ad8:	mov	x0, x21
  410adc:	add	w20, w20, #0x1
  410ae0:	bl	4023b0 <fputs@plt>
  410ae4:	b	410ab8 <ferror@plt+0xe018>
  410ae8:	stp	x29, x30, [sp, #-16]!
  410aec:	adrp	x3, 416000 <ferror@plt+0x13560>
  410af0:	adrp	x1, 416000 <ferror@plt+0x13560>
  410af4:	mov	x29, sp
  410af8:	adrp	x0, 416000 <ferror@plt+0x13560>
  410afc:	add	x3, x3, #0xfa6
  410b00:	add	x1, x1, #0xf42
  410b04:	add	x0, x0, #0xf50
  410b08:	mov	w2, #0x85                  	// #133
  410b0c:	bl	402a00 <__assert_fail@plt>
  410b10:	stp	x29, x30, [sp, #-64]!
  410b14:	mov	x29, sp
  410b18:	stp	x19, x20, [sp, #16]
  410b1c:	mov	x19, x1
  410b20:	mov	x20, x0
  410b24:	ldr	x1, [x0]
  410b28:	stp	x21, x22, [sp, #32]
  410b2c:	adrp	x21, 416000 <ferror@plt+0x13560>
  410b30:	adrp	x22, 416000 <ferror@plt+0x13560>
  410b34:	add	x21, x21, #0xf75
  410b38:	add	x22, x22, #0xf6f
  410b3c:	str	x23, [sp, #48]
  410b40:	adrp	x23, 416000 <ferror@plt+0x13560>
  410b44:	mov	w0, #0x22                  	// #34
  410b48:	bl	4024b0 <putc@plt>
  410b4c:	ldrb	w0, [x19]
  410b50:	ldr	x1, [x20]
  410b54:	cbnz	w0, 410b70 <ferror@plt+0xe0d0>
  410b58:	ldp	x19, x20, [sp, #16]
  410b5c:	mov	w0, #0x22                  	// #34
  410b60:	ldp	x21, x22, [sp, #32]
  410b64:	ldr	x23, [sp, #48]
  410b68:	ldp	x29, x30, [sp], #64
  410b6c:	b	4024b0 <putc@plt>
  410b70:	cmp	w0, #0xd
  410b74:	b.hi	410ba4 <ferror@plt+0xe104>  // b.pmore
  410b78:	cmp	w0, #0x7
  410b7c:	b.ls	410bbc <ferror@plt+0xe11c>  // b.plast
  410b80:	sub	w3, w0, #0x8
  410b84:	cmp	w3, #0x5
  410b88:	b.hi	410bbc <ferror@plt+0xe11c>  // b.pmore
  410b8c:	adrp	x2, 416000 <ferror@plt+0x13560>
  410b90:	add	x2, x2, #0xfa0
  410b94:	ldrb	w2, [x2, w3, uxtw]
  410b98:	adr	x3, 410ba4 <ferror@plt+0xe104>
  410b9c:	add	x2, x3, w2, sxtb #2
  410ba0:	br	x2
  410ba4:	cmp	w0, #0x27
  410ba8:	b.eq	410c18 <ferror@plt+0xe178>  // b.none
  410bac:	cmp	w0, #0x5c
  410bb0:	b.eq	410c08 <ferror@plt+0xe168>  // b.none
  410bb4:	cmp	w0, #0x22
  410bb8:	b.eq	410c10 <ferror@plt+0xe170>  // b.none
  410bbc:	bl	4024b0 <putc@plt>
  410bc0:	b	410bd0 <ferror@plt+0xe130>
  410bc4:	adrp	x0, 416000 <ferror@plt+0x13560>
  410bc8:	add	x0, x0, #0xf60
  410bcc:	bl	4023b0 <fputs@plt>
  410bd0:	add	x19, x19, #0x1
  410bd4:	b	410b4c <ferror@plt+0xe0ac>
  410bd8:	adrp	x0, 416000 <ferror@plt+0x13560>
  410bdc:	add	x0, x0, #0xf63
  410be0:	b	410bcc <ferror@plt+0xe12c>
  410be4:	adrp	x0, 416000 <ferror@plt+0x13560>
  410be8:	add	x0, x0, #0xf66
  410bec:	b	410bcc <ferror@plt+0xe12c>
  410bf0:	adrp	x0, 416000 <ferror@plt+0x13560>
  410bf4:	add	x0, x0, #0xf69
  410bf8:	b	410bcc <ferror@plt+0xe12c>
  410bfc:	adrp	x0, 416000 <ferror@plt+0x13560>
  410c00:	add	x0, x0, #0xf6c
  410c04:	b	410bcc <ferror@plt+0xe12c>
  410c08:	mov	x0, x22
  410c0c:	b	410bcc <ferror@plt+0xe12c>
  410c10:	add	x0, x23, #0xf72
  410c14:	b	410bcc <ferror@plt+0xe12c>
  410c18:	mov	x0, x21
  410c1c:	b	410bcc <ferror@plt+0xe12c>
  410c20:	stp	x29, x30, [sp, #-32]!
  410c24:	mov	x29, sp
  410c28:	str	x19, [sp, #16]
  410c2c:	mov	x19, x0
  410c30:	mov	x0, #0x10                  	// #16
  410c34:	bl	402580 <malloc@plt>
  410c38:	cbz	x0, 410c48 <ferror@plt+0xe1a8>
  410c3c:	str	x19, [x0]
  410c40:	str	wzr, [x0, #8]
  410c44:	strh	wzr, [x0, #12]
  410c48:	ldr	x19, [sp, #16]
  410c4c:	ldp	x29, x30, [sp], #32
  410c50:	ret
  410c54:	stp	x29, x30, [sp, #-32]!
  410c58:	mov	x29, sp
  410c5c:	stp	x19, x20, [sp, #16]
  410c60:	mov	x19, x0
  410c64:	ldr	x20, [x0]
  410c68:	ldr	w0, [x20, #8]
  410c6c:	cbz	w0, 410c94 <ferror@plt+0xe1f4>
  410c70:	adrp	x3, 416000 <ferror@plt+0x13560>
  410c74:	add	x3, x3, #0xfa6
  410c78:	adrp	x1, 416000 <ferror@plt+0x13560>
  410c7c:	adrp	x0, 416000 <ferror@plt+0x13560>
  410c80:	add	x3, x3, #0xa
  410c84:	add	x1, x1, #0xf42
  410c88:	add	x0, x0, #0xf78
  410c8c:	mov	w2, #0x6e                  	// #110
  410c90:	bl	402a00 <__assert_fail@plt>
  410c94:	ldr	x1, [x20]
  410c98:	mov	w0, #0xa                   	// #10
  410c9c:	bl	4024e0 <fputc@plt>
  410ca0:	ldr	x0, [x20]
  410ca4:	bl	402890 <fflush@plt>
  410ca8:	mov	x0, x20
  410cac:	bl	4027f0 <free@plt>
  410cb0:	str	xzr, [x19]
  410cb4:	ldp	x19, x20, [sp, #16]
  410cb8:	ldp	x29, x30, [sp], #32
  410cbc:	ret
  410cc0:	strb	w1, [x0, #12]
  410cc4:	ret
  410cc8:	stp	x29, x30, [sp, #-32]!
  410ccc:	mov	x29, sp
  410cd0:	stp	x19, x20, [sp, #16]
  410cd4:	mov	x19, x0
  410cd8:	mov	x20, x1
  410cdc:	bl	410a58 <ferror@plt+0xdfb8>
  410ce0:	ldrb	w0, [x19, #12]
  410ce4:	cbz	w0, 410cf0 <ferror@plt+0xe250>
  410ce8:	mov	x0, x19
  410cec:	bl	410a8c <ferror@plt+0xdfec>
  410cf0:	strb	wzr, [x19, #13]
  410cf4:	mov	x1, x20
  410cf8:	mov	x0, x19
  410cfc:	bl	410b10 <ferror@plt+0xe070>
  410d00:	ldr	x1, [x19]
  410d04:	mov	w0, #0x3a                  	// #58
  410d08:	bl	4024b0 <putc@plt>
  410d0c:	ldrb	w0, [x19, #12]
  410d10:	cbz	w0, 410d28 <ferror@plt+0xe288>
  410d14:	ldr	x1, [x19]
  410d18:	mov	w0, #0x20                  	// #32
  410d1c:	ldp	x19, x20, [sp, #16]
  410d20:	ldp	x29, x30, [sp], #32
  410d24:	b	4024b0 <putc@plt>
  410d28:	ldp	x19, x20, [sp, #16]
  410d2c:	ldp	x29, x30, [sp], #32
  410d30:	ret
  410d34:	stp	x29, x30, [sp, #-272]!
  410d38:	mov	x29, sp
  410d3c:	stp	x19, x20, [sp, #16]
  410d40:	mov	x20, x1
  410d44:	add	x1, sp, #0x110
  410d48:	stp	x1, x1, [sp, #64]
  410d4c:	add	x1, sp, #0xe0
  410d50:	mov	x19, x0
  410d54:	str	x1, [sp, #80]
  410d58:	mov	w1, #0xffffffd0            	// #-48
  410d5c:	str	w1, [sp, #88]
  410d60:	mov	w1, #0xffffff80            	// #-128
  410d64:	str	w1, [sp, #92]
  410d68:	str	q0, [sp, #96]
  410d6c:	str	q1, [sp, #112]
  410d70:	str	q2, [sp, #128]
  410d74:	str	q3, [sp, #144]
  410d78:	str	q4, [sp, #160]
  410d7c:	str	q5, [sp, #176]
  410d80:	str	q6, [sp, #192]
  410d84:	str	q7, [sp, #208]
  410d88:	stp	x2, x3, [sp, #224]
  410d8c:	stp	x4, x5, [sp, #240]
  410d90:	stp	x6, x7, [sp, #256]
  410d94:	bl	410a58 <ferror@plt+0xdfb8>
  410d98:	add	x2, sp, #0x20
  410d9c:	ldp	x0, x1, [sp, #64]
  410da0:	stp	x0, x1, [sp, #32]
  410da4:	ldp	x0, x1, [sp, #80]
  410da8:	stp	x0, x1, [sp, #48]
  410dac:	ldr	x0, [x19]
  410db0:	mov	x1, x20
  410db4:	bl	4029e0 <vfprintf@plt>
  410db8:	ldp	x19, x20, [sp, #16]
  410dbc:	ldp	x29, x30, [sp], #272
  410dc0:	ret
  410dc4:	stp	x29, x30, [sp, #-32]!
  410dc8:	mov	x29, sp
  410dcc:	str	x19, [sp, #16]
  410dd0:	mov	x19, x0
  410dd4:	bl	410a58 <ferror@plt+0xdfb8>
  410dd8:	mov	w0, #0x7b                  	// #123
  410ddc:	ldr	x1, [x19]
  410de0:	bl	4024b0 <putc@plt>
  410de4:	strb	wzr, [x19, #13]
  410de8:	ldr	w0, [x19, #8]
  410dec:	add	w0, w0, #0x1
  410df0:	str	w0, [x19, #8]
  410df4:	ldr	x19, [sp, #16]
  410df8:	ldp	x29, x30, [sp], #32
  410dfc:	ret
  410e00:	stp	x29, x30, [sp, #-32]!
  410e04:	mov	x29, sp
  410e08:	ldr	w1, [x0, #8]
  410e0c:	str	x19, [sp, #16]
  410e10:	cbnz	w1, 410e18 <ferror@plt+0xe378>
  410e14:	bl	410ae8 <ferror@plt+0xe048>
  410e18:	sub	w1, w1, #0x1
  410e1c:	str	w1, [x0, #8]
  410e20:	ldrb	w1, [x0, #13]
  410e24:	mov	x19, x0
  410e28:	cbz	w1, 410e38 <ferror@plt+0xe398>
  410e2c:	ldrb	w1, [x0, #12]
  410e30:	cbz	w1, 410e38 <ferror@plt+0xe398>
  410e34:	bl	410a8c <ferror@plt+0xdfec>
  410e38:	ldr	x1, [x19]
  410e3c:	mov	w0, #0x7d                  	// #125
  410e40:	bl	4024b0 <putc@plt>
  410e44:	mov	w0, #0x2c                  	// #44
  410e48:	strb	w0, [x19, #13]
  410e4c:	ldr	x19, [sp, #16]
  410e50:	ldp	x29, x30, [sp], #32
  410e54:	ret
  410e58:	stp	x29, x30, [sp, #-32]!
  410e5c:	mov	x29, sp
  410e60:	str	x19, [sp, #16]
  410e64:	mov	x19, x0
  410e68:	bl	410a58 <ferror@plt+0xdfb8>
  410e6c:	mov	w0, #0x5b                  	// #91
  410e70:	ldr	x1, [x19]
  410e74:	bl	4024b0 <putc@plt>
  410e78:	strb	wzr, [x19, #13]
  410e7c:	ldr	w0, [x19, #8]
  410e80:	add	w0, w0, #0x1
  410e84:	str	w0, [x19, #8]
  410e88:	ldrb	w0, [x19, #12]
  410e8c:	cbz	w0, 410ea4 <ferror@plt+0xe404>
  410e90:	ldr	x1, [x19]
  410e94:	mov	w0, #0x20                  	// #32
  410e98:	ldr	x19, [sp, #16]
  410e9c:	ldp	x29, x30, [sp], #32
  410ea0:	b	4024b0 <putc@plt>
  410ea4:	ldr	x19, [sp, #16]
  410ea8:	ldp	x29, x30, [sp], #32
  410eac:	ret
  410eb0:	stp	x29, x30, [sp, #-32]!
  410eb4:	mov	x29, sp
  410eb8:	str	x19, [sp, #16]
  410ebc:	mov	x19, x0
  410ec0:	ldrb	w0, [x0, #12]
  410ec4:	cbz	w0, 410edc <ferror@plt+0xe43c>
  410ec8:	ldrb	w0, [x19, #13]
  410ecc:	cbz	w0, 410edc <ferror@plt+0xe43c>
  410ed0:	ldr	x1, [x19]
  410ed4:	mov	w0, #0x20                  	// #32
  410ed8:	bl	4024b0 <putc@plt>
  410edc:	ldr	w0, [x19, #8]
  410ee0:	strb	wzr, [x19, #13]
  410ee4:	cbnz	w0, 410eec <ferror@plt+0xe44c>
  410ee8:	bl	410ae8 <ferror@plt+0xe048>
  410eec:	ldr	x1, [x19]
  410ef0:	sub	w0, w0, #0x1
  410ef4:	str	w0, [x19, #8]
  410ef8:	mov	w0, #0x5d                  	// #93
  410efc:	bl	4024b0 <putc@plt>
  410f00:	mov	w0, #0x2c                  	// #44
  410f04:	strb	w0, [x19, #13]
  410f08:	ldr	x19, [sp, #16]
  410f0c:	ldp	x29, x30, [sp], #32
  410f10:	ret
  410f14:	stp	x29, x30, [sp, #-32]!
  410f18:	mov	x29, sp
  410f1c:	stp	x19, x20, [sp, #16]
  410f20:	mov	x19, x0
  410f24:	mov	x20, x1
  410f28:	bl	410a58 <ferror@plt+0xdfb8>
  410f2c:	mov	x1, x20
  410f30:	mov	x0, x19
  410f34:	ldp	x19, x20, [sp, #16]
  410f38:	ldp	x29, x30, [sp], #32
  410f3c:	b	410b10 <ferror@plt+0xe070>
  410f40:	tst	w1, #0xff
  410f44:	adrp	x2, 416000 <ferror@plt+0x13560>
  410f48:	adrp	x3, 416000 <ferror@plt+0x13560>
  410f4c:	add	x2, x2, #0xe54
  410f50:	add	x3, x3, #0xe4f
  410f54:	adrp	x1, 413000 <ferror@plt+0x10560>
  410f58:	csel	x2, x3, x2, ne  // ne = any
  410f5c:	add	x1, x1, #0xecd
  410f60:	b	410d34 <ferror@plt+0xe294>
  410f64:	adrp	x1, 413000 <ferror@plt+0x10560>
  410f68:	add	x1, x1, #0xd4c
  410f6c:	b	410d34 <ferror@plt+0xe294>
  410f70:	adrp	x1, 413000 <ferror@plt+0x10560>
  410f74:	add	x1, x1, #0xfa3
  410f78:	b	410d34 <ferror@plt+0xe294>
  410f7c:	and	w2, w1, #0xff
  410f80:	adrp	x1, 416000 <ferror@plt+0x13560>
  410f84:	add	x1, x1, #0xf89
  410f88:	b	410d34 <ferror@plt+0xe294>
  410f8c:	and	w2, w1, #0xffff
  410f90:	adrp	x1, 416000 <ferror@plt+0x13560>
  410f94:	add	x1, x1, #0xf8e
  410f98:	b	410d34 <ferror@plt+0xe294>
  410f9c:	mov	w2, w1
  410fa0:	adrp	x1, 414000 <ferror@plt+0x11560>
  410fa4:	add	x1, x1, #0x937
  410fa8:	b	410d34 <ferror@plt+0xe294>
  410fac:	mov	x2, x1
  410fb0:	adrp	x1, 416000 <ferror@plt+0x13560>
  410fb4:	add	x1, x1, #0xf92
  410fb8:	b	410d34 <ferror@plt+0xe294>
  410fbc:	mov	x2, x1
  410fc0:	adrp	x1, 416000 <ferror@plt+0x13560>
  410fc4:	add	x1, x1, #0xf96
  410fc8:	b	410d34 <ferror@plt+0xe294>
  410fcc:	b	410fac <ferror@plt+0xe50c>
  410fd0:	mov	x2, x1
  410fd4:	adrp	x1, 414000 <ferror@plt+0x11560>
  410fd8:	add	x1, x1, #0x2d
  410fdc:	b	410d34 <ferror@plt+0xe294>
  410fe0:	mov	w2, w1
  410fe4:	adrp	x1, 413000 <ferror@plt+0x10560>
  410fe8:	add	x1, x1, #0xd2d
  410fec:	b	410d34 <ferror@plt+0xe294>
  410ff0:	mov	x2, x1
  410ff4:	adrp	x1, 416000 <ferror@plt+0x13560>
  410ff8:	add	x1, x1, #0xf9a
  410ffc:	b	410d34 <ferror@plt+0xe294>
  411000:	stp	x29, x30, [sp, #-32]!
  411004:	mov	x29, sp
  411008:	stp	x19, x20, [sp, #16]
  41100c:	mov	x20, x2
  411010:	mov	x19, x0
  411014:	bl	410cc8 <ferror@plt+0xe228>
  411018:	mov	x1, x20
  41101c:	mov	x0, x19
  411020:	ldp	x19, x20, [sp, #16]
  411024:	ldp	x29, x30, [sp], #32
  411028:	b	410f14 <ferror@plt+0xe474>
  41102c:	stp	x29, x30, [sp, #-32]!
  411030:	mov	x29, sp
  411034:	stp	x19, x20, [sp, #16]
  411038:	and	w20, w2, #0xff
  41103c:	mov	x19, x0
  411040:	bl	410cc8 <ferror@plt+0xe228>
  411044:	mov	w1, w20
  411048:	mov	x0, x19
  41104c:	ldp	x19, x20, [sp, #16]
  411050:	ldp	x29, x30, [sp], #32
  411054:	b	410f40 <ferror@plt+0xe4a0>
  411058:	stp	x29, x30, [sp, #-32]!
  41105c:	mov	x29, sp
  411060:	str	d8, [sp, #24]
  411064:	fmov	d8, d0
  411068:	str	x19, [sp, #16]
  41106c:	mov	x19, x0
  411070:	bl	410cc8 <ferror@plt+0xe228>
  411074:	fmov	d0, d8
  411078:	mov	x0, x19
  41107c:	ldr	d8, [sp, #24]
  411080:	ldr	x19, [sp, #16]
  411084:	ldp	x29, x30, [sp], #32
  411088:	b	410f70 <ferror@plt+0xe4d0>
  41108c:	stp	x29, x30, [sp, #-32]!
  411090:	mov	x29, sp
  411094:	stp	x19, x20, [sp, #16]
  411098:	mov	w20, w2
  41109c:	mov	x19, x0
  4110a0:	bl	410cc8 <ferror@plt+0xe228>
  4110a4:	mov	w1, w20
  4110a8:	mov	x0, x19
  4110ac:	ldp	x19, x20, [sp, #16]
  4110b0:	ldp	x29, x30, [sp], #32
  4110b4:	b	410f9c <ferror@plt+0xe4fc>
  4110b8:	stp	x29, x30, [sp, #-32]!
  4110bc:	mov	x29, sp
  4110c0:	stp	x19, x20, [sp, #16]
  4110c4:	mov	x20, x2
  4110c8:	mov	x19, x0
  4110cc:	bl	410cc8 <ferror@plt+0xe228>
  4110d0:	mov	x1, x20
  4110d4:	mov	x0, x19
  4110d8:	ldp	x19, x20, [sp, #16]
  4110dc:	ldp	x29, x30, [sp], #32
  4110e0:	b	410fac <ferror@plt+0xe50c>
  4110e4:	stp	x29, x30, [sp, #-32]!
  4110e8:	mov	x29, sp
  4110ec:	stp	x19, x20, [sp, #16]
  4110f0:	mov	x20, x2
  4110f4:	mov	x19, x0
  4110f8:	bl	410cc8 <ferror@plt+0xe228>
  4110fc:	mov	x1, x20
  411100:	mov	x0, x19
  411104:	ldp	x19, x20, [sp, #16]
  411108:	ldp	x29, x30, [sp], #32
  41110c:	b	410fbc <ferror@plt+0xe51c>
  411110:	stp	x29, x30, [sp, #-32]!
  411114:	mov	x29, sp
  411118:	stp	x19, x20, [sp, #16]
  41111c:	and	w20, w2, #0xff
  411120:	mov	x19, x0
  411124:	bl	410cc8 <ferror@plt+0xe228>
  411128:	mov	w1, w20
  41112c:	mov	x0, x19
  411130:	ldp	x19, x20, [sp, #16]
  411134:	ldp	x29, x30, [sp], #32
  411138:	b	410f7c <ferror@plt+0xe4dc>
  41113c:	stp	x29, x30, [sp, #-32]!
  411140:	mov	x29, sp
  411144:	stp	x19, x20, [sp, #16]
  411148:	and	w20, w2, #0xffff
  41114c:	mov	x19, x0
  411150:	bl	410cc8 <ferror@plt+0xe228>
  411154:	mov	w1, w20
  411158:	mov	x0, x19
  41115c:	ldp	x19, x20, [sp, #16]
  411160:	ldp	x29, x30, [sp], #32
  411164:	b	410f8c <ferror@plt+0xe4ec>
  411168:	stp	x29, x30, [sp, #-32]!
  41116c:	mov	x29, sp
  411170:	stp	x19, x20, [sp, #16]
  411174:	mov	x20, x2
  411178:	mov	x19, x0
  41117c:	bl	410cc8 <ferror@plt+0xe228>
  411180:	mov	x1, x20
  411184:	mov	x0, x19
  411188:	ldp	x19, x20, [sp, #16]
  41118c:	ldp	x29, x30, [sp], #32
  411190:	b	410fcc <ferror@plt+0xe52c>
  411194:	stp	x29, x30, [sp, #-32]!
  411198:	mov	x29, sp
  41119c:	stp	x19, x20, [sp, #16]
  4111a0:	mov	x20, x2
  4111a4:	mov	x19, x0
  4111a8:	bl	410cc8 <ferror@plt+0xe228>
  4111ac:	mov	x1, x20
  4111b0:	mov	x0, x19
  4111b4:	ldp	x19, x20, [sp, #16]
  4111b8:	ldp	x29, x30, [sp], #32
  4111bc:	b	410fd0 <ferror@plt+0xe530>
  4111c0:	stp	x29, x30, [sp, #-32]!
  4111c4:	mov	x29, sp
  4111c8:	stp	x19, x20, [sp, #16]
  4111cc:	mov	w20, w2
  4111d0:	mov	x19, x0
  4111d4:	bl	410cc8 <ferror@plt+0xe228>
  4111d8:	mov	w1, w20
  4111dc:	mov	x0, x19
  4111e0:	ldp	x19, x20, [sp, #16]
  4111e4:	ldp	x29, x30, [sp], #32
  4111e8:	b	410fe0 <ferror@plt+0xe540>
  4111ec:	stp	x29, x30, [sp, #-32]!
  4111f0:	mov	x29, sp
  4111f4:	stp	x19, x20, [sp, #16]
  4111f8:	mov	x20, x2
  4111fc:	mov	x19, x0
  411200:	bl	410cc8 <ferror@plt+0xe228>
  411204:	mov	x1, x20
  411208:	mov	x0, x19
  41120c:	ldp	x19, x20, [sp, #16]
  411210:	ldp	x29, x30, [sp], #32
  411214:	b	410ff0 <ferror@plt+0xe550>
  411218:	stp	x29, x30, [sp, #-32]!
  41121c:	mov	x29, sp
  411220:	str	x19, [sp, #16]
  411224:	mov	x19, x0
  411228:	bl	410cc8 <ferror@plt+0xe228>
  41122c:	mov	x0, x19
  411230:	ldr	x19, [sp, #16]
  411234:	ldp	x29, x30, [sp], #32
  411238:	b	410f64 <ferror@plt+0xe4c4>
  41123c:	stp	x29, x30, [sp, #-48]!
  411240:	mov	x2, #0x20                  	// #32
  411244:	movk	x2, #0x12, lsl #32
  411248:	mov	x29, sp
  41124c:	movk	x2, #0x301, lsl #48
  411250:	mov	w3, #0x0                   	// #0
  411254:	str	x2, [sp, #16]
  411258:	ldr	w2, [x0, #28]
  41125c:	stp	xzr, xzr, [sp, #24]
  411260:	add	w2, w2, #0x1
  411264:	stp	w2, w2, [x0, #28]
  411268:	ldr	w0, [x0]
  41126c:	str	w2, [sp, #24]
  411270:	mov	x2, #0x20                  	// #32
  411274:	strb	w1, [sp, #32]
  411278:	add	x1, sp, #0x10
  41127c:	str	xzr, [sp, #40]
  411280:	bl	402820 <send@plt>
  411284:	ldp	x29, x30, [sp], #48
  411288:	ret
  41128c:	stp	x29, x30, [sp, #-48]!
  411290:	mov	x29, sp
  411294:	stp	x19, x20, [sp, #16]
  411298:	mov	w20, w0
  41129c:	stp	x21, x22, [sp, #32]
  4112a0:	mov	x21, x1
  4112a4:	mov	w22, w2
  4112a8:	mov	w2, w22
  4112ac:	mov	x1, x21
  4112b0:	mov	w0, w20
  4112b4:	bl	402380 <recvmsg@plt>
  4112b8:	tbz	w0, #31, 411308 <ferror@plt+0xe868>
  4112bc:	bl	402a10 <__errno_location@plt>
  4112c0:	mov	x19, x0
  4112c4:	ldr	w0, [x0]
  4112c8:	cmp	w0, #0x4
  4112cc:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4112d0:	b.eq	4112a8 <ferror@plt+0xe808>  // b.none
  4112d4:	adrp	x1, 42b000 <ferror@plt+0x28560>
  4112d8:	ldr	x1, [x1, #3984]
  4112dc:	ldr	x20, [x1]
  4112e0:	bl	4026a0 <strerror@plt>
  4112e4:	ldr	w3, [x19]
  4112e8:	mov	x2, x0
  4112ec:	adrp	x1, 416000 <ferror@plt+0x13560>
  4112f0:	mov	x0, x20
  4112f4:	add	x1, x1, #0xfce
  4112f8:	bl	402a60 <fprintf@plt>
  4112fc:	ldr	w0, [x19]
  411300:	neg	w0, w0
  411304:	b	411328 <ferror@plt+0xe888>
  411308:	cbnz	w0, 411328 <ferror@plt+0xe888>
  41130c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  411310:	ldr	x0, [x0, #3984]
  411314:	ldr	x1, [x0]
  411318:	adrp	x0, 416000 <ferror@plt+0x13560>
  41131c:	add	x0, x0, #0xfbe
  411320:	bl	4023b0 <fputs@plt>
  411324:	mov	w0, #0xffffffc3            	// #-61
  411328:	ldp	x19, x20, [sp, #16]
  41132c:	ldp	x21, x22, [sp, #32]
  411330:	ldp	x29, x30, [sp], #48
  411334:	ret
  411338:	stp	x29, x30, [sp, #-64]!
  41133c:	mov	x29, sp
  411340:	stp	x21, x22, [sp, #32]
  411344:	mov	x21, x1
  411348:	ldr	x22, [x1, #16]
  41134c:	stp	x19, x20, [sp, #16]
  411350:	stp	x23, x24, [sp, #48]
  411354:	mov	w24, w0
  411358:	mov	x23, x2
  41135c:	stp	xzr, xzr, [x22]
  411360:	mov	w2, #0x22                  	// #34
  411364:	bl	41128c <ferror@plt+0xe7ec>
  411368:	sxtw	x19, w0
  41136c:	tbnz	w19, #31, 4113a8 <ferror@plt+0xe908>
  411370:	cmp	w19, #0x8, lsl #12
  411374:	mov	x0, #0x8000                	// #32768
  411378:	csel	x19, x19, x0, ge  // ge = tcont
  41137c:	mov	x0, x19
  411380:	bl	402580 <malloc@plt>
  411384:	mov	x20, x0
  411388:	cbnz	x0, 4113c0 <ferror@plt+0xe920>
  41138c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  411390:	mov	w19, #0xfffffff4            	// #-12
  411394:	ldr	x0, [x0, #3984]
  411398:	ldr	x1, [x0]
  41139c:	adrp	x0, 416000 <ferror@plt+0x13560>
  4113a0:	add	x0, x0, #0xfed
  4113a4:	bl	4023b0 <fputs@plt>
  4113a8:	mov	w0, w19
  4113ac:	ldp	x19, x20, [sp, #16]
  4113b0:	ldp	x21, x22, [sp, #32]
  4113b4:	ldp	x23, x24, [sp, #48]
  4113b8:	ldp	x29, x30, [sp], #64
  4113bc:	ret
  4113c0:	stp	x20, x19, [x22]
  4113c4:	mov	x1, x21
  4113c8:	mov	w0, w24
  4113cc:	mov	w2, #0x0                   	// #0
  4113d0:	bl	41128c <ferror@plt+0xe7ec>
  4113d4:	mov	w19, w0
  4113d8:	tbz	w0, #31, 4113e8 <ferror@plt+0xe948>
  4113dc:	mov	x0, x20
  4113e0:	bl	4027f0 <free@plt>
  4113e4:	b	4113a8 <ferror@plt+0xe908>
  4113e8:	str	x20, [x23]
  4113ec:	b	4113a8 <ferror@plt+0xe908>
  4113f0:	mov	w0, #0x0                   	// #0
  4113f4:	ret
  4113f8:	stp	x29, x30, [sp, #-224]!
  4113fc:	mov	x29, sp
  411400:	stp	x19, x20, [sp, #16]
  411404:	mov	x19, x0
  411408:	and	w0, w4, #0xff
  41140c:	str	w0, [sp, #120]
  411410:	mov	w0, #0x10                  	// #16
  411414:	str	xzr, [sp, #136]
  411418:	mov	w20, #0x0                   	// #0
  41141c:	stp	x21, x22, [sp, #32]
  411420:	mov	x21, x3
  411424:	mov	x22, x2
  411428:	add	x3, x1, x2, lsl #4
  41142c:	strh	w0, [sp, #136]
  411430:	add	x0, sp, #0x88
  411434:	stp	xzr, xzr, [sp, #176]
  411438:	stp	xzr, xzr, [sp, #192]
  41143c:	stp	x23, x24, [sp, #48]
  411440:	stp	x25, x26, [sp, #64]
  411444:	stp	x27, x28, [sp, #80]
  411448:	str	wzr, [sp, #144]
  41144c:	str	x0, [sp, #168]
  411450:	mov	w0, #0xc                   	// #12
  411454:	str	w0, [sp, #176]
  411458:	stp	x1, x2, [sp, #184]
  41145c:	stp	xzr, xzr, [sp, #208]
  411460:	cmp	x1, x3
  411464:	b.ne	4114b0 <ferror@plt+0xea10>  // b.any
  411468:	ldr	w0, [x19]
  41146c:	add	x26, sp, #0xa8
  411470:	mov	x1, x26
  411474:	mov	w2, #0x0                   	// #0
  411478:	bl	402620 <sendmsg@plt>
  41147c:	tbz	w0, #31, 4114dc <ferror@plt+0xea3c>
  411480:	adrp	x0, 417000 <ferror@plt+0x14560>
  411484:	add	x0, x0, #0xe
  411488:	bl	4023e0 <perror@plt>
  41148c:	mov	w28, #0xffffffff            	// #-1
  411490:	mov	w0, w28
  411494:	ldp	x19, x20, [sp, #16]
  411498:	ldp	x21, x22, [sp, #32]
  41149c:	ldp	x23, x24, [sp, #48]
  4114a0:	ldp	x25, x26, [sp, #64]
  4114a4:	ldp	x27, x28, [sp, #80]
  4114a8:	ldp	x29, x30, [sp], #224
  4114ac:	ret
  4114b0:	ldr	x0, [x1]
  4114b4:	ldr	w20, [x19, #28]
  4114b8:	add	w20, w20, #0x1
  4114bc:	str	w20, [x19, #28]
  4114c0:	str	w20, [x0, #8]
  4114c4:	cbnz	x21, 4114d4 <ferror@plt+0xea34>
  4114c8:	ldrh	w2, [x0, #6]
  4114cc:	orr	w2, w2, #0x4
  4114d0:	strh	w2, [x0, #6]
  4114d4:	add	x1, x1, #0x10
  4114d8:	b	411460 <ferror@plt+0xe9c0>
  4114dc:	add	x0, sp, #0x98
  4114e0:	mov	w24, w20
  4114e4:	add	x27, sp, #0x80
  4114e8:	str	x0, [sp, #184]
  4114ec:	mov	x0, #0x1                   	// #1
  4114f0:	mov	x23, #0x0                   	// #0
  4114f4:	adrp	x25, 42b000 <ferror@plt+0x28560>
  4114f8:	str	x0, [sp, #192]
  4114fc:	sub	x0, x24, x22
  411500:	str	x0, [sp, #104]
  411504:	ldr	w0, [x19]
  411508:	mov	x2, x27
  41150c:	mov	x1, x26
  411510:	str	w23, [sp, #100]
  411514:	bl	411338 <ferror@plt+0xe898>
  411518:	mov	w28, w0
  41151c:	tbnz	w0, #31, 411490 <ferror@plt+0xe9f0>
  411520:	ldr	w2, [sp, #176]
  411524:	cmp	w2, #0xc
  411528:	b.eq	411544 <ferror@plt+0xeaa4>  // b.none
  41152c:	adrp	x1, 417000 <ferror@plt+0x14560>
  411530:	add	x1, x1, #0x27
  411534:	adrp	x0, 42b000 <ferror@plt+0x28560>
  411538:	ldr	x0, [x0, #3984]
  41153c:	ldr	x0, [x0]
  411540:	b	41159c <ferror@plt+0xeafc>
  411544:	ldr	x5, [x25, #3984]
  411548:	ldr	x24, [sp, #128]
  41154c:	adrp	x6, 417000 <ferror@plt+0x14560>
  411550:	b	4115e8 <ferror@plt+0xeb48>
  411554:	ldr	w2, [x24]
  411558:	subs	w1, w2, #0x10
  41155c:	ccmp	w2, w28, #0x0, pl  // pl = nfrst
  411560:	b.le	4115a8 <ferror@plt+0xeb08>
  411564:	adrp	x0, 42b000 <ferror@plt+0x28560>
  411568:	ldr	w1, [sp, #216]
  41156c:	ldr	x0, [x0, #3984]
  411570:	ldr	x0, [x0]
  411574:	tbz	w1, #5, 411594 <ferror@plt+0xeaf4>
  411578:	mov	x1, x0
  41157c:	adrp	x0, 417000 <ferror@plt+0x14560>
  411580:	add	x0, x0, #0x44
  411584:	bl	4023b0 <fputs@plt>
  411588:	ldr	x0, [sp, #128]
  41158c:	bl	4027f0 <free@plt>
  411590:	b	41148c <ferror@plt+0xe9ec>
  411594:	adrp	x1, 417000 <ferror@plt+0x14560>
  411598:	add	x1, x1, #0x57
  41159c:	bl	402a60 <fprintf@plt>
  4115a0:	mov	w0, #0x1                   	// #1
  4115a4:	bl	4023c0 <exit@plt>
  4115a8:	ldr	w0, [sp, #140]
  4115ac:	cbnz	w0, 4115d8 <ferror@plt+0xeb38>
  4115b0:	ldr	w0, [x19, #8]
  4115b4:	ldr	w7, [x24, #12]
  4115b8:	cmp	w7, w0
  4115bc:	b.ne	4115d8 <ferror@plt+0xeb38>  // b.any
  4115c0:	ldr	w0, [x24, #8]
  4115c4:	cmp	w0, w20
  4115c8:	b.hi	4115d8 <ferror@plt+0xeb38>  // b.pmore
  4115cc:	ldr	x3, [sp, #104]
  4115d0:	cmp	x3, w0, uxtw
  4115d4:	b.ls	41161c <ferror@plt+0xeb7c>  // b.plast
  4115d8:	add	w2, w2, #0x3
  4115dc:	and	w2, w2, #0xfffffffc
  4115e0:	sub	w28, w28, w2
  4115e4:	add	x24, x24, w2, uxtw
  4115e8:	cmp	w28, #0xf
  4115ec:	b.hi	411554 <ferror@plt+0xeab4>  // b.pmore
  4115f0:	ldr	x0, [sp, #128]
  4115f4:	bl	4027f0 <free@plt>
  4115f8:	ldr	w0, [sp, #216]
  4115fc:	tbz	w0, #5, 411734 <ferror@plt+0xec94>
  411600:	ldr	x0, [x25, #3984]
  411604:	ldr	x1, [x0]
  411608:	adrp	x0, 417000 <ferror@plt+0x14560>
  41160c:	add	x0, x0, #0xa1
  411610:	bl	4023b0 <fputs@plt>
  411614:	add	x23, x23, #0x1
  411618:	b	411504 <ferror@plt+0xea64>
  41161c:	ldrh	w0, [x24, #4]
  411620:	cmp	w0, #0x2
  411624:	b.ne	4116f0 <ferror@plt+0xec50>  // b.any
  411628:	ldr	w28, [x24, #16]
  41162c:	cmp	w1, #0x13
  411630:	b.hi	41164c <ferror@plt+0xebac>  // b.pmore
  411634:	adrp	x0, 42b000 <ferror@plt+0x28560>
  411638:	ldr	x0, [x0, #3984]
  41163c:	ldr	x1, [x0]
  411640:	adrp	x0, 414000 <ferror@plt+0x11560>
  411644:	add	x0, x0, #0xabd
  411648:	b	411584 <ferror@plt+0xeae4>
  41164c:	cbnz	w28, 411684 <ferror@plt+0xebe4>
  411650:	mov	x0, x24
  411654:	mov	x1, #0x0                   	// #0
  411658:	bl	4113f0 <ferror@plt+0xe950>
  41165c:	ldr	x0, [sp, #128]
  411660:	cbz	x21, 4116e8 <ferror@plt+0xec48>
  411664:	str	x0, [x21]
  411668:	add	x0, x23, #0x1
  41166c:	cmp	x22, x0
  411670:	b.hi	411614 <ferror@plt+0xeb74>  // b.pmore
  411674:	cbz	w28, 411490 <ferror@plt+0xe9f0>
  411678:	ldr	w0, [sp, #100]
  41167c:	mvn	w28, w0
  411680:	b	411490 <ferror@plt+0xe9f0>
  411684:	bl	402a10 <__errno_location@plt>
  411688:	neg	w1, w28
  41168c:	str	w1, [x0]
  411690:	ldr	w0, [x19, #36]
  411694:	cmp	w0, #0x4
  411698:	b.eq	41165c <ferror@plt+0xebbc>  // b.none
  41169c:	ldr	w0, [sp, #120]
  4116a0:	cbz	w0, 41165c <ferror@plt+0xebbc>
  4116a4:	mov	x0, x24
  4116a8:	mov	x1, #0x0                   	// #0
  4116ac:	bl	4113f0 <ferror@plt+0xe950>
  4116b0:	cbnz	w0, 41165c <ferror@plt+0xebbc>
  4116b4:	ldr	x0, [x25, #3984]
  4116b8:	ldr	x5, [x0]
  4116bc:	str	x5, [sp, #112]
  4116c0:	ldr	w0, [x24, #16]
  4116c4:	neg	w0, w0
  4116c8:	bl	4026a0 <strerror@plt>
  4116cc:	ldr	x5, [sp, #112]
  4116d0:	mov	x2, x0
  4116d4:	adrp	x1, 417000 <ferror@plt+0x14560>
  4116d8:	add	x1, x1, #0x75
  4116dc:	mov	x0, x5
  4116e0:	bl	402a60 <fprintf@plt>
  4116e4:	b	41165c <ferror@plt+0xebbc>
  4116e8:	bl	4027f0 <free@plt>
  4116ec:	b	411668 <ferror@plt+0xebc8>
  4116f0:	cbz	x21, 411704 <ferror@plt+0xec64>
  4116f4:	ldr	x0, [sp, #128]
  4116f8:	mov	w28, #0x0                   	// #0
  4116fc:	str	x0, [x21]
  411700:	b	411490 <ferror@plt+0xe9f0>
  411704:	ldr	x1, [x5]
  411708:	add	x0, x6, #0x8c
  41170c:	str	x5, [sp, #112]
  411710:	str	w2, [sp, #124]
  411714:	bl	4023b0 <fputs@plt>
  411718:	ldr	w2, [sp, #124]
  41171c:	ldr	x5, [sp, #112]
  411720:	add	w2, w2, #0x3
  411724:	and	w2, w2, #0xfffffffc
  411728:	sub	w28, w28, w2
  41172c:	add	x24, x24, w2, uxtw
  411730:	b	41154c <ferror@plt+0xeaac>
  411734:	cbz	w28, 411614 <ferror@plt+0xeb74>
  411738:	adrp	x1, 417000 <ferror@plt+0x14560>
  41173c:	mov	w2, w28
  411740:	add	x1, x1, #0xb4
  411744:	b	411534 <ferror@plt+0xea94>
  411748:	mov	w0, #0x0                   	// #0
  41174c:	ret
  411750:	stp	x29, x30, [sp, #-48]!
  411754:	mov	w4, #0x4                   	// #4
  411758:	mov	w2, #0xc                   	// #12
  41175c:	mov	x29, sp
  411760:	str	x19, [sp, #16]
  411764:	mov	x19, x0
  411768:	mov	w0, #0x1                   	// #1
  41176c:	str	w0, [sp, #44]
  411770:	add	x3, sp, #0x2c
  411774:	mov	w1, #0x10e                 	// #270
  411778:	ldr	w0, [x19]
  41177c:	bl	402590 <setsockopt@plt>
  411780:	tbnz	w0, #31, 411790 <ferror@plt+0xecf0>
  411784:	ldr	w0, [x19, #48]
  411788:	orr	w0, w0, #0x4
  41178c:	str	w0, [x19, #48]
  411790:	ldr	x19, [sp, #16]
  411794:	ldp	x29, x30, [sp], #48
  411798:	ret
  41179c:	stp	x29, x30, [sp, #-32]!
  4117a0:	mov	w4, #0x4                   	// #4
  4117a4:	mov	w2, #0x1                   	// #1
  4117a8:	mov	x29, sp
  4117ac:	ldr	w0, [x0]
  4117b0:	add	x3, sp, #0x1c
  4117b4:	str	w1, [sp, #28]
  4117b8:	mov	w1, #0x10e                 	// #270
  4117bc:	bl	402590 <setsockopt@plt>
  4117c0:	ldp	x29, x30, [sp], #32
  4117c4:	ret
  4117c8:	stp	x29, x30, [sp, #-32]!
  4117cc:	mov	x29, sp
  4117d0:	str	x19, [sp, #16]
  4117d4:	mov	x19, x0
  4117d8:	ldr	w0, [x0]
  4117dc:	tbnz	w0, #31, 4117ec <ferror@plt+0xed4c>
  4117e0:	bl	4026b0 <close@plt>
  4117e4:	mov	w0, #0xffffffff            	// #-1
  4117e8:	str	w0, [x19]
  4117ec:	ldr	x19, [sp, #16]
  4117f0:	ldp	x29, x30, [sp], #32
  4117f4:	ret
  4117f8:	stp	x29, x30, [sp, #-64]!
  4117fc:	mov	x29, sp
  411800:	stp	x19, x20, [sp, #16]
  411804:	mov	x19, x0
  411808:	mov	w0, #0x8000                	// #32768
  41180c:	mov	w20, #0x1                   	// #1
  411810:	stp	w0, w20, [sp, #56]
  411814:	stp	xzr, xzr, [x19, #32]
  411818:	mov	w0, #0x10                  	// #16
  41181c:	stp	xzr, xzr, [x19]
  411820:	stp	xzr, xzr, [x19, #16]
  411824:	str	w2, [x19, #36]
  411828:	str	xzr, [x19, #48]
  41182c:	str	x21, [sp, #32]
  411830:	mov	w21, w1
  411834:	mov	w1, #0x3                   	// #3
  411838:	movk	w1, #0x8, lsl #16
  41183c:	bl	402880 <socket@plt>
  411840:	str	w0, [x19]
  411844:	tbz	w0, #31, 411868 <ferror@plt+0xedc8>
  411848:	adrp	x0, 417000 <ferror@plt+0x14560>
  41184c:	add	x0, x0, #0xcb
  411850:	bl	4023e0 <perror@plt>
  411854:	mov	w0, #0xffffffff            	// #-1
  411858:	ldp	x19, x20, [sp, #16]
  41185c:	ldr	x21, [sp, #32]
  411860:	ldp	x29, x30, [sp], #64
  411864:	ret
  411868:	add	x3, sp, #0x38
  41186c:	mov	w1, w20
  411870:	mov	w4, #0x4                   	// #4
  411874:	mov	w2, #0x7                   	// #7
  411878:	bl	402590 <setsockopt@plt>
  41187c:	tbz	w0, #31, 41188c <ferror@plt+0xedec>
  411880:	adrp	x0, 417000 <ferror@plt+0x14560>
  411884:	add	x0, x0, #0xe6
  411888:	b	411850 <ferror@plt+0xedb0>
  41188c:	adrp	x3, 42b000 <ferror@plt+0x28560>
  411890:	ldr	w0, [x19]
  411894:	mov	w1, w20
  411898:	mov	w4, #0x4                   	// #4
  41189c:	ldr	x3, [x3, #4024]
  4118a0:	mov	w2, #0x8                   	// #8
  4118a4:	bl	402590 <setsockopt@plt>
  4118a8:	tbz	w0, #31, 4118b8 <ferror@plt+0xee18>
  4118ac:	adrp	x0, 417000 <ferror@plt+0x14560>
  4118b0:	add	x0, x0, #0xf0
  4118b4:	b	411850 <ferror@plt+0xedb0>
  4118b8:	mov	x20, x19
  4118bc:	mov	w2, #0xb                   	// #11
  4118c0:	mov	w1, #0x10e                 	// #270
  4118c4:	add	x3, sp, #0x3c
  4118c8:	mov	w4, #0x4                   	// #4
  4118cc:	ldr	w0, [x20], #4
  4118d0:	bl	402590 <setsockopt@plt>
  4118d4:	stur	wzr, [x19, #6]
  4118d8:	mov	w0, #0x10                  	// #16
  4118dc:	strh	w0, [x19, #4]
  4118e0:	ldr	w0, [x19]
  4118e4:	mov	x1, x20
  4118e8:	strh	wzr, [x19, #10]
  4118ec:	mov	w2, #0xc                   	// #12
  4118f0:	str	w21, [x19, #12]
  4118f4:	bl	402450 <bind@plt>
  4118f8:	tbz	w0, #31, 411908 <ferror@plt+0xee68>
  4118fc:	adrp	x0, 417000 <ferror@plt+0x14560>
  411900:	add	x0, x0, #0xfa
  411904:	b	411850 <ferror@plt+0xedb0>
  411908:	mov	w0, #0xc                   	// #12
  41190c:	str	w0, [sp, #52]
  411910:	ldr	w0, [x19]
  411914:	add	x2, sp, #0x34
  411918:	mov	x1, x20
  41191c:	bl	402a40 <getsockname@plt>
  411920:	tbz	w0, #31, 411930 <ferror@plt+0xee90>
  411924:	adrp	x0, 417000 <ferror@plt+0x14560>
  411928:	add	x0, x0, #0x115
  41192c:	b	411850 <ferror@plt+0xedb0>
  411930:	ldr	w2, [sp, #52]
  411934:	cmp	w2, #0xc
  411938:	b.eq	411958 <ferror@plt+0xeeb8>  // b.none
  41193c:	adrp	x1, 417000 <ferror@plt+0x14560>
  411940:	add	x1, x1, #0x128
  411944:	adrp	x0, 42b000 <ferror@plt+0x28560>
  411948:	ldr	x0, [x0, #3984]
  41194c:	ldr	x0, [x0]
  411950:	bl	402a60 <fprintf@plt>
  411954:	b	411854 <ferror@plt+0xedb4>
  411958:	ldrh	w2, [x19, #4]
  41195c:	cmp	w2, #0x10
  411960:	b.eq	411970 <ferror@plt+0xeed0>  // b.none
  411964:	adrp	x1, 417000 <ferror@plt+0x14560>
  411968:	add	x1, x1, #0x141
  41196c:	b	411944 <ferror@plt+0xeea4>
  411970:	mov	x0, #0x0                   	// #0
  411974:	bl	402570 <time@plt>
  411978:	str	w0, [x19, #28]
  41197c:	mov	w0, #0x0                   	// #0
  411980:	b	411858 <ferror@plt+0xedb8>
  411984:	mov	w2, #0x0                   	// #0
  411988:	b	4117f8 <ferror@plt+0xed58>
  41198c:	stp	x29, x30, [sp, #-208]!
  411990:	mov	x29, sp
  411994:	stp	x19, x20, [sp, #16]
  411998:	mov	x19, x0
  41199c:	mov	x20, x2
  4119a0:	add	x0, sp, #0x40
  4119a4:	mov	x2, #0x90                  	// #144
  4119a8:	str	x21, [sp, #32]
  4119ac:	mov	w21, w1
  4119b0:	mov	w1, #0x0                   	// #0
  4119b4:	bl	402600 <memset@plt>
  4119b8:	mov	x0, #0x18                  	// #24
  4119bc:	strb	w21, [sp, #72]
  4119c0:	movk	x0, #0x6a, lsl #32
  4119c4:	add	x21, sp, #0x38
  4119c8:	movk	x0, #0x301, lsl #48
  4119cc:	str	x0, [sp, #56]
  4119d0:	ldr	w0, [x19, #28]
  4119d4:	add	w0, w0, #0x1
  4119d8:	stp	w0, w0, [x19, #28]
  4119dc:	str	w0, [sp, #64]
  4119e0:	cbnz	x20, 411a08 <ferror@plt+0xef68>
  4119e4:	ldr	w0, [x19]
  4119e8:	mov	x1, x21
  4119ec:	mov	w3, #0x0                   	// #0
  4119f0:	mov	x2, #0x98                  	// #152
  4119f4:	bl	402820 <send@plt>
  4119f8:	ldp	x19, x20, [sp, #16]
  4119fc:	ldr	x21, [sp, #32]
  411a00:	ldp	x29, x30, [sp], #208
  411a04:	ret
  411a08:	mov	x0, x21
  411a0c:	mov	w1, #0x98                  	// #152
  411a10:	blr	x20
  411a14:	cbz	w0, 4119e4 <ferror@plt+0xef44>
  411a18:	b	4119f8 <ferror@plt+0xef58>
  411a1c:	stp	x29, x30, [sp, #-208]!
  411a20:	mov	x29, sp
  411a24:	stp	x19, x20, [sp, #16]
  411a28:	mov	x19, x0
  411a2c:	mov	x20, x2
  411a30:	add	x0, sp, #0x40
  411a34:	mov	x2, #0x90                  	// #144
  411a38:	str	x21, [sp, #32]
  411a3c:	mov	w21, w1
  411a40:	mov	w1, #0x0                   	// #0
  411a44:	bl	402600 <memset@plt>
  411a48:	mov	x0, #0x18                  	// #24
  411a4c:	strb	w21, [sp, #72]
  411a50:	movk	x0, #0x16, lsl #32
  411a54:	add	x21, sp, #0x38
  411a58:	movk	x0, #0x301, lsl #48
  411a5c:	str	x0, [sp, #56]
  411a60:	ldr	w0, [x19, #28]
  411a64:	add	w0, w0, #0x1
  411a68:	stp	w0, w0, [x19, #28]
  411a6c:	str	w0, [sp, #64]
  411a70:	cbnz	x20, 411a98 <ferror@plt+0xeff8>
  411a74:	ldr	w0, [x19]
  411a78:	mov	x1, x21
  411a7c:	mov	w3, #0x0                   	// #0
  411a80:	mov	x2, #0x98                  	// #152
  411a84:	bl	402820 <send@plt>
  411a88:	ldp	x19, x20, [sp, #16]
  411a8c:	ldr	x21, [sp, #32]
  411a90:	ldp	x29, x30, [sp], #208
  411a94:	ret
  411a98:	mov	x0, x21
  411a9c:	mov	w1, #0x98                  	// #152
  411aa0:	blr	x20
  411aa4:	cbz	w0, 411a74 <ferror@plt+0xefd4>
  411aa8:	b	411a88 <ferror@plt+0xefe8>
  411aac:	stp	x29, x30, [sp, #-48]!
  411ab0:	mov	x2, #0x1c                  	// #28
  411ab4:	movk	x2, #0x4a, lsl #32
  411ab8:	mov	x29, sp
  411abc:	movk	x2, #0x301, lsl #48
  411ac0:	mov	w3, #0x0                   	// #0
  411ac4:	str	x2, [sp, #16]
  411ac8:	ldr	w2, [x0, #28]
  411acc:	stp	xzr, xzr, [sp, #24]
  411ad0:	add	w2, w2, #0x1
  411ad4:	stp	w2, w2, [x0, #28]
  411ad8:	ldr	w0, [x0]
  411adc:	str	w2, [sp, #24]
  411ae0:	mov	x2, #0x1c                  	// #28
  411ae4:	strb	w1, [sp, #32]
  411ae8:	add	x1, sp, #0x10
  411aec:	str	wzr, [sp, #40]
  411af0:	bl	402820 <send@plt>
  411af4:	ldp	x29, x30, [sp], #48
  411af8:	ret
  411afc:	stp	x29, x30, [sp, #-208]!
  411b00:	mov	x29, sp
  411b04:	stp	x19, x20, [sp, #16]
  411b08:	mov	x19, x0
  411b0c:	mov	x20, x2
  411b10:	add	x0, sp, #0x38
  411b14:	mov	x2, #0x94                  	// #148
  411b18:	str	x21, [sp, #32]
  411b1c:	mov	w21, w1
  411b20:	mov	w1, #0x0                   	// #0
  411b24:	bl	402600 <memset@plt>
  411b28:	mov	x0, #0x1c                  	// #28
  411b2c:	strb	w21, [sp, #64]
  411b30:	movk	x0, #0x1a, lsl #32
  411b34:	add	x21, sp, #0x30
  411b38:	movk	x0, #0x301, lsl #48
  411b3c:	str	x0, [sp, #48]
  411b40:	ldr	w0, [x19, #28]
  411b44:	add	w0, w0, #0x1
  411b48:	stp	w0, w0, [x19, #28]
  411b4c:	str	w0, [sp, #56]
  411b50:	cbnz	x20, 411b78 <ferror@plt+0xf0d8>
  411b54:	ldr	w0, [x19]
  411b58:	mov	x1, x21
  411b5c:	mov	w3, #0x0                   	// #0
  411b60:	mov	x2, #0x9c                  	// #156
  411b64:	bl	402820 <send@plt>
  411b68:	ldp	x19, x20, [sp, #16]
  411b6c:	ldr	x21, [sp, #32]
  411b70:	ldp	x29, x30, [sp], #208
  411b74:	ret
  411b78:	mov	x0, x21
  411b7c:	mov	w1, #0x9c                  	// #156
  411b80:	blr	x20
  411b84:	cbz	w0, 411b54 <ferror@plt+0xf0b4>
  411b88:	b	411b68 <ferror@plt+0xf0c8>
  411b8c:	stp	x29, x30, [sp, #-48]!
  411b90:	mov	x2, #0x1c                  	// #28
  411b94:	movk	x2, #0x22, lsl #32
  411b98:	mov	x29, sp
  411b9c:	movk	x2, #0x301, lsl #48
  411ba0:	mov	w3, #0x0                   	// #0
  411ba4:	str	x2, [sp, #16]
  411ba8:	ldr	w2, [x0, #28]
  411bac:	stp	xzr, xzr, [sp, #24]
  411bb0:	add	w2, w2, #0x1
  411bb4:	stp	w2, w2, [x0, #28]
  411bb8:	ldr	w0, [x0]
  411bbc:	str	w2, [sp, #24]
  411bc0:	mov	x2, #0x1c                  	// #28
  411bc4:	strb	w1, [sp, #32]
  411bc8:	add	x1, sp, #0x10
  411bcc:	str	wzr, [sp, #40]
  411bd0:	bl	402820 <send@plt>
  411bd4:	ldp	x29, x30, [sp], #48
  411bd8:	ret
  411bdc:	stp	x29, x30, [sp, #-336]!
  411be0:	mov	x29, sp
  411be4:	stp	x21, x22, [sp, #32]
  411be8:	add	x21, sp, #0x30
  411bec:	mov	w22, w1
  411bf0:	mov	w1, #0x0                   	// #0
  411bf4:	stp	x19, x20, [sp, #16]
  411bf8:	mov	x19, x0
  411bfc:	mov	x20, x2
  411c00:	mov	x0, x21
  411c04:	mov	x2, #0x11c                 	// #284
  411c08:	bl	402600 <memset@plt>
  411c0c:	mov	x0, #0x1c                  	// #28
  411c10:	strb	w22, [sp, #64]
  411c14:	movk	x0, #0x1e, lsl #32
  411c18:	movk	x0, #0x301, lsl #48
  411c1c:	str	x0, [sp, #48]
  411c20:	ldr	w0, [x19, #28]
  411c24:	add	w0, w0, #0x1
  411c28:	stp	w0, w0, [x19, #28]
  411c2c:	str	w0, [sp, #56]
  411c30:	cbnz	x20, 411c58 <ferror@plt+0xf1b8>
  411c34:	ldr	w0, [x19]
  411c38:	mov	x1, x21
  411c3c:	mov	w3, #0x0                   	// #0
  411c40:	mov	x2, #0x11c                 	// #284
  411c44:	bl	402820 <send@plt>
  411c48:	ldp	x19, x20, [sp, #16]
  411c4c:	ldp	x21, x22, [sp, #32]
  411c50:	ldp	x29, x30, [sp], #336
  411c54:	ret
  411c58:	mov	x0, x21
  411c5c:	mov	w1, #0x11c                 	// #284
  411c60:	blr	x20
  411c64:	cbz	w0, 411c34 <ferror@plt+0xf194>
  411c68:	b	411c48 <ferror@plt+0xf1a8>
  411c6c:	stp	x29, x30, [sp, #-48]!
  411c70:	mov	x2, #0x14                  	// #20
  411c74:	movk	x2, #0x42, lsl #32
  411c78:	mov	x29, sp
  411c7c:	movk	x2, #0x301, lsl #48
  411c80:	mov	w3, #0x0                   	// #0
  411c84:	str	x2, [sp, #24]
  411c88:	ldr	w2, [x0, #28]
  411c8c:	stur	xzr, [sp, #36]
  411c90:	add	w2, w2, #0x1
  411c94:	stp	w2, w2, [x0, #28]
  411c98:	ldr	w0, [x0]
  411c9c:	str	w2, [sp, #32]
  411ca0:	mov	x2, #0x14                  	// #20
  411ca4:	strb	w1, [sp, #40]
  411ca8:	add	x1, sp, #0x18
  411cac:	bl	402820 <send@plt>
  411cb0:	ldp	x29, x30, [sp], #48
  411cb4:	ret
  411cb8:	stp	x29, x30, [sp, #-48]!
  411cbc:	mov	x2, #0x18                  	// #24
  411cc0:	movk	x2, #0x56, lsl #32
  411cc4:	mov	x29, sp
  411cc8:	movk	x2, #0x301, lsl #48
  411ccc:	mov	w3, #0x0                   	// #0
  411cd0:	str	x2, [sp, #24]
  411cd4:	ldr	w2, [x0, #28]
  411cd8:	stp	xzr, xzr, [sp, #32]
  411cdc:	add	w2, w2, #0x1
  411ce0:	stp	w2, w2, [x0, #28]
  411ce4:	ldr	w0, [x0]
  411ce8:	str	w2, [sp, #32]
  411cec:	mov	x2, #0x18                  	// #24
  411cf0:	strb	w1, [sp, #40]
  411cf4:	add	x1, sp, x2
  411cf8:	bl	402820 <send@plt>
  411cfc:	ldp	x29, x30, [sp], #48
  411d00:	ret
  411d04:	stp	x29, x30, [sp, #-48]!
  411d08:	mov	x2, #0x14                  	// #20
  411d0c:	movk	x2, #0x52, lsl #32
  411d10:	mov	x29, sp
  411d14:	movk	x2, #0x301, lsl #48
  411d18:	mov	w3, #0x0                   	// #0
  411d1c:	str	x2, [sp, #24]
  411d20:	ldr	w2, [x0, #28]
  411d24:	stur	xzr, [sp, #36]
  411d28:	add	w2, w2, #0x1
  411d2c:	stp	w2, w2, [x0, #28]
  411d30:	ldr	w0, [x0]
  411d34:	str	w2, [sp, #32]
  411d38:	mov	x2, #0x14                  	// #20
  411d3c:	strb	w1, [sp, #40]
  411d40:	add	x1, sp, #0x18
  411d44:	bl	402820 <send@plt>
  411d48:	ldp	x29, x30, [sp], #48
  411d4c:	ret
  411d50:	sub	sp, sp, #0x450
  411d54:	stp	x29, x30, [sp]
  411d58:	mov	x29, sp
  411d5c:	stp	x21, x22, [sp, #32]
  411d60:	add	x21, sp, #0x38
  411d64:	mov	w22, w1
  411d68:	mov	w1, #0x0                   	// #0
  411d6c:	stp	x19, x20, [sp, #16]
  411d70:	mov	x19, x0
  411d74:	mov	x20, x2
  411d78:	mov	x0, x21
  411d7c:	mov	x2, #0x414                 	// #1044
  411d80:	bl	402600 <memset@plt>
  411d84:	mov	x0, #0x14                  	// #20
  411d88:	strb	w22, [sp, #72]
  411d8c:	movk	x0, #0x5a, lsl #32
  411d90:	movk	x0, #0x301, lsl #48
  411d94:	str	x0, [sp, #56]
  411d98:	ldr	w0, [x19, #28]
  411d9c:	add	w0, w0, #0x1
  411da0:	stp	w0, w0, [x19, #28]
  411da4:	str	w0, [sp, #64]
  411da8:	cbz	x20, 411de4 <ferror@plt+0xf344>
  411dac:	mov	x0, x21
  411db0:	mov	w1, #0x414                 	// #1044
  411db4:	blr	x20
  411db8:	cbnz	w0, 411dd0 <ferror@plt+0xf330>
  411dbc:	ldr	w0, [x19]
  411dc0:	mov	x1, x21
  411dc4:	ldr	w2, [sp, #56]
  411dc8:	mov	w3, #0x0                   	// #0
  411dcc:	bl	402820 <send@plt>
  411dd0:	ldp	x29, x30, [sp]
  411dd4:	ldp	x19, x20, [sp, #16]
  411dd8:	ldp	x21, x22, [sp, #32]
  411ddc:	add	sp, sp, #0x450
  411de0:	ret
  411de4:	mov	w0, #0xffffffea            	// #-22
  411de8:	b	411dd0 <ferror@plt+0xf330>
  411dec:	stp	x29, x30, [sp, #-64]!
  411df0:	cmp	w1, #0x0
  411df4:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  411df8:	mov	x29, sp
  411dfc:	b.ne	411e5c <ferror@plt+0xf3bc>  // b.any
  411e00:	mov	x4, x0
  411e04:	mov	x0, #0x28                  	// #40
  411e08:	movk	x0, #0x12, lsl #32
  411e0c:	stp	xzr, xzr, [sp, #32]
  411e10:	movk	x0, #0x301, lsl #48
  411e14:	str	x0, [sp, #24]
  411e18:	mov	w3, #0x0                   	// #0
  411e1c:	ldr	w0, [x4, #28]
  411e20:	strb	w1, [sp, #40]
  411e24:	add	x1, sp, #0x18
  411e28:	add	w0, w0, #0x1
  411e2c:	stp	w0, w0, [x4, #28]
  411e30:	str	w0, [sp, #32]
  411e34:	mov	w0, #0x8                   	// #8
  411e38:	movk	w0, #0x1d, lsl #16
  411e3c:	str	w0, [sp, #56]
  411e40:	ldr	w0, [x4]
  411e44:	str	xzr, [sp, #48]
  411e48:	str	w2, [sp, #60]
  411e4c:	mov	x2, #0x28                  	// #40
  411e50:	bl	402820 <send@plt>
  411e54:	ldp	x29, x30, [sp], #64
  411e58:	ret
  411e5c:	bl	41123c <ferror@plt+0xe79c>
  411e60:	b	411e54 <ferror@plt+0xf3b4>
  411e64:	cbnz	w1, 411e70 <ferror@plt+0xf3d0>
  411e68:	mov	w2, #0x1                   	// #1
  411e6c:	b	411dec <ferror@plt+0xf34c>
  411e70:	b	41123c <ferror@plt+0xe79c>
  411e74:	sub	sp, sp, #0x450
  411e78:	cmp	w1, #0x0
  411e7c:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  411e80:	stp	x29, x30, [sp]
  411e84:	mov	x29, sp
  411e88:	stp	x19, x20, [sp, #16]
  411e8c:	stp	x21, x22, [sp, #32]
  411e90:	b.ne	411f1c <ferror@plt+0xf47c>  // b.any
  411e94:	add	x22, sp, #0x30
  411e98:	mov	x19, x0
  411e9c:	mov	w20, w1
  411ea0:	mov	x21, x2
  411ea4:	mov	x0, x22
  411ea8:	mov	x2, #0x420                 	// #1056
  411eac:	mov	w1, #0x0                   	// #0
  411eb0:	bl	402600 <memset@plt>
  411eb4:	mov	x0, #0x20                  	// #32
  411eb8:	strb	w20, [sp, #64]
  411ebc:	movk	x0, #0x12, lsl #32
  411ec0:	movk	x0, #0x301, lsl #48
  411ec4:	str	x0, [sp, #48]
  411ec8:	ldr	w0, [x19, #28]
  411ecc:	add	w0, w0, #0x1
  411ed0:	stp	w0, w0, [x19, #28]
  411ed4:	str	w0, [sp, #56]
  411ed8:	cbz	x21, 411f14 <ferror@plt+0xf474>
  411edc:	mov	x0, x22
  411ee0:	mov	w1, #0x420                 	// #1056
  411ee4:	blr	x21
  411ee8:	cbnz	w0, 411f00 <ferror@plt+0xf460>
  411eec:	ldr	w0, [x19]
  411ef0:	mov	x1, x22
  411ef4:	ldr	w2, [sp, #48]
  411ef8:	mov	w3, #0x0                   	// #0
  411efc:	bl	402820 <send@plt>
  411f00:	ldp	x29, x30, [sp]
  411f04:	ldp	x19, x20, [sp, #16]
  411f08:	ldp	x21, x22, [sp, #32]
  411f0c:	add	sp, sp, #0x450
  411f10:	ret
  411f14:	mov	w0, #0xffffffea            	// #-22
  411f18:	b	411f00 <ferror@plt+0xf460>
  411f1c:	bl	41123c <ferror@plt+0xe79c>
  411f20:	b	411f00 <ferror@plt+0xf460>
  411f24:	stp	x29, x30, [sp, #-208]!
  411f28:	mov	x2, #0x98                  	// #152
  411f2c:	mov	x29, sp
  411f30:	stp	x19, x20, [sp, #16]
  411f34:	mov	x19, x0
  411f38:	mov	x20, x1
  411f3c:	add	x0, sp, #0x38
  411f40:	mov	w1, #0x0                   	// #0
  411f44:	str	x21, [sp, #32]
  411f48:	bl	402600 <memset@plt>
  411f4c:	mov	x0, #0x20                  	// #32
  411f50:	add	x21, sp, #0x30
  411f54:	movk	x0, #0x1e, lsl #32
  411f58:	mov	w1, #0xa0                  	// #160
  411f5c:	movk	x0, #0x301, lsl #48
  411f60:	str	x0, [sp, #48]
  411f64:	ldr	w0, [x19, #28]
  411f68:	add	w0, w0, #0x1
  411f6c:	stp	w0, w0, [x19, #28]
  411f70:	str	w0, [sp, #56]
  411f74:	mov	w0, #0x7                   	// #7
  411f78:	strb	w0, [sp, #64]
  411f7c:	mov	x0, x21
  411f80:	blr	x20
  411f84:	cbnz	w0, 411f9c <ferror@plt+0xf4fc>
  411f88:	ldr	w0, [x19]
  411f8c:	mov	x1, x21
  411f90:	mov	w3, #0x0                   	// #0
  411f94:	mov	x2, #0xa0                  	// #160
  411f98:	bl	402820 <send@plt>
  411f9c:	ldp	x19, x20, [sp, #16]
  411fa0:	ldr	x21, [sp, #32]
  411fa4:	ldp	x29, x30, [sp], #208
  411fa8:	ret
  411fac:	stp	x29, x30, [sp, #-48]!
  411fb0:	mov	x3, #0x1c                  	// #28
  411fb4:	movk	x3, #0x5e, lsl #32
  411fb8:	mov	x29, sp
  411fbc:	movk	x3, #0x301, lsl #48
  411fc0:	str	x3, [sp, #16]
  411fc4:	ldr	w3, [x0, #28]
  411fc8:	stp	xzr, xzr, [sp, #24]
  411fcc:	add	w3, w3, #0x1
  411fd0:	stp	w3, w3, [x0, #28]
  411fd4:	ldr	w0, [x0]
  411fd8:	str	w3, [sp, #24]
  411fdc:	mov	w3, #0x0                   	// #0
  411fe0:	strb	w1, [sp, #32]
  411fe4:	add	x1, sp, #0x10
  411fe8:	str	w2, [sp, #40]
  411fec:	mov	x2, #0x1c                  	// #28
  411ff0:	bl	402820 <send@plt>
  411ff4:	ldp	x29, x30, [sp], #48
  411ff8:	ret
  411ffc:	stp	x29, x30, [sp, #-16]!
  412000:	sxtw	x2, w2
  412004:	mov	w3, #0x0                   	// #0
  412008:	mov	x29, sp
  41200c:	ldr	w0, [x0]
  412010:	bl	402820 <send@plt>
  412014:	ldp	x29, x30, [sp], #16
  412018:	ret
  41201c:	sub	sp, sp, #0x420
  412020:	sxtw	x2, w2
  412024:	mov	w3, #0x0                   	// #0
  412028:	stp	x29, x30, [sp]
  41202c:	mov	x29, sp
  412030:	stp	x19, x20, [sp, #16]
  412034:	mov	x20, x0
  412038:	ldr	w0, [x0]
  41203c:	bl	402820 <send@plt>
  412040:	tbnz	w0, #31, 412074 <ferror@plt+0xf5d4>
  412044:	ldr	w0, [x20]
  412048:	add	x19, sp, #0x20
  41204c:	mov	x1, x19
  412050:	mov	w3, #0x42                  	// #66
  412054:	mov	x2, #0x400                 	// #1024
  412058:	bl	4026d0 <recv@plt>
  41205c:	mov	w1, w0
  412060:	tbz	w0, #31, 4120dc <ferror@plt+0xf63c>
  412064:	bl	402a10 <__errno_location@plt>
  412068:	ldr	w0, [x0]
  41206c:	cmp	w0, #0xb
  412070:	csetm	w0, ne  // ne = any
  412074:	ldp	x29, x30, [sp]
  412078:	ldp	x19, x20, [sp, #16]
  41207c:	add	sp, sp, #0x420
  412080:	ret
  412084:	ldrh	w2, [x19, #4]
  412088:	cmp	w2, #0x2
  41208c:	b.ne	4120cc <ferror@plt+0xf62c>  // b.any
  412090:	cmp	w0, #0x23
  412094:	b.hi	4120b8 <ferror@plt+0xf618>  // b.pmore
  412098:	adrp	x0, 42b000 <ferror@plt+0x28560>
  41209c:	ldr	x0, [x0, #3984]
  4120a0:	ldr	x1, [x0]
  4120a4:	adrp	x0, 414000 <ferror@plt+0x11560>
  4120a8:	add	x0, x0, #0xabd
  4120ac:	bl	4023b0 <fputs@plt>
  4120b0:	mov	w0, #0xffffffff            	// #-1
  4120b4:	b	412074 <ferror@plt+0xf5d4>
  4120b8:	bl	402a10 <__errno_location@plt>
  4120bc:	ldr	w1, [x19, #16]
  4120c0:	neg	w1, w1
  4120c4:	str	w1, [x0]
  4120c8:	b	4120b0 <ferror@plt+0xf610>
  4120cc:	add	w0, w0, #0x3
  4120d0:	and	w0, w0, #0xfffffffc
  4120d4:	sub	w1, w1, w0
  4120d8:	add	x19, x19, w0, uxtw
  4120dc:	cmp	w1, #0xf
  4120e0:	b.le	4120f8 <ferror@plt+0xf658>
  4120e4:	ldr	w0, [x19]
  4120e8:	cmp	w0, #0xf
  4120ec:	b.ls	4120f8 <ferror@plt+0xf658>  // b.plast
  4120f0:	cmp	w0, w1
  4120f4:	b.ls	412084 <ferror@plt+0xf5e4>  // b.plast
  4120f8:	mov	w0, #0x0                   	// #0
  4120fc:	b	412074 <ferror@plt+0xf5d4>
  412100:	stp	x29, x30, [sp, #-144]!
  412104:	add	w4, w3, #0x10
  412108:	sxtw	x3, w3
  41210c:	mov	x29, sp
  412110:	strh	w1, [sp, #44]
  412114:	mov	w1, #0x301                 	// #769
  412118:	strh	w1, [sp, #46]
  41211c:	ldr	w1, [x0, #28]
  412120:	str	xzr, [sp, #24]
  412124:	add	w1, w1, #0x1
  412128:	stp	w1, w1, [x0, #28]
  41212c:	stp	w1, wzr, [sp, #48]
  412130:	mov	w1, #0x10                  	// #16
  412134:	strh	w1, [sp, #24]
  412138:	add	x1, sp, #0x28
  41213c:	str	x1, [sp, #56]
  412140:	mov	x1, #0x10                  	// #16
  412144:	ldr	w0, [x0]
  412148:	str	x1, [sp, #64]
  41214c:	add	x1, sp, #0x18
  412150:	str	x1, [sp, #88]
  412154:	mov	w1, #0xc                   	// #12
  412158:	stp	xzr, xzr, [sp, #96]
  41215c:	str	w1, [sp, #96]
  412160:	add	x1, sp, #0x38
  412164:	str	x1, [sp, #104]
  412168:	mov	x1, #0x2                   	// #2
  41216c:	stp	xzr, xzr, [sp, #112]
  412170:	str	wzr, [sp, #32]
  412174:	str	w4, [sp, #40]
  412178:	stp	x2, x3, [sp, #72]
  41217c:	mov	w2, #0x0                   	// #0
  412180:	str	x1, [sp, #112]
  412184:	add	x1, sp, #0x58
  412188:	stp	xzr, xzr, [sp, #128]
  41218c:	bl	402620 <sendmsg@plt>
  412190:	ldp	x29, x30, [sp], #144
  412194:	ret
  412198:	stp	x29, x30, [sp, #-112]!
  41219c:	mov	w2, #0x10                  	// #16
  4121a0:	mov	x29, sp
  4121a4:	str	xzr, [sp, #24]
  4121a8:	strh	w2, [sp, #24]
  4121ac:	ldr	w2, [x1]
  4121b0:	str	x2, [sp, #48]
  4121b4:	add	x2, sp, #0x18
  4121b8:	str	x2, [sp, #56]
  4121bc:	mov	w2, #0xc                   	// #12
  4121c0:	stp	xzr, xzr, [sp, #64]
  4121c4:	str	w2, [sp, #64]
  4121c8:	add	x2, sp, #0x28
  4121cc:	str	x2, [sp, #72]
  4121d0:	mov	x2, #0x1                   	// #1
  4121d4:	stp	xzr, xzr, [sp, #80]
  4121d8:	str	x2, [sp, #80]
  4121dc:	mov	w2, #0x301                 	// #769
  4121e0:	strh	w2, [x1, #6]
  4121e4:	ldr	w2, [x0, #28]
  4121e8:	str	wzr, [x1, #12]
  4121ec:	add	w2, w2, #0x1
  4121f0:	stp	w2, w2, [x0, #28]
  4121f4:	ldr	w0, [x0]
  4121f8:	str	w2, [x1, #8]
  4121fc:	mov	w2, #0x0                   	// #0
  412200:	str	wzr, [sp, #32]
  412204:	str	x1, [sp, #40]
  412208:	add	x1, sp, #0x38
  41220c:	stp	xzr, xzr, [sp, #96]
  412210:	bl	402620 <sendmsg@plt>
  412214:	ldp	x29, x30, [sp], #112
  412218:	ret
  41221c:	stp	x29, x30, [sp, #-256]!
  412220:	mov	x29, sp
  412224:	stp	x21, x22, [sp, #32]
  412228:	mov	x21, x0
  41222c:	add	x0, sp, #0x78
  412230:	stp	x25, x26, [sp, #64]
  412234:	add	x26, sp, #0x70
  412238:	stp	x27, x28, [sp, #80]
  41223c:	add	x27, sp, #0xc8
  412240:	str	x0, [sp, #200]
  412244:	mov	w0, #0xc                   	// #12
  412248:	stp	xzr, xzr, [sp, #208]
  41224c:	stp	xzr, xzr, [sp, #224]
  412250:	stp	x19, x20, [sp, #16]
  412254:	mov	w20, #0x0                   	// #0
  412258:	stp	x23, x24, [sp, #48]
  41225c:	mov	x24, #0x1                   	// #1
  412260:	stp	x1, x2, [sp, #152]
  412264:	strh	w3, [sp, #168]
  412268:	stp	xzr, xzr, [sp, #176]
  41226c:	strh	wzr, [sp, #192]
  412270:	str	w0, [sp, #208]
  412274:	add	x0, sp, #0x88
  412278:	str	x0, [sp, #216]
  41227c:	str	x24, [sp, #224]
  412280:	stp	xzr, xzr, [sp, #240]
  412284:	ldr	w0, [x21]
  412288:	mov	x2, x26
  41228c:	mov	x1, x27
  412290:	bl	411338 <ferror@plt+0xe898>
  412294:	mov	w23, w0
  412298:	tbnz	w0, #31, 412534 <ferror@plt+0xfa94>
  41229c:	ldr	x3, [x21, #40]
  4122a0:	cbz	x3, 4122b8 <ferror@plt+0xf818>
  4122a4:	add	w2, w0, #0x3
  4122a8:	mov	x1, #0x1                   	// #1
  4122ac:	ldr	x0, [sp, #112]
  4122b0:	and	x2, x2, #0xfffffffc
  4122b4:	bl	402860 <fwrite@plt>
  4122b8:	add	x28, sp, #0x98
  4122bc:	mov	w22, #0x0                   	// #0
  4122c0:	mov	w25, #0x0                   	// #0
  4122c4:	ldr	x2, [x28]
  4122c8:	ldr	x19, [sp, #112]
  4122cc:	cbnz	x2, 4124e0 <ferror@plt+0xfa40>
  4122d0:	mov	x0, x19
  4122d4:	bl	4027f0 <free@plt>
  4122d8:	cbz	w25, 4124e8 <ferror@plt+0xfa48>
  4122dc:	cbz	w20, 412344 <ferror@plt+0xf8a4>
  4122e0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4122e4:	mov	w20, #0x0                   	// #0
  4122e8:	ldr	x0, [x0, #3984]
  4122ec:	ldr	x1, [x0]
  4122f0:	adrp	x0, 417000 <ferror@plt+0x14560>
  4122f4:	add	x0, x0, #0x1a1
  4122f8:	bl	4023b0 <fputs@plt>
  4122fc:	b	412344 <ferror@plt+0xf8a4>
  412300:	tbz	w25, #31, 41237c <ferror@plt+0xf8dc>
  412304:	mov	w1, w25
  412308:	mov	x0, x19
  41230c:	bl	411748 <ferror@plt+0xeca8>
  412310:	cbnz	w0, 412338 <ferror@plt+0xf898>
  412314:	bl	402a10 <__errno_location@plt>
  412318:	neg	w1, w25
  41231c:	str	w1, [x0]
  412320:	cmn	w25, #0x5a
  412324:	b.eq	412364 <ferror@plt+0xf8c4>  // b.none
  412328:	cmn	w25, #0x5f
  41232c:	b.eq	412338 <ferror@plt+0xf898>  // b.none
  412330:	cmn	w25, #0x2
  412334:	b.ne	4123ec <ferror@plt+0xf94c>  // b.any
  412338:	ldr	x0, [sp, #112]
  41233c:	mov	w20, #0xffffffff            	// #-1
  412340:	bl	4027f0 <free@plt>
  412344:	mov	w0, w20
  412348:	ldp	x19, x20, [sp, #16]
  41234c:	ldp	x21, x22, [sp, #32]
  412350:	ldp	x23, x24, [sp, #48]
  412354:	ldp	x25, x26, [sp, #64]
  412358:	ldp	x27, x28, [sp, #80]
  41235c:	ldp	x29, x30, [sp], #256
  412360:	ret
  412364:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412368:	ldr	x0, [x0, #3984]
  41236c:	ldr	x1, [x0]
  412370:	adrp	x0, 417000 <ferror@plt+0x14560>
  412374:	add	x0, x0, #0x16a
  412378:	b	4124d8 <ferror@plt+0xfa38>
  41237c:	mov	w25, #0x1                   	// #1
  412380:	mov	x0, x19
  412384:	mov	x1, #0x0                   	// #0
  412388:	bl	4113f0 <ferror@plt+0xe950>
  41238c:	add	x28, x28, #0x18
  412390:	b	4122c4 <ferror@plt+0xf824>
  412394:	cmp	w0, #0x2
  412398:	b.ne	4123fc <ferror@plt+0xf95c>  // b.any
  41239c:	cmp	w1, #0x23
  4123a0:	b.hi	4123bc <ferror@plt+0xf91c>  // b.pmore
  4123a4:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4123a8:	ldr	x0, [x0, #3984]
  4123ac:	ldr	x1, [x0]
  4123b0:	adrp	x0, 414000 <ferror@plt+0x11560>
  4123b4:	add	x0, x0, #0xabd
  4123b8:	b	4124d8 <ferror@plt+0xfa38>
  4123bc:	bl	402a10 <__errno_location@plt>
  4123c0:	ldr	w19, [x19, #16]
  4123c4:	neg	w1, w19
  4123c8:	str	w1, [x0]
  4123cc:	ldr	w0, [x21, #36]
  4123d0:	cmp	w0, #0x4
  4123d4:	b.ne	4123e4 <ferror@plt+0xf944>  // b.any
  4123d8:	cmn	w19, #0x5f
  4123dc:	ccmn	w19, #0x2, #0x4, ne  // ne = any
  4123e0:	b.eq	412338 <ferror@plt+0xf898>  // b.none
  4123e4:	ldr	w0, [x21, #48]
  4123e8:	tbnz	w0, #1, 412338 <ferror@plt+0xf898>
  4123ec:	adrp	x0, 417000 <ferror@plt+0x14560>
  4123f0:	add	x0, x0, #0x18f
  4123f4:	bl	4023e0 <perror@plt>
  4123f8:	b	412338 <ferror@plt+0xf898>
  4123fc:	ldr	x0, [x21, #40]
  412400:	cbnz	x0, 412438 <ferror@plt+0xf998>
  412404:	ldr	x1, [x28, #8]
  412408:	mov	x0, x19
  41240c:	str	x2, [sp, #104]
  412410:	blr	x2
  412414:	mov	w1, w0
  412418:	ldr	x2, [sp, #104]
  41241c:	tbz	w0, #31, 412438 <ferror@plt+0xf998>
  412420:	ldr	x0, [sp, #112]
  412424:	str	w1, [sp, #104]
  412428:	bl	4027f0 <free@plt>
  41242c:	ldr	w1, [sp, #104]
  412430:	mov	w20, w1
  412434:	b	412344 <ferror@plt+0xf8a4>
  412438:	ldr	w0, [x19]
  41243c:	add	w0, w0, #0x3
  412440:	and	w0, w0, #0xfffffffc
  412444:	sub	w22, w22, w0
  412448:	add	x19, x19, w0, uxtw
  41244c:	cmp	w22, #0xf
  412450:	b.le	41238c <ferror@plt+0xf8ec>
  412454:	ldr	w1, [x19]
  412458:	cmp	w1, #0xf
  41245c:	b.ls	41238c <ferror@plt+0xf8ec>  // b.plast
  412460:	cmp	w22, w1
  412464:	b.cc	41238c <ferror@plt+0xf8ec>  // b.lo, b.ul, b.last
  412468:	ldrh	w3, [x19, #6]
  41246c:	ldrh	w0, [x28, #16]
  412470:	bic	w0, w3, w0
  412474:	ldr	w3, [sp, #124]
  412478:	and	w0, w0, #0xffff
  41247c:	strh	w0, [x19, #6]
  412480:	cbnz	w3, 412438 <ferror@plt+0xf998>
  412484:	ldr	w4, [x19, #12]
  412488:	ldr	w3, [x21, #8]
  41248c:	cmp	w4, w3
  412490:	b.ne	412438 <ferror@plt+0xf998>  // b.any
  412494:	ldr	w4, [x19, #8]
  412498:	ldr	w3, [x21, #32]
  41249c:	cmp	w4, w3
  4124a0:	b.ne	412438 <ferror@plt+0xf998>  // b.any
  4124a4:	tst	x0, #0x10
  4124a8:	ldrh	w0, [x19, #4]
  4124ac:	csel	w20, w20, w24, eq  // eq = none
  4124b0:	cmp	w0, #0x3
  4124b4:	b.ne	412394 <ferror@plt+0xf8f4>  // b.any
  4124b8:	ldr	w25, [x19, #16]
  4124bc:	cmp	w1, #0x13
  4124c0:	b.hi	412300 <ferror@plt+0xf860>  // b.pmore
  4124c4:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4124c8:	ldr	x0, [x0, #3984]
  4124cc:	ldr	x1, [x0]
  4124d0:	adrp	x0, 417000 <ferror@plt+0x14560>
  4124d4:	add	x0, x0, #0x15a
  4124d8:	bl	4023b0 <fputs@plt>
  4124dc:	b	412338 <ferror@plt+0xf898>
  4124e0:	mov	w22, w23
  4124e4:	b	41244c <ferror@plt+0xf9ac>
  4124e8:	ldr	w0, [sp, #248]
  4124ec:	tbz	w0, #5, 41250c <ferror@plt+0xfa6c>
  4124f0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4124f4:	ldr	x0, [x0, #3984]
  4124f8:	ldr	x1, [x0]
  4124fc:	adrp	x0, 417000 <ferror@plt+0x14560>
  412500:	add	x0, x0, #0xa1
  412504:	bl	4023b0 <fputs@plt>
  412508:	b	412284 <ferror@plt+0xf7e4>
  41250c:	cbz	w22, 412284 <ferror@plt+0xf7e4>
  412510:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412514:	mov	w2, w22
  412518:	adrp	x1, 417000 <ferror@plt+0x14560>
  41251c:	add	x1, x1, #0xb4
  412520:	ldr	x0, [x0, #3984]
  412524:	ldr	x0, [x0]
  412528:	bl	402a60 <fprintf@plt>
  41252c:	mov	w0, #0x1                   	// #1
  412530:	bl	4023c0 <exit@plt>
  412534:	mov	w20, w0
  412538:	b	412344 <ferror@plt+0xf8a4>
  41253c:	stp	x29, x30, [sp, #-32]!
  412540:	mov	x3, x2
  412544:	mov	w4, #0x1                   	// #1
  412548:	mov	x29, sp
  41254c:	str	x1, [sp, #16]
  412550:	mov	x2, #0x1                   	// #1
  412554:	ldr	w1, [x1]
  412558:	str	x1, [sp, #24]
  41255c:	add	x1, sp, #0x10
  412560:	bl	4113f8 <ferror@plt+0xe958>
  412564:	ldp	x29, x30, [sp], #32
  412568:	ret
  41256c:	mov	w4, #0x1                   	// #1
  412570:	b	4113f8 <ferror@plt+0xe958>
  412574:	stp	x29, x30, [sp, #-32]!
  412578:	mov	x3, x2
  41257c:	mov	w4, #0x0                   	// #0
  412580:	mov	x29, sp
  412584:	str	x1, [sp, #16]
  412588:	mov	x2, #0x1                   	// #1
  41258c:	ldr	w1, [x1]
  412590:	str	x1, [sp, #24]
  412594:	add	x1, sp, #0x10
  412598:	bl	4113f8 <ferror@plt+0xe958>
  41259c:	ldp	x29, x30, [sp], #32
  4125a0:	ret
  4125a4:	stp	x29, x30, [sp, #-48]!
  4125a8:	mov	w4, #0x4                   	// #4
  4125ac:	mov	w2, #0x8                   	// #8
  4125b0:	mov	x29, sp
  4125b4:	str	x19, [sp, #16]
  4125b8:	mov	x19, x0
  4125bc:	mov	w0, #0x1                   	// #1
  4125c0:	str	w0, [sp, #44]
  4125c4:	add	x3, sp, #0x2c
  4125c8:	mov	w1, #0x10e                 	// #270
  4125cc:	ldr	w0, [x19]
  4125d0:	bl	402590 <setsockopt@plt>
  4125d4:	tbz	w0, #31, 4125f4 <ferror@plt+0xfb54>
  4125d8:	adrp	x0, 417000 <ferror@plt+0x14560>
  4125dc:	add	x0, x0, #0x1d0
  4125e0:	bl	4023e0 <perror@plt>
  4125e4:	mov	w0, #0xffffffff            	// #-1
  4125e8:	ldr	x19, [sp, #16]
  4125ec:	ldp	x29, x30, [sp], #48
  4125f0:	ret
  4125f4:	ldr	w0, [x19, #48]
  4125f8:	orr	w0, w0, #0x1
  4125fc:	str	w0, [x19, #48]
  412600:	mov	w0, #0x0                   	// #0
  412604:	b	4125e8 <ferror@plt+0xfb48>
  412608:	mov	x12, #0x60c0                	// #24768
  41260c:	sub	sp, sp, x12
  412610:	stp	x29, x30, [sp]
  412614:	mov	x29, sp
  412618:	stp	x19, x20, [sp, #16]
  41261c:	mov	x20, x0
  412620:	mov	w0, #0x10                  	// #16
  412624:	str	xzr, [sp, #104]
  412628:	strh	w0, [sp, #104]
  41262c:	add	x0, sp, #0x68
  412630:	str	x0, [sp, #136]
  412634:	mov	w0, #0xc                   	// #12
  412638:	stp	xzr, xzr, [sp, #144]
  41263c:	str	w0, [sp, #144]
  412640:	add	x0, sp, #0x78
  412644:	str	x0, [sp, #152]
  412648:	mov	x0, #0x1                   	// #1
  41264c:	stp	xzr, xzr, [sp, #160]
  412650:	str	x0, [sp, #160]
  412654:	ldr	w0, [x20, #48]
  412658:	stp	x21, x22, [sp, #32]
  41265c:	mov	x21, x1
  412660:	mov	x22, x2
  412664:	stp	x23, x24, [sp, #48]
  412668:	stp	x25, x26, [sp, #64]
  41266c:	stp	x27, x28, [sp, #80]
  412670:	str	wzr, [sp, #112]
  412674:	stp	xzr, xzr, [sp, #176]
  412678:	tbz	w0, #0, 41268c <ferror@plt+0xfbec>
  41267c:	add	x0, sp, #0xc0
  412680:	str	x0, [sp, #168]
  412684:	mov	x0, #0x2000                	// #8192
  412688:	str	x0, [sp, #176]
  41268c:	mov	x25, #0x10e                 	// #270
  412690:	add	x24, sp, #0x88
  412694:	add	x26, sp, #0x60
  412698:	mov	x0, #0x20c0                	// #8384
  41269c:	movk	x25, #0x8, lsl #32
  4126a0:	add	x23, sp, x0
  4126a4:	str	x23, [sp, #120]
  4126a8:	mov	x0, #0x4000                	// #16384
  4126ac:	str	x0, [sp, #128]
  4126b0:	ldr	w0, [x20]
  4126b4:	mov	x1, x24
  4126b8:	mov	w2, #0x0                   	// #0
  4126bc:	bl	402380 <recvmsg@plt>
  4126c0:	mov	w27, w0
  4126c4:	cmp	w0, #0x0
  4126c8:	b.ge	412740 <ferror@plt+0xfca0>  // b.tcont
  4126cc:	bl	402a10 <__errno_location@plt>
  4126d0:	mov	x19, x0
  4126d4:	ldr	w0, [x0]
  4126d8:	cmp	w0, #0x4
  4126dc:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4126e0:	b.eq	4126a8 <ferror@plt+0xfc08>  // b.none
  4126e4:	adrp	x1, 42b000 <ferror@plt+0x28560>
  4126e8:	ldr	x1, [x1, #3984]
  4126ec:	ldr	x27, [x1]
  4126f0:	bl	4026a0 <strerror@plt>
  4126f4:	ldr	w3, [x19]
  4126f8:	mov	x2, x0
  4126fc:	adrp	x1, 416000 <ferror@plt+0x13560>
  412700:	mov	x0, x27
  412704:	add	x1, x1, #0xfce
  412708:	bl	402a60 <fprintf@plt>
  41270c:	ldr	w0, [x19]
  412710:	cmp	w0, #0x69
  412714:	b.eq	4126a8 <ferror@plt+0xfc08>  // b.none
  412718:	mov	w0, #0xffffffff            	// #-1
  41271c:	mov	x12, #0x60c0                	// #24768
  412720:	ldp	x29, x30, [sp]
  412724:	ldp	x19, x20, [sp, #16]
  412728:	ldp	x21, x22, [sp, #32]
  41272c:	ldp	x23, x24, [sp, #48]
  412730:	ldp	x25, x26, [sp, #64]
  412734:	ldp	x27, x28, [sp, #80]
  412738:	add	sp, sp, x12
  41273c:	ret
  412740:	b.ne	412760 <ferror@plt+0xfcc0>  // b.any
  412744:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412748:	ldr	x0, [x0, #3984]
  41274c:	ldr	x1, [x0]
  412750:	adrp	x0, 416000 <ferror@plt+0x13560>
  412754:	add	x0, x0, #0xfbe
  412758:	bl	4023b0 <fputs@plt>
  41275c:	b	412718 <ferror@plt+0xfc78>
  412760:	ldr	w2, [sp, #144]
  412764:	cmp	w2, #0xc
  412768:	b.eq	412784 <ferror@plt+0xfce4>  // b.none
  41276c:	adrp	x1, 417000 <ferror@plt+0x14560>
  412770:	add	x1, x1, #0x1e8
  412774:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412778:	ldr	x0, [x0, #3984]
  41277c:	ldr	x0, [x0]
  412780:	b	412848 <ferror@plt+0xfda8>
  412784:	ldr	w0, [x20, #48]
  412788:	tbnz	w0, #0, 4127bc <ferror@plt+0xfd1c>
  41278c:	mov	x28, x23
  412790:	cmp	w27, #0xf
  412794:	b.hi	412808 <ferror@plt+0xfd68>  // b.pmore
  412798:	ldr	w0, [sp, #184]
  41279c:	tbz	w0, #5, 41287c <ferror@plt+0xfddc>
  4127a0:	adrp	x0, 42b000 <ferror@plt+0x28560>
  4127a4:	ldr	x0, [x0, #3984]
  4127a8:	ldr	x1, [x0]
  4127ac:	adrp	x0, 417000 <ferror@plt+0x14560>
  4127b0:	add	x0, x0, #0xa1
  4127b4:	bl	4023b0 <fputs@plt>
  4127b8:	b	4126a8 <ferror@plt+0xfc08>
  4127bc:	mov	w0, #0xffffffff            	// #-1
  4127c0:	str	w0, [sp, #96]
  4127c4:	ldr	x0, [sp, #176]
  4127c8:	cmp	x0, #0xf
  4127cc:	b.ls	41278c <ferror@plt+0xfcec>  // b.plast
  4127d0:	ldr	x1, [sp, #168]
  4127d4:	cbz	x1, 41278c <ferror@plt+0xfcec>
  4127d8:	ldr	x0, [x1, #8]
  4127dc:	cmp	x0, x25
  4127e0:	b.ne	4127f8 <ferror@plt+0xfd58>  // b.any
  4127e4:	ldr	x0, [x1]
  4127e8:	cmp	x0, #0x14
  4127ec:	b.ne	4127f8 <ferror@plt+0xfd58>  // b.any
  4127f0:	ldr	w0, [x1, #16]
  4127f4:	str	w0, [sp, #96]
  4127f8:	mov	x0, x24
  4127fc:	bl	4023f0 <__cmsg_nxthdr@plt>
  412800:	mov	x1, x0
  412804:	b	4127d4 <ferror@plt+0xfd34>
  412808:	ldr	w19, [x28]
  41280c:	cmp	w19, #0x10
  412810:	ccmp	w27, w19, #0x1, pl  // pl = nfrst
  412814:	b.ge	412854 <ferror@plt+0xfdb4>  // b.tcont
  412818:	adrp	x0, 42b000 <ferror@plt+0x28560>
  41281c:	ldr	w1, [sp, #184]
  412820:	ldr	x0, [x0, #3984]
  412824:	ldr	x0, [x0]
  412828:	tbz	w1, #5, 41283c <ferror@plt+0xfd9c>
  41282c:	mov	x1, x0
  412830:	adrp	x0, 417000 <ferror@plt+0x14560>
  412834:	add	x0, x0, #0x44
  412838:	b	412758 <ferror@plt+0xfcb8>
  41283c:	adrp	x1, 417000 <ferror@plt+0x14560>
  412840:	mov	w2, w19
  412844:	add	x1, x1, #0x57
  412848:	bl	402a60 <fprintf@plt>
  41284c:	mov	w0, #0x1                   	// #1
  412850:	bl	4023c0 <exit@plt>
  412854:	mov	x2, x22
  412858:	mov	x1, x28
  41285c:	mov	x0, x26
  412860:	blr	x21
  412864:	tbnz	w0, #31, 41271c <ferror@plt+0xfc7c>
  412868:	add	w19, w19, #0x3
  41286c:	and	w19, w19, #0xfffffffc
  412870:	sub	w27, w27, w19
  412874:	add	x28, x28, w19, uxtw
  412878:	b	412790 <ferror@plt+0xfcf0>
  41287c:	cbz	w27, 4126a8 <ferror@plt+0xfc08>
  412880:	adrp	x1, 417000 <ferror@plt+0x14560>
  412884:	mov	w2, w27
  412888:	add	x1, x1, #0xb4
  41288c:	b	412774 <ferror@plt+0xfcd4>
  412890:	mov	x12, #0x4050                	// #16464
  412894:	sub	sp, sp, x12
  412898:	stp	x29, x30, [sp]
  41289c:	mov	x29, sp
  4128a0:	stp	x21, x22, [sp, #32]
  4128a4:	add	x22, sp, #0x50
  4128a8:	mov	x21, x1
  4128ac:	stp	x19, x20, [sp, #16]
  4128b0:	mov	x19, x0
  4128b4:	stp	x23, x24, [sp, #48]
  4128b8:	mov	x23, x2
  4128bc:	mov	w24, #0x3ff0                	// #16368
  4128c0:	str	x25, [sp, #64]
  4128c4:	add	x25, x22, #0x10
  4128c8:	mov	x3, x19
  4128cc:	mov	x0, x22
  4128d0:	mov	x2, #0x10                  	// #16
  4128d4:	mov	x1, #0x1                   	// #1
  4128d8:	bl	4027b0 <fread@plt>
  4128dc:	cbnz	x0, 41292c <ferror@plt+0xfe8c>
  4128e0:	mov	x0, x19
  4128e4:	bl	402720 <feof@plt>
  4128e8:	cbnz	w0, 4129d0 <ferror@plt+0xff30>
  4128ec:	mov	x0, x19
  4128f0:	bl	402aa0 <ferror@plt>
  4128f4:	cbz	w0, 412904 <ferror@plt+0xfe64>
  4128f8:	adrp	x0, 417000 <ferror@plt+0x14560>
  4128fc:	add	x0, x0, #0x205
  412900:	bl	4023e0 <perror@plt>
  412904:	mov	x0, x19
  412908:	bl	402720 <feof@plt>
  41290c:	cbz	w0, 412970 <ferror@plt+0xfed0>
  412910:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412914:	ldr	x0, [x0, #3984]
  412918:	ldr	x1, [x0]
  41291c:	adrp	x0, 417000 <ferror@plt+0x14560>
  412920:	add	x0, x0, #0x21b
  412924:	bl	4023b0 <fputs@plt>
  412928:	b	412970 <ferror@plt+0xfed0>
  41292c:	cmp	x0, #0x10
  412930:	b.ne	4128ec <ferror@plt+0xfe4c>  // b.any
  412934:	ldr	w20, [sp, #80]
  412938:	sub	w0, w20, #0x10
  41293c:	cmp	w0, w24
  412940:	b.ls	412994 <ferror@plt+0xfef4>  // b.plast
  412944:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412948:	ldr	x0, [x0, #3984]
  41294c:	ldr	x21, [x0]
  412950:	mov	x0, x19
  412954:	bl	402480 <ftell@plt>
  412958:	mov	x3, x0
  41295c:	adrp	x1, 417000 <ferror@plt+0x14560>
  412960:	mov	w2, w20
  412964:	add	x1, x1, #0x23e
  412968:	mov	x0, x21
  41296c:	bl	402a60 <fprintf@plt>
  412970:	mov	w0, #0xffffffff            	// #-1
  412974:	mov	x12, #0x4050                	// #16464
  412978:	ldp	x29, x30, [sp]
  41297c:	ldp	x19, x20, [sp, #16]
  412980:	ldp	x21, x22, [sp, #32]
  412984:	ldp	x23, x24, [sp, #48]
  412988:	ldr	x25, [sp, #64]
  41298c:	add	sp, sp, x12
  412990:	ret
  412994:	sub	w20, w20, #0xd
  412998:	mov	x3, x19
  41299c:	and	x20, x20, #0xfffffffc
  4129a0:	mov	x0, x25
  4129a4:	mov	x2, x20
  4129a8:	mov	x1, #0x1                   	// #1
  4129ac:	bl	4027b0 <fread@plt>
  4129b0:	cmp	x20, x0
  4129b4:	b.ne	4128ec <ferror@plt+0xfe4c>  // b.any
  4129b8:	mov	x2, x23
  4129bc:	mov	x1, x22
  4129c0:	mov	x0, #0x0                   	// #0
  4129c4:	blr	x21
  4129c8:	tbz	w0, #31, 4128c8 <ferror@plt+0xfe28>
  4129cc:	b	412974 <ferror@plt+0xfed4>
  4129d0:	mov	w0, #0x0                   	// #0
  4129d4:	b	412974 <ferror@plt+0xfed4>
  4129d8:	stp	x29, x30, [sp, #-32]!
  4129dc:	mov	x29, sp
  4129e0:	ldr	w5, [x0]
  4129e4:	stp	x19, x20, [sp, #16]
  4129e8:	mov	x19, x0
  4129ec:	add	w5, w5, #0x3
  4129f0:	add	w0, w4, #0x7
  4129f4:	and	w5, w5, #0xfffffffc
  4129f8:	and	w20, w0, #0xfffffffc
  4129fc:	add	w0, w5, w20
  412a00:	cmp	w0, w1
  412a04:	b.ls	412a34 <ferror@plt+0xff94>  // b.plast
  412a08:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412a0c:	mov	w2, w1
  412a10:	adrp	x1, 417000 <ferror@plt+0x14560>
  412a14:	add	x1, x1, #0x261
  412a18:	ldr	x0, [x0, #3984]
  412a1c:	ldr	x0, [x0]
  412a20:	bl	402a60 <fprintf@plt>
  412a24:	mov	w0, #0xffffffff            	// #-1
  412a28:	ldp	x19, x20, [sp, #16]
  412a2c:	ldp	x29, x30, [sp], #32
  412a30:	ret
  412a34:	add	x0, x19, w5, uxtw
  412a38:	mov	x1, x3
  412a3c:	add	w3, w4, #0x4
  412a40:	strh	w2, [x0, #2]
  412a44:	strh	w3, [x19, w5, uxtw]
  412a48:	cbz	w4, 412a58 <ferror@plt+0xffb8>
  412a4c:	sxtw	x2, w4
  412a50:	add	x0, x0, #0x4
  412a54:	bl	402370 <memcpy@plt>
  412a58:	ldr	w0, [x19]
  412a5c:	add	w0, w0, #0x3
  412a60:	and	w0, w0, #0xfffffffc
  412a64:	add	w0, w0, w20
  412a68:	str	w0, [x19]
  412a6c:	mov	w0, #0x0                   	// #0
  412a70:	b	412a28 <ferror@plt+0xff88>
  412a74:	mov	w4, #0x0                   	// #0
  412a78:	mov	x3, #0x0                   	// #0
  412a7c:	b	4129d8 <ferror@plt+0xff38>
  412a80:	stp	x29, x30, [sp, #-32]!
  412a84:	mov	w4, #0x1                   	// #1
  412a88:	mov	x29, sp
  412a8c:	strb	w3, [sp, #31]
  412a90:	add	x3, sp, #0x1f
  412a94:	bl	4129d8 <ferror@plt+0xff38>
  412a98:	ldp	x29, x30, [sp], #32
  412a9c:	ret
  412aa0:	stp	x29, x30, [sp, #-32]!
  412aa4:	mov	w4, #0x2                   	// #2
  412aa8:	mov	x29, sp
  412aac:	strh	w3, [sp, #30]
  412ab0:	add	x3, sp, #0x1e
  412ab4:	bl	4129d8 <ferror@plt+0xff38>
  412ab8:	ldp	x29, x30, [sp], #32
  412abc:	ret
  412ac0:	stp	x29, x30, [sp, #-32]!
  412ac4:	mov	w4, #0x4                   	// #4
  412ac8:	mov	x29, sp
  412acc:	str	w3, [sp, #28]
  412ad0:	add	x3, sp, #0x1c
  412ad4:	bl	4129d8 <ferror@plt+0xff38>
  412ad8:	ldp	x29, x30, [sp], #32
  412adc:	ret
  412ae0:	stp	x29, x30, [sp, #-32]!
  412ae4:	mov	w4, #0x8                   	// #8
  412ae8:	mov	x29, sp
  412aec:	str	x3, [sp, #24]
  412af0:	add	x3, sp, #0x18
  412af4:	bl	4129d8 <ferror@plt+0xff38>
  412af8:	ldp	x29, x30, [sp], #32
  412afc:	ret
  412b00:	stp	x29, x30, [sp, #-48]!
  412b04:	mov	x29, sp
  412b08:	stp	x19, x20, [sp, #16]
  412b0c:	mov	x20, x0
  412b10:	mov	x19, x3
  412b14:	mov	x0, x3
  412b18:	stp	x21, x22, [sp, #32]
  412b1c:	mov	w21, w1
  412b20:	mov	w22, w2
  412b24:	bl	4023a0 <strlen@plt>
  412b28:	mov	x3, x19
  412b2c:	add	w4, w0, #0x1
  412b30:	mov	w2, w22
  412b34:	mov	w1, w21
  412b38:	mov	x0, x20
  412b3c:	ldp	x19, x20, [sp, #16]
  412b40:	ldp	x21, x22, [sp, #32]
  412b44:	ldp	x29, x30, [sp], #48
  412b48:	b	4129d8 <ferror@plt+0xff38>
  412b4c:	stp	x29, x30, [sp, #-48]!
  412b50:	mov	w4, w1
  412b54:	mov	x1, x2
  412b58:	mov	x29, sp
  412b5c:	stp	x19, x20, [sp, #16]
  412b60:	mov	x19, x0
  412b64:	ldr	w0, [x0]
  412b68:	add	w20, w3, #0x3
  412b6c:	stp	x21, x22, [sp, #32]
  412b70:	add	w0, w0, #0x3
  412b74:	and	w20, w20, #0xfffffffc
  412b78:	and	w0, w0, #0xfffffffc
  412b7c:	add	w2, w0, w20
  412b80:	cmp	w2, w4
  412b84:	b.ls	412bb8 <ferror@plt+0x10118>  // b.plast
  412b88:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412b8c:	mov	w2, w4
  412b90:	adrp	x1, 417000 <ferror@plt+0x14560>
  412b94:	add	x1, x1, #0x290
  412b98:	ldr	x0, [x0, #3984]
  412b9c:	ldr	x0, [x0]
  412ba0:	bl	402a60 <fprintf@plt>
  412ba4:	mov	w0, #0xffffffff            	// #-1
  412ba8:	ldp	x19, x20, [sp, #16]
  412bac:	ldp	x21, x22, [sp, #32]
  412bb0:	ldp	x29, x30, [sp], #48
  412bb4:	ret
  412bb8:	sxtw	x22, w3
  412bbc:	mov	w21, w3
  412bc0:	mov	x2, x22
  412bc4:	add	x0, x19, w0, uxtw
  412bc8:	bl	402370 <memcpy@plt>
  412bcc:	ldr	w0, [x19]
  412bd0:	sub	w2, w20, w21
  412bd4:	mov	w1, #0x0                   	// #0
  412bd8:	add	w0, w0, #0x3
  412bdc:	and	x0, x0, #0xfffffffc
  412be0:	add	x0, x0, x22
  412be4:	add	x0, x19, x0
  412be8:	bl	402600 <memset@plt>
  412bec:	ldr	w0, [x19]
  412bf0:	add	w0, w0, #0x3
  412bf4:	and	w0, w0, #0xfffffffc
  412bf8:	add	w0, w0, w20
  412bfc:	str	w0, [x19]
  412c00:	mov	w0, #0x0                   	// #0
  412c04:	b	412ba8 <ferror@plt+0x10108>
  412c08:	stp	x29, x30, [sp, #-32]!
  412c0c:	mov	w4, #0x0                   	// #0
  412c10:	mov	x3, #0x0                   	// #0
  412c14:	mov	x29, sp
  412c18:	str	x19, [sp, #16]
  412c1c:	ldr	w19, [x0]
  412c20:	add	w19, w19, #0x3
  412c24:	and	x19, x19, #0xfffffffc
  412c28:	add	x19, x0, x19
  412c2c:	bl	4129d8 <ferror@plt+0xff38>
  412c30:	mov	x0, x19
  412c34:	ldr	x19, [sp, #16]
  412c38:	ldp	x29, x30, [sp], #32
  412c3c:	ret
  412c40:	mov	x2, x0
  412c44:	ldr	w0, [x0]
  412c48:	add	w3, w0, #0x3
  412c4c:	and	x3, x3, #0xfffffffc
  412c50:	add	x2, x2, x3
  412c54:	sub	x2, x2, x1
  412c58:	strh	w2, [x1]
  412c5c:	ret
  412c60:	stp	x29, x30, [sp, #-48]!
  412c64:	mov	x29, sp
  412c68:	stp	x19, x20, [sp, #16]
  412c6c:	mov	x20, x0
  412c70:	ldr	w19, [x0]
  412c74:	stp	x21, x22, [sp, #32]
  412c78:	mov	w21, w1
  412c7c:	add	w19, w19, #0x3
  412c80:	and	x19, x19, #0xfffffffc
  412c84:	mov	w22, w2
  412c88:	add	x19, x0, x19
  412c8c:	bl	4129d8 <ferror@plt+0xff38>
  412c90:	mov	w2, w22
  412c94:	mov	w1, w21
  412c98:	mov	x0, x20
  412c9c:	bl	412c08 <ferror@plt+0x10168>
  412ca0:	mov	x0, x19
  412ca4:	ldp	x19, x20, [sp, #16]
  412ca8:	ldp	x21, x22, [sp, #32]
  412cac:	ldp	x29, x30, [sp], #48
  412cb0:	ret
  412cb4:	stp	x29, x30, [sp, #-32]!
  412cb8:	mov	x29, sp
  412cbc:	ldr	w2, [x0]
  412cc0:	ldrh	w3, [x1]
  412cc4:	add	w2, w2, #0x3
  412cc8:	str	x19, [sp, #16]
  412ccc:	and	x2, x2, #0xfffffffc
  412cd0:	add	w3, w3, #0x3
  412cd4:	add	x2, x0, x2
  412cd8:	and	x3, x3, #0x1fffc
  412cdc:	sub	x2, x2, x1
  412ce0:	mov	x19, x0
  412ce4:	strh	w2, [x1]
  412ce8:	add	x1, x1, x3
  412cec:	bl	412c40 <ferror@plt+0x101a0>
  412cf0:	ldr	w0, [x19]
  412cf4:	ldr	x19, [sp, #16]
  412cf8:	ldp	x29, x30, [sp], #32
  412cfc:	ret
  412d00:	ldrh	w4, [x0]
  412d04:	add	w4, w4, #0x3
  412d08:	and	w4, w4, #0xfffffffc
  412d0c:	add	w5, w4, #0x8
  412d10:	cmp	w5, w1
  412d14:	b.ls	412d48 <ferror@plt+0x102a8>  // b.plast
  412d18:	stp	x29, x30, [sp, #-16]!
  412d1c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412d20:	mov	w2, w1
  412d24:	mov	x29, sp
  412d28:	ldr	x0, [x0, #3984]
  412d2c:	adrp	x1, 417000 <ferror@plt+0x14560>
  412d30:	add	x1, x1, #0x2be
  412d34:	ldr	x0, [x0]
  412d38:	bl	402a60 <fprintf@plt>
  412d3c:	mov	w0, #0xffffffff            	// #-1
  412d40:	ldp	x29, x30, [sp], #16
  412d44:	ret
  412d48:	add	x1, x0, w4, uxtw
  412d4c:	strh	w2, [x1, #2]
  412d50:	mov	w2, #0x8                   	// #8
  412d54:	strh	w2, [x0, w4, uxtw]
  412d58:	str	w3, [x1, #4]
  412d5c:	ldrh	w1, [x0]
  412d60:	add	w1, w1, #0x3
  412d64:	and	w1, w1, #0xfffffffc
  412d68:	add	w1, w1, #0x8
  412d6c:	strh	w1, [x0]
  412d70:	mov	w0, #0x0                   	// #0
  412d74:	ret
  412d78:	stp	x29, x30, [sp, #-32]!
  412d7c:	mov	x29, sp
  412d80:	ldrh	w5, [x0]
  412d84:	stp	x19, x20, [sp, #16]
  412d88:	mov	x20, x0
  412d8c:	add	w5, w5, #0x3
  412d90:	add	w0, w4, #0x7
  412d94:	and	w5, w5, #0xfffffffc
  412d98:	and	w0, w0, #0xfffffffc
  412d9c:	add	w0, w0, w5
  412da0:	cmp	w0, w1
  412da4:	b.ls	412dd4 <ferror@plt+0x10334>  // b.plast
  412da8:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412dac:	mov	w2, w1
  412db0:	adrp	x1, 417000 <ferror@plt+0x14560>
  412db4:	add	x1, x1, #0x2f3
  412db8:	ldr	x0, [x0, #3984]
  412dbc:	ldr	x0, [x0]
  412dc0:	bl	402a60 <fprintf@plt>
  412dc4:	mov	w0, #0xffffffff            	// #-1
  412dc8:	ldp	x19, x20, [sp, #16]
  412dcc:	ldp	x29, x30, [sp], #32
  412dd0:	ret
  412dd4:	add	x0, x20, w5, uxtw
  412dd8:	add	w19, w4, #0x4
  412ddc:	and	w19, w19, #0xffff
  412de0:	strh	w2, [x0, #2]
  412de4:	strh	w19, [x20, w5, uxtw]
  412de8:	cbz	w4, 412dfc <ferror@plt+0x1035c>
  412dec:	mov	x1, x3
  412df0:	sxtw	x2, w4
  412df4:	add	x0, x0, #0x4
  412df8:	bl	402370 <memcpy@plt>
  412dfc:	ldrh	w0, [x20]
  412e00:	add	w19, w19, #0x3
  412e04:	and	w19, w19, #0xfffffffc
  412e08:	add	w0, w0, #0x3
  412e0c:	and	w0, w0, #0xfffffffc
  412e10:	add	w19, w0, w19
  412e14:	mov	w0, #0x0                   	// #0
  412e18:	strh	w19, [x20]
  412e1c:	b	412dc8 <ferror@plt+0x10328>
  412e20:	stp	x29, x30, [sp, #-32]!
  412e24:	mov	w4, #0x1                   	// #1
  412e28:	mov	x29, sp
  412e2c:	strb	w3, [sp, #31]
  412e30:	add	x3, sp, #0x1f
  412e34:	bl	412d78 <ferror@plt+0x102d8>
  412e38:	ldp	x29, x30, [sp], #32
  412e3c:	ret
  412e40:	stp	x29, x30, [sp, #-32]!
  412e44:	mov	w4, #0x2                   	// #2
  412e48:	mov	x29, sp
  412e4c:	strh	w3, [sp, #30]
  412e50:	add	x3, sp, #0x1e
  412e54:	bl	412d78 <ferror@plt+0x102d8>
  412e58:	ldp	x29, x30, [sp], #32
  412e5c:	ret
  412e60:	stp	x29, x30, [sp, #-32]!
  412e64:	mov	w4, #0x8                   	// #8
  412e68:	mov	x29, sp
  412e6c:	str	x3, [sp, #24]
  412e70:	add	x3, sp, #0x18
  412e74:	bl	412d78 <ferror@plt+0x102d8>
  412e78:	ldp	x29, x30, [sp], #32
  412e7c:	ret
  412e80:	stp	x29, x30, [sp, #-32]!
  412e84:	mov	w4, #0x0                   	// #0
  412e88:	mov	x29, sp
  412e8c:	ldrh	w3, [x0]
  412e90:	str	x19, [sp, #16]
  412e94:	add	w3, w3, #0x3
  412e98:	and	x3, x3, #0x1fffc
  412e9c:	add	x19, x0, x3
  412ea0:	mov	x3, #0x0                   	// #0
  412ea4:	bl	412d78 <ferror@plt+0x102d8>
  412ea8:	ldrh	w0, [x19, #2]
  412eac:	orr	w0, w0, #0xffff8000
  412eb0:	strh	w0, [x19, #2]
  412eb4:	mov	x0, x19
  412eb8:	ldr	x19, [sp, #16]
  412ebc:	ldp	x29, x30, [sp], #32
  412ec0:	ret
  412ec4:	ldrh	w2, [x0]
  412ec8:	add	w2, w2, #0x3
  412ecc:	and	x2, x2, #0x1fffc
  412ed0:	add	x2, x0, x2
  412ed4:	sub	x2, x2, x1
  412ed8:	strh	w2, [x1]
  412edc:	ldrh	w0, [x0]
  412ee0:	ret
  412ee4:	stp	x29, x30, [sp, #-64]!
  412ee8:	mov	x29, sp
  412eec:	str	x23, [sp, #48]
  412ef0:	and	w23, w4, #0xffff
  412ef4:	mvn	w23, w23
  412ef8:	stp	x19, x20, [sp, #16]
  412efc:	mov	x20, x2
  412f00:	add	w2, w1, #0x1
  412f04:	mov	w19, w3
  412f08:	stp	x21, x22, [sp, #32]
  412f0c:	mov	x21, x0
  412f10:	mov	w22, w1
  412f14:	sbfiz	x2, x2, #3, #32
  412f18:	mov	w1, #0x0                   	// #0
  412f1c:	bl	402600 <memset@plt>
  412f20:	cmp	w19, #0x3
  412f24:	b.le	412f98 <ferror@plt+0x104f8>
  412f28:	ldrh	w2, [x20]
  412f2c:	cmp	w2, #0x3
  412f30:	b.ls	412f3c <ferror@plt+0x1049c>  // b.plast
  412f34:	cmp	w2, w19
  412f38:	b.le	412f60 <ferror@plt+0x104c0>
  412f3c:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412f40:	ldrh	w3, [x20]
  412f44:	mov	w2, w19
  412f48:	adrp	x1, 417000 <ferror@plt+0x14560>
  412f4c:	ldr	x0, [x0, #3984]
  412f50:	add	x1, x1, #0x328
  412f54:	ldr	x0, [x0]
  412f58:	bl	402a60 <fprintf@plt>
  412f5c:	b	412f9c <ferror@plt+0x104fc>
  412f60:	ldrh	w1, [x20, #2]
  412f64:	and	w1, w23, w1
  412f68:	and	w0, w1, #0xffff
  412f6c:	cmp	w22, w1, uxth
  412f70:	b.lt	412f84 <ferror@plt+0x104e4>  // b.tstop
  412f74:	ubfiz	x0, x0, #3, #16
  412f78:	ldr	x1, [x21, x0]
  412f7c:	cbnz	x1, 412f84 <ferror@plt+0x104e4>
  412f80:	str	x20, [x21, x0]
  412f84:	add	w2, w2, #0x3
  412f88:	and	w2, w2, #0xfffffffc
  412f8c:	sub	w19, w19, w2
  412f90:	add	x20, x20, w2, uxtw
  412f94:	b	412f20 <ferror@plt+0x10480>
  412f98:	cbnz	w19, 412f3c <ferror@plt+0x1049c>
  412f9c:	mov	w0, #0x0                   	// #0
  412fa0:	ldp	x19, x20, [sp, #16]
  412fa4:	ldp	x21, x22, [sp, #32]
  412fa8:	ldr	x23, [sp, #48]
  412fac:	ldp	x29, x30, [sp], #64
  412fb0:	ret
  412fb4:	mov	w4, #0x0                   	// #0
  412fb8:	b	412ee4 <ferror@plt+0x10444>
  412fbc:	mov	w3, w0
  412fc0:	mov	x0, x1
  412fc4:	cmp	w2, #0x3
  412fc8:	b.le	413030 <ferror@plt+0x10590>
  412fcc:	ldrh	w1, [x0]
  412fd0:	cmp	w1, #0x3
  412fd4:	b.ls	412fe0 <ferror@plt+0x10540>  // b.plast
  412fd8:	cmp	w1, w2
  412fdc:	b.le	413010 <ferror@plt+0x10570>
  412fe0:	stp	x29, x30, [sp, #-16]!
  412fe4:	adrp	x1, 417000 <ferror@plt+0x14560>
  412fe8:	add	x1, x1, #0x328
  412fec:	mov	x29, sp
  412ff0:	ldrh	w3, [x0]
  412ff4:	adrp	x0, 42b000 <ferror@plt+0x28560>
  412ff8:	ldr	x0, [x0, #3984]
  412ffc:	ldr	x0, [x0]
  413000:	bl	402a60 <fprintf@plt>
  413004:	mov	x0, #0x0                   	// #0
  413008:	ldp	x29, x30, [sp], #16
  41300c:	ret
  413010:	ldrh	w4, [x0, #2]
  413014:	cmp	w4, w3
  413018:	b.eq	41303c <ferror@plt+0x1059c>  // b.none
  41301c:	add	w1, w1, #0x3
  413020:	and	w1, w1, #0xfffffffc
  413024:	sub	w2, w2, w1
  413028:	add	x0, x0, w1, uxtw
  41302c:	b	412fc4 <ferror@plt+0x10524>
  413030:	cbnz	w2, 412fe0 <ferror@plt+0x10540>
  413034:	mov	x0, #0x0                   	// #0
  413038:	ret
  41303c:	ret
  413040:	ldrh	w5, [x2]
  413044:	sub	x5, x5, #0x4
  413048:	cmp	x5, w3, sxtw
  41304c:	b.cc	41309c <ferror@plt+0x105fc>  // b.lo, b.ul, b.last
  413050:	add	w3, w3, #0x3
  413054:	and	x3, x3, #0xfffffffc
  413058:	add	x3, x3, #0x4
  41305c:	cmp	x5, x3
  413060:	b.cc	413078 <ferror@plt+0x105d8>  // b.lo, b.ul, b.last
  413064:	add	x4, x2, x3
  413068:	ldrh	w3, [x2, x3]
  41306c:	add	x2, x4, #0x4
  413070:	sub	w3, w3, #0x4
  413074:	b	412fb4 <ferror@plt+0x10514>
  413078:	stp	x29, x30, [sp, #-16]!
  41307c:	add	w2, w1, #0x1
  413080:	mov	w1, #0x0                   	// #0
  413084:	mov	x29, sp
  413088:	sbfiz	x2, x2, #3, #32
  41308c:	bl	402600 <memset@plt>
  413090:	mov	w0, #0x0                   	// #0
  413094:	ldp	x29, x30, [sp], #16
  413098:	ret
  41309c:	mov	w0, #0xffffffff            	// #-1
  4130a0:	ret
  4130a4:	nop
  4130a8:	stp	x29, x30, [sp, #-64]!
  4130ac:	mov	x29, sp
  4130b0:	stp	x19, x20, [sp, #16]
  4130b4:	adrp	x20, 42b000 <ferror@plt+0x28560>
  4130b8:	add	x20, x20, #0x9c0
  4130bc:	stp	x21, x22, [sp, #32]
  4130c0:	adrp	x21, 42b000 <ferror@plt+0x28560>
  4130c4:	add	x21, x21, #0x9b8
  4130c8:	sub	x20, x20, x21
  4130cc:	mov	w22, w0
  4130d0:	stp	x23, x24, [sp, #48]
  4130d4:	mov	x23, x1
  4130d8:	mov	x24, x2
  4130dc:	bl	402330 <memcpy@plt-0x40>
  4130e0:	cmp	xzr, x20, asr #3
  4130e4:	b.eq	413110 <ferror@plt+0x10670>  // b.none
  4130e8:	asr	x20, x20, #3
  4130ec:	mov	x19, #0x0                   	// #0
  4130f0:	ldr	x3, [x21, x19, lsl #3]
  4130f4:	mov	x2, x24
  4130f8:	add	x19, x19, #0x1
  4130fc:	mov	x1, x23
  413100:	mov	w0, w22
  413104:	blr	x3
  413108:	cmp	x20, x19
  41310c:	b.ne	4130f0 <ferror@plt+0x10650>  // b.any
  413110:	ldp	x19, x20, [sp, #16]
  413114:	ldp	x21, x22, [sp, #32]
  413118:	ldp	x23, x24, [sp, #48]
  41311c:	ldp	x29, x30, [sp], #64
  413120:	ret
  413124:	nop
  413128:	ret

Disassembly of section .fini:

000000000041312c <.fini>:
  41312c:	stp	x29, x30, [sp, #-16]!
  413130:	mov	x29, sp
  413134:	ldp	x29, x30, [sp], #16
  413138:	ret
