// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_bundle_2_AWVALID,
        m_axi_bundle_2_AWREADY,
        m_axi_bundle_2_AWADDR,
        m_axi_bundle_2_AWID,
        m_axi_bundle_2_AWLEN,
        m_axi_bundle_2_AWSIZE,
        m_axi_bundle_2_AWBURST,
        m_axi_bundle_2_AWLOCK,
        m_axi_bundle_2_AWCACHE,
        m_axi_bundle_2_AWPROT,
        m_axi_bundle_2_AWQOS,
        m_axi_bundle_2_AWREGION,
        m_axi_bundle_2_AWUSER,
        m_axi_bundle_2_WVALID,
        m_axi_bundle_2_WREADY,
        m_axi_bundle_2_WDATA,
        m_axi_bundle_2_WSTRB,
        m_axi_bundle_2_WLAST,
        m_axi_bundle_2_WID,
        m_axi_bundle_2_WUSER,
        m_axi_bundle_2_ARVALID,
        m_axi_bundle_2_ARREADY,
        m_axi_bundle_2_ARADDR,
        m_axi_bundle_2_ARID,
        m_axi_bundle_2_ARLEN,
        m_axi_bundle_2_ARSIZE,
        m_axi_bundle_2_ARBURST,
        m_axi_bundle_2_ARLOCK,
        m_axi_bundle_2_ARCACHE,
        m_axi_bundle_2_ARPROT,
        m_axi_bundle_2_ARQOS,
        m_axi_bundle_2_ARREGION,
        m_axi_bundle_2_ARUSER,
        m_axi_bundle_2_RVALID,
        m_axi_bundle_2_RREADY,
        m_axi_bundle_2_RDATA,
        m_axi_bundle_2_RLAST,
        m_axi_bundle_2_RID,
        m_axi_bundle_2_RFIFONUM,
        m_axi_bundle_2_RUSER,
        m_axi_bundle_2_RRESP,
        m_axi_bundle_2_BVALID,
        m_axi_bundle_2_BREADY,
        m_axi_bundle_2_BRESP,
        m_axi_bundle_2_BID,
        m_axi_bundle_2_BUSER,
        input_ftmap,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        conv2_weights,
        m_axi_biases_AWVALID,
        m_axi_biases_AWREADY,
        m_axi_biases_AWADDR,
        m_axi_biases_AWID,
        m_axi_biases_AWLEN,
        m_axi_biases_AWSIZE,
        m_axi_biases_AWBURST,
        m_axi_biases_AWLOCK,
        m_axi_biases_AWCACHE,
        m_axi_biases_AWPROT,
        m_axi_biases_AWQOS,
        m_axi_biases_AWREGION,
        m_axi_biases_AWUSER,
        m_axi_biases_WVALID,
        m_axi_biases_WREADY,
        m_axi_biases_WDATA,
        m_axi_biases_WSTRB,
        m_axi_biases_WLAST,
        m_axi_biases_WID,
        m_axi_biases_WUSER,
        m_axi_biases_ARVALID,
        m_axi_biases_ARREADY,
        m_axi_biases_ARADDR,
        m_axi_biases_ARID,
        m_axi_biases_ARLEN,
        m_axi_biases_ARSIZE,
        m_axi_biases_ARBURST,
        m_axi_biases_ARLOCK,
        m_axi_biases_ARCACHE,
        m_axi_biases_ARPROT,
        m_axi_biases_ARQOS,
        m_axi_biases_ARREGION,
        m_axi_biases_ARUSER,
        m_axi_biases_RVALID,
        m_axi_biases_RREADY,
        m_axi_biases_RDATA,
        m_axi_biases_RLAST,
        m_axi_biases_RID,
        m_axi_biases_RFIFONUM,
        m_axi_biases_RUSER,
        m_axi_biases_RRESP,
        m_axi_biases_BVALID,
        m_axi_biases_BREADY,
        m_axi_biases_BRESP,
        m_axi_biases_BID,
        m_axi_biases_BUSER,
        conv2_biases,
        m_axi_bundle_1_AWVALID,
        m_axi_bundle_1_AWREADY,
        m_axi_bundle_1_AWADDR,
        m_axi_bundle_1_AWID,
        m_axi_bundle_1_AWLEN,
        m_axi_bundle_1_AWSIZE,
        m_axi_bundle_1_AWBURST,
        m_axi_bundle_1_AWLOCK,
        m_axi_bundle_1_AWCACHE,
        m_axi_bundle_1_AWPROT,
        m_axi_bundle_1_AWQOS,
        m_axi_bundle_1_AWREGION,
        m_axi_bundle_1_AWUSER,
        m_axi_bundle_1_WVALID,
        m_axi_bundle_1_WREADY,
        m_axi_bundle_1_WDATA,
        m_axi_bundle_1_WSTRB,
        m_axi_bundle_1_WLAST,
        m_axi_bundle_1_WID,
        m_axi_bundle_1_WUSER,
        m_axi_bundle_1_ARVALID,
        m_axi_bundle_1_ARREADY,
        m_axi_bundle_1_ARADDR,
        m_axi_bundle_1_ARID,
        m_axi_bundle_1_ARLEN,
        m_axi_bundle_1_ARSIZE,
        m_axi_bundle_1_ARBURST,
        m_axi_bundle_1_ARLOCK,
        m_axi_bundle_1_ARCACHE,
        m_axi_bundle_1_ARPROT,
        m_axi_bundle_1_ARQOS,
        m_axi_bundle_1_ARREGION,
        m_axi_bundle_1_ARUSER,
        m_axi_bundle_1_RVALID,
        m_axi_bundle_1_RREADY,
        m_axi_bundle_1_RDATA,
        m_axi_bundle_1_RLAST,
        m_axi_bundle_1_RID,
        m_axi_bundle_1_RFIFONUM,
        m_axi_bundle_1_RUSER,
        m_axi_bundle_1_RRESP,
        m_axi_bundle_1_BVALID,
        m_axi_bundle_1_BREADY,
        m_axi_bundle_1_BRESP,
        m_axi_bundle_1_BID,
        m_axi_bundle_1_BUSER,
        output_ftmap
);

parameter    ap_ST_fsm_state1 = 47'd1;
parameter    ap_ST_fsm_state2 = 47'd2;
parameter    ap_ST_fsm_state3 = 47'd4;
parameter    ap_ST_fsm_state4 = 47'd8;
parameter    ap_ST_fsm_state5 = 47'd16;
parameter    ap_ST_fsm_state6 = 47'd32;
parameter    ap_ST_fsm_state7 = 47'd64;
parameter    ap_ST_fsm_state8 = 47'd128;
parameter    ap_ST_fsm_state9 = 47'd256;
parameter    ap_ST_fsm_state10 = 47'd512;
parameter    ap_ST_fsm_state11 = 47'd1024;
parameter    ap_ST_fsm_state12 = 47'd2048;
parameter    ap_ST_fsm_state13 = 47'd4096;
parameter    ap_ST_fsm_state14 = 47'd8192;
parameter    ap_ST_fsm_state15 = 47'd16384;
parameter    ap_ST_fsm_state16 = 47'd32768;
parameter    ap_ST_fsm_state17 = 47'd65536;
parameter    ap_ST_fsm_state18 = 47'd131072;
parameter    ap_ST_fsm_state19 = 47'd262144;
parameter    ap_ST_fsm_state20 = 47'd524288;
parameter    ap_ST_fsm_state21 = 47'd1048576;
parameter    ap_ST_fsm_state22 = 47'd2097152;
parameter    ap_ST_fsm_state23 = 47'd4194304;
parameter    ap_ST_fsm_state24 = 47'd8388608;
parameter    ap_ST_fsm_state25 = 47'd16777216;
parameter    ap_ST_fsm_state26 = 47'd33554432;
parameter    ap_ST_fsm_state27 = 47'd67108864;
parameter    ap_ST_fsm_state28 = 47'd134217728;
parameter    ap_ST_fsm_state29 = 47'd268435456;
parameter    ap_ST_fsm_state30 = 47'd536870912;
parameter    ap_ST_fsm_state31 = 47'd1073741824;
parameter    ap_ST_fsm_state32 = 47'd2147483648;
parameter    ap_ST_fsm_state33 = 47'd4294967296;
parameter    ap_ST_fsm_state34 = 47'd8589934592;
parameter    ap_ST_fsm_state35 = 47'd17179869184;
parameter    ap_ST_fsm_state36 = 47'd34359738368;
parameter    ap_ST_fsm_state37 = 47'd68719476736;
parameter    ap_ST_fsm_state38 = 47'd137438953472;
parameter    ap_ST_fsm_state39 = 47'd274877906944;
parameter    ap_ST_fsm_state40 = 47'd549755813888;
parameter    ap_ST_fsm_state41 = 47'd1099511627776;
parameter    ap_ST_fsm_state42 = 47'd2199023255552;
parameter    ap_ST_fsm_state43 = 47'd4398046511104;
parameter    ap_ST_fsm_state44 = 47'd8796093022208;
parameter    ap_ST_fsm_state45 = 47'd17592186044416;
parameter    ap_ST_fsm_state46 = 47'd35184372088832;
parameter    ap_ST_fsm_state47 = 47'd70368744177664;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_bundle_2_AWVALID;
input   m_axi_bundle_2_AWREADY;
output  [63:0] m_axi_bundle_2_AWADDR;
output  [0:0] m_axi_bundle_2_AWID;
output  [31:0] m_axi_bundle_2_AWLEN;
output  [2:0] m_axi_bundle_2_AWSIZE;
output  [1:0] m_axi_bundle_2_AWBURST;
output  [1:0] m_axi_bundle_2_AWLOCK;
output  [3:0] m_axi_bundle_2_AWCACHE;
output  [2:0] m_axi_bundle_2_AWPROT;
output  [3:0] m_axi_bundle_2_AWQOS;
output  [3:0] m_axi_bundle_2_AWREGION;
output  [0:0] m_axi_bundle_2_AWUSER;
output   m_axi_bundle_2_WVALID;
input   m_axi_bundle_2_WREADY;
output  [15:0] m_axi_bundle_2_WDATA;
output  [1:0] m_axi_bundle_2_WSTRB;
output   m_axi_bundle_2_WLAST;
output  [0:0] m_axi_bundle_2_WID;
output  [0:0] m_axi_bundle_2_WUSER;
output   m_axi_bundle_2_ARVALID;
input   m_axi_bundle_2_ARREADY;
output  [63:0] m_axi_bundle_2_ARADDR;
output  [0:0] m_axi_bundle_2_ARID;
output  [31:0] m_axi_bundle_2_ARLEN;
output  [2:0] m_axi_bundle_2_ARSIZE;
output  [1:0] m_axi_bundle_2_ARBURST;
output  [1:0] m_axi_bundle_2_ARLOCK;
output  [3:0] m_axi_bundle_2_ARCACHE;
output  [2:0] m_axi_bundle_2_ARPROT;
output  [3:0] m_axi_bundle_2_ARQOS;
output  [3:0] m_axi_bundle_2_ARREGION;
output  [0:0] m_axi_bundle_2_ARUSER;
input   m_axi_bundle_2_RVALID;
output   m_axi_bundle_2_RREADY;
input  [15:0] m_axi_bundle_2_RDATA;
input   m_axi_bundle_2_RLAST;
input  [0:0] m_axi_bundle_2_RID;
input  [13:0] m_axi_bundle_2_RFIFONUM;
input  [0:0] m_axi_bundle_2_RUSER;
input  [1:0] m_axi_bundle_2_RRESP;
input   m_axi_bundle_2_BVALID;
output   m_axi_bundle_2_BREADY;
input  [1:0] m_axi_bundle_2_BRESP;
input  [0:0] m_axi_bundle_2_BID;
input  [0:0] m_axi_bundle_2_BUSER;
input  [63:0] input_ftmap;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [15:0] m_axi_weights_WDATA;
output  [1:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [15:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [13:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] conv2_weights;
output   m_axi_biases_AWVALID;
input   m_axi_biases_AWREADY;
output  [63:0] m_axi_biases_AWADDR;
output  [0:0] m_axi_biases_AWID;
output  [31:0] m_axi_biases_AWLEN;
output  [2:0] m_axi_biases_AWSIZE;
output  [1:0] m_axi_biases_AWBURST;
output  [1:0] m_axi_biases_AWLOCK;
output  [3:0] m_axi_biases_AWCACHE;
output  [2:0] m_axi_biases_AWPROT;
output  [3:0] m_axi_biases_AWQOS;
output  [3:0] m_axi_biases_AWREGION;
output  [0:0] m_axi_biases_AWUSER;
output   m_axi_biases_WVALID;
input   m_axi_biases_WREADY;
output  [7:0] m_axi_biases_WDATA;
output  [0:0] m_axi_biases_WSTRB;
output   m_axi_biases_WLAST;
output  [0:0] m_axi_biases_WID;
output  [0:0] m_axi_biases_WUSER;
output   m_axi_biases_ARVALID;
input   m_axi_biases_ARREADY;
output  [63:0] m_axi_biases_ARADDR;
output  [0:0] m_axi_biases_ARID;
output  [31:0] m_axi_biases_ARLEN;
output  [2:0] m_axi_biases_ARSIZE;
output  [1:0] m_axi_biases_ARBURST;
output  [1:0] m_axi_biases_ARLOCK;
output  [3:0] m_axi_biases_ARCACHE;
output  [2:0] m_axi_biases_ARPROT;
output  [3:0] m_axi_biases_ARQOS;
output  [3:0] m_axi_biases_ARREGION;
output  [0:0] m_axi_biases_ARUSER;
input   m_axi_biases_RVALID;
output   m_axi_biases_RREADY;
input  [7:0] m_axi_biases_RDATA;
input   m_axi_biases_RLAST;
input  [0:0] m_axi_biases_RID;
input  [10:0] m_axi_biases_RFIFONUM;
input  [0:0] m_axi_biases_RUSER;
input  [1:0] m_axi_biases_RRESP;
input   m_axi_biases_BVALID;
output   m_axi_biases_BREADY;
input  [1:0] m_axi_biases_BRESP;
input  [0:0] m_axi_biases_BID;
input  [0:0] m_axi_biases_BUSER;
input  [63:0] conv2_biases;
output   m_axi_bundle_1_AWVALID;
input   m_axi_bundle_1_AWREADY;
output  [63:0] m_axi_bundle_1_AWADDR;
output  [0:0] m_axi_bundle_1_AWID;
output  [31:0] m_axi_bundle_1_AWLEN;
output  [2:0] m_axi_bundle_1_AWSIZE;
output  [1:0] m_axi_bundle_1_AWBURST;
output  [1:0] m_axi_bundle_1_AWLOCK;
output  [3:0] m_axi_bundle_1_AWCACHE;
output  [2:0] m_axi_bundle_1_AWPROT;
output  [3:0] m_axi_bundle_1_AWQOS;
output  [3:0] m_axi_bundle_1_AWREGION;
output  [0:0] m_axi_bundle_1_AWUSER;
output   m_axi_bundle_1_WVALID;
input   m_axi_bundle_1_WREADY;
output  [15:0] m_axi_bundle_1_WDATA;
output  [1:0] m_axi_bundle_1_WSTRB;
output   m_axi_bundle_1_WLAST;
output  [0:0] m_axi_bundle_1_WID;
output  [0:0] m_axi_bundle_1_WUSER;
output   m_axi_bundle_1_ARVALID;
input   m_axi_bundle_1_ARREADY;
output  [63:0] m_axi_bundle_1_ARADDR;
output  [0:0] m_axi_bundle_1_ARID;
output  [31:0] m_axi_bundle_1_ARLEN;
output  [2:0] m_axi_bundle_1_ARSIZE;
output  [1:0] m_axi_bundle_1_ARBURST;
output  [1:0] m_axi_bundle_1_ARLOCK;
output  [3:0] m_axi_bundle_1_ARCACHE;
output  [2:0] m_axi_bundle_1_ARPROT;
output  [3:0] m_axi_bundle_1_ARQOS;
output  [3:0] m_axi_bundle_1_ARREGION;
output  [0:0] m_axi_bundle_1_ARUSER;
input   m_axi_bundle_1_RVALID;
output   m_axi_bundle_1_RREADY;
input  [15:0] m_axi_bundle_1_RDATA;
input   m_axi_bundle_1_RLAST;
input  [0:0] m_axi_bundle_1_RID;
input  [13:0] m_axi_bundle_1_RFIFONUM;
input  [0:0] m_axi_bundle_1_RUSER;
input  [1:0] m_axi_bundle_1_RRESP;
input   m_axi_bundle_1_BVALID;
output   m_axi_bundle_1_BREADY;
input  [1:0] m_axi_bundle_1_BRESP;
input  [0:0] m_axi_bundle_1_BID;
input  [0:0] m_axi_bundle_1_BUSER;
input  [63:0] output_ftmap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_bundle_2_ARVALID;
reg m_axi_bundle_2_RREADY;
reg m_axi_weights_ARVALID;
reg[63:0] m_axi_weights_ARADDR;
reg[0:0] m_axi_weights_ARID;
reg[31:0] m_axi_weights_ARLEN;
reg[2:0] m_axi_weights_ARSIZE;
reg[1:0] m_axi_weights_ARBURST;
reg[1:0] m_axi_weights_ARLOCK;
reg[3:0] m_axi_weights_ARCACHE;
reg[2:0] m_axi_weights_ARPROT;
reg[3:0] m_axi_weights_ARQOS;
reg[3:0] m_axi_weights_ARREGION;
reg[0:0] m_axi_weights_ARUSER;
reg m_axi_weights_RREADY;
reg m_axi_biases_ARVALID;
reg m_axi_biases_RREADY;
reg m_axi_bundle_1_AWVALID;
reg[63:0] m_axi_bundle_1_AWADDR;
reg[0:0] m_axi_bundle_1_AWID;
reg[31:0] m_axi_bundle_1_AWLEN;
reg[2:0] m_axi_bundle_1_AWSIZE;
reg[1:0] m_axi_bundle_1_AWBURST;
reg[1:0] m_axi_bundle_1_AWLOCK;
reg[3:0] m_axi_bundle_1_AWCACHE;
reg[2:0] m_axi_bundle_1_AWPROT;
reg[3:0] m_axi_bundle_1_AWQOS;
reg[3:0] m_axi_bundle_1_AWREGION;
reg[0:0] m_axi_bundle_1_AWUSER;
reg m_axi_bundle_1_WVALID;
reg[15:0] m_axi_bundle_1_WDATA;
reg[1:0] m_axi_bundle_1_WSTRB;
reg m_axi_bundle_1_WLAST;
reg[0:0] m_axi_bundle_1_WID;
reg[0:0] m_axi_bundle_1_WUSER;
reg m_axi_bundle_1_BREADY;

(* fsm_encoding = "none" *) reg   [46:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_q0;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_q0;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_q0;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_q0;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_q0;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_q0;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_q0;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_q0;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_q0;
reg   [12:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0;
reg    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0;
wire   [15:0] p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_q0;
reg   [7:0] weight_buffer_address0;
reg    weight_buffer_ce0;
reg    weight_buffer_we0;
wire   [15:0] weight_buffer_q0;
reg   [9:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
reg   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
wire   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1;
wire   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q1;
reg   [9:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
reg   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
wire   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1;
wire   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q1;
reg   [9:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
reg   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
wire   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1;
wire   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q1;
reg   [9:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
reg   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
wire   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1;
reg    conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1;
wire   [15:0] conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q1;
reg   [9:0] conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
reg    conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
reg    conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
reg   [15:0] conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
wire   [15:0] conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0;
reg    conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1;
reg    conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1;
wire   [15:0] conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q1;
reg    weights_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    biases_blk_n_AR;
wire    ap_CS_fsm_state16;
reg    biases_blk_n_R;
wire    ap_CS_fsm_state24;
reg    bundle_1_blk_n_AW;
wire    ap_CS_fsm_state26;
reg    bundle_1_blk_n_B;
wire    ap_CS_fsm_state33;
reg   [0:0] icmp_ln107_reg_1011;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state41;
wire  signed [62:0] trunc_ln_fu_524_p4;
reg   [62:0] trunc_ln_reg_942;
reg   [63:0] weights_addr_reg_947;
wire   [8:0] zext_ln103_fu_559_p1;
reg   [8:0] zext_ln103_reg_958;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln34_1_fu_568_p2;
reg   [3:0] add_ln34_1_reg_967;
wire    ap_CS_fsm_state11;
wire   [4:0] trunc_ln102_fu_584_p1;
reg   [4:0] trunc_ln102_reg_972;
wire    ap_CS_fsm_state14;
wire   [2:0] add_ln106_fu_594_p2;
reg   [2:0] add_ln106_reg_980;
wire    ap_CS_fsm_state15;
reg   [63:0] biases_addr_reg_985;
wire   [0:0] icmp_ln106_fu_588_p2;
wire   [63:0] add_ln110_fu_638_p2;
reg   [63:0] add_ln110_reg_991;
wire  signed [6:0] sext_ln106_fu_665_p1;
reg  signed [6:0] sext_ln106_reg_997;
wire   [13:0] shl_ln3_fu_669_p3;
reg   [13:0] shl_ln3_reg_1003;
wire   [0:0] icmp_ln107_fu_677_p2;
wire    ap_CS_fsm_state25;
wire   [9:0] mul_ln107_fu_696_p2;
reg   [9:0] mul_ln107_reg_1015;
reg   [62:0] trunc_ln2_reg_1021;
wire   [63:0] add_ln110_4_fu_814_p2;
reg   [63:0] add_ln110_4_reg_1027;
wire   [6:0] add_ln113_fu_823_p2;
reg  signed [6:0] add_ln113_reg_1032;
wire   [0:0] icmp_ln107_1_fu_828_p2;
reg   [0:0] icmp_ln107_1_reg_1037;
wire   [9:0] mul_ln107_1_fu_847_p2;
reg   [9:0] mul_ln107_1_reg_1046;
reg   [62:0] trunc_ln120_1_reg_1052;
wire   [2:0] add_ln107_fu_863_p2;
reg   [2:0] add_ln107_reg_1058;
wire   [8:0] trunc_ln60_fu_879_p1;
reg   [8:0] trunc_ln60_reg_1068;
wire    ap_CS_fsm_state42;
wire   [9:0] add_ln60_1_fu_883_p2;
reg   [9:0] add_ln60_1_reg_1073;
wire   [2:0] add_ln60_fu_895_p2;
reg   [2:0] add_ln60_reg_1081;
wire   [5:0] add_ln34_fu_901_p2;
wire   [0:0] icmp_ln60_fu_889_p2;
wire   [8:0] add_ln65_fu_907_p2;
reg   [8:0] add_ln65_reg_1091;
wire    ap_CS_fsm_state44;
wire   [9:0] add_ln65_1_fu_913_p2;
reg   [9:0] add_ln65_1_reg_1096;
wire    ap_CS_fsm_state46;
wire    grp_load_input_buffer_c2_fu_335_ap_start;
wire    grp_load_input_buffer_c2_fu_335_ap_done;
wire    grp_load_input_buffer_c2_fu_335_ap_idle;
wire    grp_load_input_buffer_c2_fu_335_ap_ready;
wire    grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWVALID;
wire   [63:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWADDR;
wire   [0:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWID;
wire   [31:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWLEN;
wire   [2:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWSIZE;
wire   [1:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWBURST;
wire   [1:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWLOCK;
wire   [3:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWCACHE;
wire   [2:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWPROT;
wire   [3:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWQOS;
wire   [3:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWREGION;
wire   [0:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWUSER;
wire    grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WVALID;
wire   [15:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WDATA;
wire   [1:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WSTRB;
wire    grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WLAST;
wire   [0:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WID;
wire   [0:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WUSER;
wire    grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARVALID;
wire   [63:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARADDR;
wire   [0:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARID;
wire   [31:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARLEN;
wire   [2:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARSIZE;
wire   [1:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARBURST;
wire   [1:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARLOCK;
wire   [3:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARCACHE;
wire   [2:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARPROT;
wire   [3:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARQOS;
wire   [3:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARREGION;
wire   [0:0] grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARUSER;
wire    grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_RREADY;
wire    grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_BREADY;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_d0;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_d0;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_d0;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_d0;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_d0;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_d0;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_d0;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_d0;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_d0;
wire   [12:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0;
wire    grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0;
wire   [15:0] grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_d0;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_start;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_done;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_idle;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_ready;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWID;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWUSER;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WVALID;
wire   [15:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WDATA;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WSTRB;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WLAST;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WID;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WUSER;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARID;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARUSER;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_RREADY;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_BREADY;
wire   [7:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_address0;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_ce0;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_we0;
wire   [15:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_d0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_start;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_done;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_idle;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_ready;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d1;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0;
wire   [12:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d1;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d1;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d1;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
wire   [9:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1;
wire   [15:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d1;
wire   [7:0] grp_conv2_Pipeline_OUT_ROW_COL_fu_372_weight_buffer_address0;
wire    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_weight_buffer_ce0;
wire    grp_conv2_Pipeline_RELU_fu_408_ap_start;
wire    grp_conv2_Pipeline_RELU_fu_408_ap_done;
wire    grp_conv2_Pipeline_RELU_fu_408_ap_idle;
wire    grp_conv2_Pipeline_RELU_fu_408_ap_ready;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
wire   [15:0] grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
wire   [15:0] grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
wire   [15:0] grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
wire    grp_conv2_Pipeline_4_fu_425_ap_start;
wire    grp_conv2_Pipeline_4_fu_425_ap_done;
wire    grp_conv2_Pipeline_4_fu_425_ap_idle;
wire    grp_conv2_Pipeline_4_fu_425_ap_ready;
wire    grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWVALID;
wire   [63:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWADDR;
wire   [0:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWID;
wire   [31:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWLEN;
wire   [2:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWBURST;
wire   [1:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWPROT;
wire   [3:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWQOS;
wire   [3:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWREGION;
wire   [0:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWUSER;
wire    grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WVALID;
wire   [15:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WDATA;
wire   [1:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WSTRB;
wire    grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WLAST;
wire   [0:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WID;
wire   [0:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WUSER;
wire    grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARVALID;
wire   [63:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARADDR;
wire   [0:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARID;
wire   [31:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARLEN;
wire   [2:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARBURST;
wire   [1:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARPROT;
wire   [3:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARQOS;
wire   [3:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARREGION;
wire   [0:0] grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARUSER;
wire    grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_RREADY;
wire    grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_BREADY;
wire   [9:0] grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
wire    grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
wire   [9:0] grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
wire    grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
wire   [9:0] grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
wire   [9:0] grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
wire   [9:0] grp_conv2_Pipeline_4_fu_425_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
wire    grp_conv2_Pipeline_4_fu_425_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv2_Pipeline_RELU4_fu_443_ap_start;
wire    grp_conv2_Pipeline_RELU4_fu_443_ap_done;
wire    grp_conv2_Pipeline_RELU4_fu_443_ap_idle;
wire    grp_conv2_Pipeline_RELU4_fu_443_ap_ready;
wire   [9:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
wire   [15:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
wire   [9:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
wire   [15:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
wire   [9:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
wire   [15:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
wire   [9:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
wire    grp_conv2_Pipeline_6_fu_460_ap_start;
wire    grp_conv2_Pipeline_6_fu_460_ap_done;
wire    grp_conv2_Pipeline_6_fu_460_ap_idle;
wire    grp_conv2_Pipeline_6_fu_460_ap_ready;
wire    grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWVALID;
wire   [63:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWADDR;
wire   [0:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWID;
wire   [31:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWLEN;
wire   [2:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWBURST;
wire   [1:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWPROT;
wire   [3:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWQOS;
wire   [3:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWREGION;
wire   [0:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWUSER;
wire    grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WVALID;
wire   [15:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WDATA;
wire   [1:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WSTRB;
wire    grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WLAST;
wire   [0:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WID;
wire   [0:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WUSER;
wire    grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARVALID;
wire   [63:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARADDR;
wire   [0:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARID;
wire   [31:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARLEN;
wire   [2:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARBURST;
wire   [1:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARPROT;
wire   [3:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARQOS;
wire   [3:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARREGION;
wire   [0:0] grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARUSER;
wire    grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_RREADY;
wire    grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_BREADY;
wire   [9:0] grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
wire    grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
wire   [9:0] grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
wire    grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
wire   [9:0] grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
wire   [9:0] grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
wire   [9:0] grp_conv2_Pipeline_6_fu_460_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
wire    grp_conv2_Pipeline_6_fu_460_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_ap_start;
wire    grp_conv2_Pipeline_BW_fu_478_ap_done;
wire    grp_conv2_Pipeline_BW_fu_478_ap_idle;
wire    grp_conv2_Pipeline_BW_fu_478_ap_ready;
wire   [9:0] grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
wire   [15:0] grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
wire   [9:0] grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
wire   [15:0] grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
wire   [9:0] grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
wire   [15:0] grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
wire   [9:0] grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
wire    grp_conv2_Pipeline_BW5_fu_494_ap_start;
wire    grp_conv2_Pipeline_BW5_fu_494_ap_done;
wire    grp_conv2_Pipeline_BW5_fu_494_ap_idle;
wire    grp_conv2_Pipeline_BW5_fu_494_ap_ready;
wire   [9:0] grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
wire   [15:0] grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
wire   [9:0] grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
wire   [15:0] grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
wire   [9:0] grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
wire   [15:0] grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
wire   [9:0] grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
wire    grp_conv2_Pipeline_BW6_fu_509_ap_start;
wire    grp_conv2_Pipeline_BW6_fu_509_ap_done;
wire    grp_conv2_Pipeline_BW6_fu_509_ap_idle;
wire    grp_conv2_Pipeline_BW6_fu_509_ap_ready;
wire   [9:0] grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
wire   [15:0] grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
wire   [9:0] grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
wire   [15:0] grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
wire   [9:0] grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
wire   [15:0] grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
wire   [9:0] grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
reg   [3:0] indvar_reg_265;
reg   [5:0] out_reg_276;
reg   [2:0] bout_reg_288;
reg    ap_block_state33;
reg   [2:0] bh_reg_300;
reg   [2:0] o_1_reg_312;
wire    ap_CS_fsm_state47;
reg   [9:0] phi_mul829_reg_323;
reg    grp_load_input_buffer_c2_fu_335_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln30_fu_553_p2;
reg    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_start_reg;
wire   [0:0] icmp_ln34_fu_562_p2;
wire    ap_CS_fsm_state12;
reg    grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_start_reg;
reg   [46:0] ap_NS_fsm;
wire    ap_NS_fsm_state13;
reg    grp_conv2_Pipeline_RELU_fu_408_ap_start_reg;
reg    grp_conv2_Pipeline_4_fu_425_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
reg    grp_conv2_Pipeline_RELU4_fu_443_ap_start_reg;
reg    ap_block_state33_ignore_call0;
reg    grp_conv2_Pipeline_6_fu_460_ap_start_reg;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
reg    grp_conv2_Pipeline_BW_fu_478_ap_start_reg;
wire    ap_CS_fsm_state43;
reg    grp_conv2_Pipeline_BW5_fu_494_ap_start_reg;
wire    ap_CS_fsm_state45;
reg    grp_conv2_Pipeline_BW6_fu_509_ap_start_reg;
wire  signed [63:0] sext_ln34_fu_534_p1;
wire   [63:0] empty_254_fu_617_p2;
wire  signed [63:0] sext_ln120_fu_834_p1;
wire  signed [63:0] sext_ln120_1_fu_869_p1;
reg   [7:0] h_fu_202;
wire   [7:0] add_ln30_fu_574_p2;
wire   [4:0] zext_ln106_fu_600_p1;
wire   [4:0] empty_253_fu_604_p2;
wire   [63:0] p_cast12_fu_609_p1;
wire   [4:0] mul_ln110_fu_628_p0;
wire   [17:0] mul_ln110_fu_628_p1;
wire   [21:0] mul_ln110_fu_628_p2;
wire   [63:0] zext_ln110_fu_634_p1;
wire   [4:0] tmp_s_fu_647_p3;
wire   [5:0] zext_ln113_3_fu_655_p1;
wire   [5:0] zext_ln113_fu_643_p1;
wire   [5:0] sub_ln113_fu_659_p2;
wire   [6:0] zext_ln113_4_fu_683_p1;
wire  signed [6:0] add_ln113_2_fu_687_p2;
wire   [6:0] mul_ln107_fu_696_p1;
wire   [8:0] zext_ln107_fu_707_p1;
wire   [8:0] add_ln110_1_fu_711_p2;
wire   [17:0] shl_ln4_fu_716_p3;
wire   [9:0] shl_ln110_1_fu_728_p3;
wire   [18:0] zext_ln110_1_fu_724_p1;
wire   [18:0] zext_ln110_2_fu_736_p1;
wire   [18:0] sub_ln110_fu_740_p2;
wire  signed [63:0] sext_ln110_fu_746_p1;
wire   [63:0] add_ln110_2_fu_750_p2;
wire   [1:0] trunc_ln107_fu_703_p1;
wire   [1:0] or_ln110_fu_765_p2;
wire   [8:0] zext_ln110_3_fu_771_p1;
wire   [8:0] add_ln110_3_fu_775_p2;
wire   [17:0] shl_ln110_2_fu_780_p3;
wire   [9:0] shl_ln110_3_fu_792_p3;
wire   [18:0] zext_ln110_4_fu_788_p1;
wire   [18:0] zext_ln110_5_fu_800_p1;
wire   [18:0] sub_ln110_1_fu_804_p2;
wire  signed [63:0] sext_ln110_1_fu_810_p1;
wire   [6:0] zext_ln113_5_fu_819_p1;
wire   [6:0] mul_ln107_1_fu_847_p1;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire   [21:0] mul_ln110_fu_628_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 47'd1;
#0 grp_load_input_buffer_c2_fu_335_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_RELU_fu_408_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_4_fu_425_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_RELU4_fu_443_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_6_fu_460_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_BW_fu_478_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_BW5_fu_494_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_BW6_fu_509_ap_start_reg = 1'b0;
end

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_q0)
);

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_q0)
);

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_q0)
);

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_q0)
);

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_q0)
);

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_q0)
);

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_q0)
);

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_q0)
);

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_q0)
);

srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs #(
    .DataWidth( 16 ),
    .AddressRange( 6528 ),
    .AddressWidth( 13 ))
p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0),
    .ce0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0),
    .we0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0),
    .d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_d0),
    .q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_q0)
);

srcnn_conv2_weight_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
weight_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_buffer_address0),
    .ce0(weight_buffer_ce0),
    .we0(weight_buffer_we0),
    .d0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_d0),
    .q0(weight_buffer_q0)
);

srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4 #(
    .DataWidth( 16 ),
    .AddressRange( 612 ),
    .AddressWidth( 10 ))
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0),
    .ce0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0),
    .we0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0),
    .d0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0),
    .q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0),
    .address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address1),
    .ce1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1),
    .we1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1),
    .d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d1),
    .q1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q1)
);

srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4 #(
    .DataWidth( 16 ),
    .AddressRange( 612 ),
    .AddressWidth( 10 ))
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0),
    .ce0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0),
    .we0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0),
    .d0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0),
    .q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0),
    .address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address1),
    .ce1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1),
    .we1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1),
    .d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d1),
    .q1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q1)
);

srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4 #(
    .DataWidth( 16 ),
    .AddressRange( 612 ),
    .AddressWidth( 10 ))
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0),
    .ce0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0),
    .we0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0),
    .d0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0),
    .q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0),
    .address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address1),
    .ce1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1),
    .we1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1),
    .d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d1),
    .q1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q1)
);

srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4 #(
    .DataWidth( 16 ),
    .AddressRange( 612 ),
    .AddressWidth( 10 ))
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0),
    .ce0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0),
    .we0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0),
    .d0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0),
    .q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0),
    .address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address1),
    .ce1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1),
    .we1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1),
    .d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d1),
    .q1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q1)
);

srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4 #(
    .DataWidth( 16 ),
    .AddressRange( 612 ),
    .AddressWidth( 10 ))
conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0),
    .ce0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0),
    .we0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0),
    .d0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0),
    .q0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0),
    .address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address1),
    .ce1(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1),
    .we1(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1),
    .d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d1),
    .q1(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q1)
);

srcnn_load_input_buffer_c2 grp_load_input_buffer_c2_fu_335(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_input_buffer_c2_fu_335_ap_start),
    .ap_done(grp_load_input_buffer_c2_fu_335_ap_done),
    .ap_idle(grp_load_input_buffer_c2_fu_335_ap_idle),
    .ap_ready(grp_load_input_buffer_c2_fu_335_ap_ready),
    .m_axi_bundle_2_AWVALID(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWVALID),
    .m_axi_bundle_2_AWREADY(1'b0),
    .m_axi_bundle_2_AWADDR(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWADDR),
    .m_axi_bundle_2_AWID(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWID),
    .m_axi_bundle_2_AWLEN(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWLEN),
    .m_axi_bundle_2_AWSIZE(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWSIZE),
    .m_axi_bundle_2_AWBURST(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWBURST),
    .m_axi_bundle_2_AWLOCK(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWLOCK),
    .m_axi_bundle_2_AWCACHE(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWCACHE),
    .m_axi_bundle_2_AWPROT(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWPROT),
    .m_axi_bundle_2_AWQOS(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWQOS),
    .m_axi_bundle_2_AWREGION(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWREGION),
    .m_axi_bundle_2_AWUSER(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_AWUSER),
    .m_axi_bundle_2_WVALID(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WVALID),
    .m_axi_bundle_2_WREADY(1'b0),
    .m_axi_bundle_2_WDATA(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WDATA),
    .m_axi_bundle_2_WSTRB(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WSTRB),
    .m_axi_bundle_2_WLAST(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WLAST),
    .m_axi_bundle_2_WID(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WID),
    .m_axi_bundle_2_WUSER(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_WUSER),
    .m_axi_bundle_2_ARVALID(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARVALID),
    .m_axi_bundle_2_ARREADY(m_axi_bundle_2_ARREADY),
    .m_axi_bundle_2_ARADDR(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARADDR),
    .m_axi_bundle_2_ARID(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARID),
    .m_axi_bundle_2_ARLEN(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARLEN),
    .m_axi_bundle_2_ARSIZE(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARSIZE),
    .m_axi_bundle_2_ARBURST(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARBURST),
    .m_axi_bundle_2_ARLOCK(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARLOCK),
    .m_axi_bundle_2_ARCACHE(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARCACHE),
    .m_axi_bundle_2_ARPROT(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARPROT),
    .m_axi_bundle_2_ARQOS(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARQOS),
    .m_axi_bundle_2_ARREGION(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARREGION),
    .m_axi_bundle_2_ARUSER(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARUSER),
    .m_axi_bundle_2_RVALID(m_axi_bundle_2_RVALID),
    .m_axi_bundle_2_RREADY(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_RREADY),
    .m_axi_bundle_2_RDATA(m_axi_bundle_2_RDATA),
    .m_axi_bundle_2_RLAST(m_axi_bundle_2_RLAST),
    .m_axi_bundle_2_RID(m_axi_bundle_2_RID),
    .m_axi_bundle_2_RFIFONUM(m_axi_bundle_2_RFIFONUM),
    .m_axi_bundle_2_RUSER(m_axi_bundle_2_RUSER),
    .m_axi_bundle_2_RRESP(m_axi_bundle_2_RRESP),
    .m_axi_bundle_2_BVALID(1'b0),
    .m_axi_bundle_2_BREADY(grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_BREADY),
    .m_axi_bundle_2_BRESP(2'd0),
    .m_axi_bundle_2_BID(1'd0),
    .m_axi_bundle_2_BUSER(1'd0),
    .input_ftmap(input_ftmap),
    .h(h_fu_202),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_d0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_d0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_d0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_d0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_d0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_d0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_d0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_d0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_d0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_d0(grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_d0)
);

srcnn_conv2_Pipeline_LOAD_WEIGHTS_L grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_start),
    .ap_done(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_done),
    .ap_idle(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_idle),
    .ap_ready(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_ready),
    .m_axi_weights_AWVALID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WLAST),
    .m_axi_weights_WID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WID),
    .m_axi_weights_WUSER(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RFIFONUM(m_axi_weights_RFIFONUM),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(2'd0),
    .m_axi_weights_BID(1'd0),
    .m_axi_weights_BUSER(1'd0),
    .sext_ln34(trunc_ln_reg_942),
    .weight_buffer_address0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_address0),
    .weight_buffer_ce0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_ce0),
    .weight_buffer_we0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_we0),
    .weight_buffer_d0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_d0)
);

srcnn_conv2_Pipeline_OUT_ROW_COL grp_conv2_Pipeline_OUT_ROW_COL_fu_372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_start),
    .ap_done(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_done),
    .ap_idle(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_idle),
    .ap_ready(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_ready),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q1),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_q0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_q0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_q0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_q0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_q0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_q0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_q0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_q0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_q0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0),
    .p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_q0(p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d1),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q1(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q1),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address1),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d1(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d1),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q1(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q1),
    .weight_buffer_address0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_weight_buffer_address0),
    .weight_buffer_ce0(grp_conv2_Pipeline_OUT_ROW_COL_fu_372_weight_buffer_ce0),
    .weight_buffer_q0(weight_buffer_q0)
);

srcnn_conv2_Pipeline_RELU grp_conv2_Pipeline_RELU_fu_408(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_RELU_fu_408_ap_start),
    .ap_done(grp_conv2_Pipeline_RELU_fu_408_ap_done),
    .ap_idle(grp_conv2_Pipeline_RELU_fu_408_ap_idle),
    .ap_ready(grp_conv2_Pipeline_RELU_fu_408_ap_ready),
    .mul_ln113(mul_ln107_reg_1015),
    .sext_ln110(shl_ln3_reg_1003),
    .sext_ln113(shl_ln3_reg_1003),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0(grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0(grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0(grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0(grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0(grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0)
);

srcnn_conv2_Pipeline_4 grp_conv2_Pipeline_4_fu_425(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_4_fu_425_ap_start),
    .ap_done(grp_conv2_Pipeline_4_fu_425_ap_done),
    .ap_idle(grp_conv2_Pipeline_4_fu_425_ap_idle),
    .ap_ready(grp_conv2_Pipeline_4_fu_425_ap_ready),
    .m_axi_bundle_1_AWVALID(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWVALID),
    .m_axi_bundle_1_AWREADY(m_axi_bundle_1_AWREADY),
    .m_axi_bundle_1_AWADDR(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWADDR),
    .m_axi_bundle_1_AWID(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWID),
    .m_axi_bundle_1_AWLEN(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWLEN),
    .m_axi_bundle_1_AWSIZE(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWSIZE),
    .m_axi_bundle_1_AWBURST(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWBURST),
    .m_axi_bundle_1_AWLOCK(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWLOCK),
    .m_axi_bundle_1_AWCACHE(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWCACHE),
    .m_axi_bundle_1_AWPROT(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWPROT),
    .m_axi_bundle_1_AWQOS(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWQOS),
    .m_axi_bundle_1_AWREGION(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWREGION),
    .m_axi_bundle_1_AWUSER(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWUSER),
    .m_axi_bundle_1_WVALID(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WVALID),
    .m_axi_bundle_1_WREADY(m_axi_bundle_1_WREADY),
    .m_axi_bundle_1_WDATA(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WDATA),
    .m_axi_bundle_1_WSTRB(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WSTRB),
    .m_axi_bundle_1_WLAST(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WLAST),
    .m_axi_bundle_1_WID(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WID),
    .m_axi_bundle_1_WUSER(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WUSER),
    .m_axi_bundle_1_ARVALID(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARVALID),
    .m_axi_bundle_1_ARREADY(1'b0),
    .m_axi_bundle_1_ARADDR(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARADDR),
    .m_axi_bundle_1_ARID(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARID),
    .m_axi_bundle_1_ARLEN(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARLEN),
    .m_axi_bundle_1_ARSIZE(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARSIZE),
    .m_axi_bundle_1_ARBURST(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARBURST),
    .m_axi_bundle_1_ARLOCK(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARLOCK),
    .m_axi_bundle_1_ARCACHE(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARCACHE),
    .m_axi_bundle_1_ARPROT(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARPROT),
    .m_axi_bundle_1_ARQOS(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARQOS),
    .m_axi_bundle_1_ARREGION(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARREGION),
    .m_axi_bundle_1_ARUSER(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_ARUSER),
    .m_axi_bundle_1_RVALID(1'b0),
    .m_axi_bundle_1_RREADY(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_RREADY),
    .m_axi_bundle_1_RDATA(16'd0),
    .m_axi_bundle_1_RLAST(1'b0),
    .m_axi_bundle_1_RID(1'd0),
    .m_axi_bundle_1_RFIFONUM(14'd0),
    .m_axi_bundle_1_RUSER(1'd0),
    .m_axi_bundle_1_RRESP(2'd0),
    .m_axi_bundle_1_BVALID(m_axi_bundle_1_BVALID),
    .m_axi_bundle_1_BREADY(grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_BREADY),
    .m_axi_bundle_1_BRESP(m_axi_bundle_1_BRESP),
    .m_axi_bundle_1_BID(m_axi_bundle_1_BID),
    .m_axi_bundle_1_BUSER(m_axi_bundle_1_BUSER),
    .sext_ln120(trunc_ln2_reg_1021),
    .mul_ln113(mul_ln107_reg_1015),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0(grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0(grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0(grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0(grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0(grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0(grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0(grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0(grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0(grp_conv2_Pipeline_4_fu_425_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0(grp_conv2_Pipeline_4_fu_425_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0)
);

srcnn_conv2_Pipeline_RELU4 grp_conv2_Pipeline_RELU4_fu_443(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_RELU4_fu_443_ap_start),
    .ap_done(grp_conv2_Pipeline_RELU4_fu_443_ap_done),
    .ap_idle(grp_conv2_Pipeline_RELU4_fu_443_ap_idle),
    .ap_ready(grp_conv2_Pipeline_RELU4_fu_443_ap_ready),
    .mul_ln113_1(mul_ln107_1_reg_1046),
    .sext_ln110(shl_ln3_reg_1003),
    .sext_ln113(shl_ln3_reg_1003),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0(grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0(grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0(grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0(grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0(grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0)
);

srcnn_conv2_Pipeline_6 grp_conv2_Pipeline_6_fu_460(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_6_fu_460_ap_start),
    .ap_done(grp_conv2_Pipeline_6_fu_460_ap_done),
    .ap_idle(grp_conv2_Pipeline_6_fu_460_ap_idle),
    .ap_ready(grp_conv2_Pipeline_6_fu_460_ap_ready),
    .m_axi_bundle_1_AWVALID(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWVALID),
    .m_axi_bundle_1_AWREADY(m_axi_bundle_1_AWREADY),
    .m_axi_bundle_1_AWADDR(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWADDR),
    .m_axi_bundle_1_AWID(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWID),
    .m_axi_bundle_1_AWLEN(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWLEN),
    .m_axi_bundle_1_AWSIZE(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWSIZE),
    .m_axi_bundle_1_AWBURST(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWBURST),
    .m_axi_bundle_1_AWLOCK(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWLOCK),
    .m_axi_bundle_1_AWCACHE(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWCACHE),
    .m_axi_bundle_1_AWPROT(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWPROT),
    .m_axi_bundle_1_AWQOS(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWQOS),
    .m_axi_bundle_1_AWREGION(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWREGION),
    .m_axi_bundle_1_AWUSER(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWUSER),
    .m_axi_bundle_1_WVALID(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WVALID),
    .m_axi_bundle_1_WREADY(m_axi_bundle_1_WREADY),
    .m_axi_bundle_1_WDATA(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WDATA),
    .m_axi_bundle_1_WSTRB(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WSTRB),
    .m_axi_bundle_1_WLAST(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WLAST),
    .m_axi_bundle_1_WID(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WID),
    .m_axi_bundle_1_WUSER(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WUSER),
    .m_axi_bundle_1_ARVALID(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARVALID),
    .m_axi_bundle_1_ARREADY(1'b0),
    .m_axi_bundle_1_ARADDR(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARADDR),
    .m_axi_bundle_1_ARID(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARID),
    .m_axi_bundle_1_ARLEN(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARLEN),
    .m_axi_bundle_1_ARSIZE(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARSIZE),
    .m_axi_bundle_1_ARBURST(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARBURST),
    .m_axi_bundle_1_ARLOCK(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARLOCK),
    .m_axi_bundle_1_ARCACHE(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARCACHE),
    .m_axi_bundle_1_ARPROT(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARPROT),
    .m_axi_bundle_1_ARQOS(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARQOS),
    .m_axi_bundle_1_ARREGION(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARREGION),
    .m_axi_bundle_1_ARUSER(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_ARUSER),
    .m_axi_bundle_1_RVALID(1'b0),
    .m_axi_bundle_1_RREADY(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_RREADY),
    .m_axi_bundle_1_RDATA(16'd0),
    .m_axi_bundle_1_RLAST(1'b0),
    .m_axi_bundle_1_RID(1'd0),
    .m_axi_bundle_1_RFIFONUM(14'd0),
    .m_axi_bundle_1_RUSER(1'd0),
    .m_axi_bundle_1_RRESP(2'd0),
    .m_axi_bundle_1_BVALID(m_axi_bundle_1_BVALID),
    .m_axi_bundle_1_BREADY(grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_BREADY),
    .m_axi_bundle_1_BRESP(m_axi_bundle_1_BRESP),
    .m_axi_bundle_1_BID(m_axi_bundle_1_BID),
    .m_axi_bundle_1_BUSER(m_axi_bundle_1_BUSER),
    .sext_ln120_1(trunc_ln120_1_reg_1052),
    .mul_ln113_1(mul_ln107_1_reg_1046),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0(grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0(grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0(grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0(grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0(grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0(grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0(grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0(grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0(conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0(grp_conv2_Pipeline_6_fu_460_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0(grp_conv2_Pipeline_6_fu_460_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0(conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0)
);

srcnn_conv2_Pipeline_BW grp_conv2_Pipeline_BW_fu_478(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_BW_fu_478_ap_start),
    .ap_done(grp_conv2_Pipeline_BW_fu_478_ap_done),
    .ap_idle(grp_conv2_Pipeline_BW_fu_478_ap_idle),
    .ap_ready(grp_conv2_Pipeline_BW_fu_478_ap_ready),
    .phi_mul829(phi_mul829_reg_323),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0(grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0(grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0(grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0(grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0(grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0)
);

srcnn_conv2_Pipeline_BW5 grp_conv2_Pipeline_BW5_fu_494(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_BW5_fu_494_ap_start),
    .ap_done(grp_conv2_Pipeline_BW5_fu_494_ap_done),
    .ap_idle(grp_conv2_Pipeline_BW5_fu_494_ap_idle),
    .ap_ready(grp_conv2_Pipeline_BW5_fu_494_ap_ready),
    .add_ln65(add_ln65_reg_1091),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0(grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0(grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0(grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0(grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0(grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0)
);

srcnn_conv2_Pipeline_BW6 grp_conv2_Pipeline_BW6_fu_509(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_BW6_fu_509_ap_start),
    .ap_done(grp_conv2_Pipeline_BW6_fu_509_ap_done),
    .ap_idle(grp_conv2_Pipeline_BW6_fu_509_ap_idle),
    .ap_ready(grp_conv2_Pipeline_BW6_fu_509_ap_ready),
    .add_ln65_1(add_ln65_1_reg_1096),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0),
    .conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0(grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0(grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0(grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0(grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0),
    .conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0(grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0)
);

srcnn_mul_5ns_18ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 22 ))
mul_5ns_18ns_22_1_1_U524(
    .din0(mul_ln110_fu_628_p0),
    .din1(mul_ln110_fu_628_p1),
    .dout(mul_ln110_fu_628_p2)
);

srcnn_mul_7s_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_7s_7ns_10_1_1_U525(
    .din0(add_ln113_2_fu_687_p2),
    .din1(mul_ln107_fu_696_p1),
    .dout(mul_ln107_fu_696_p2)
);

srcnn_mul_7s_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_7s_7ns_10_1_1_U526(
    .din0(add_ln113_reg_1032),
    .din1(mul_ln107_1_fu_847_p1),
    .dout(mul_ln107_1_fu_847_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_4_fu_425_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_conv2_Pipeline_4_fu_425_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_4_fu_425_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_4_fu_425_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_6_fu_460_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_conv2_Pipeline_6_fu_460_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_6_fu_460_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_6_fu_460_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_BW5_fu_494_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state44)) begin
            grp_conv2_Pipeline_BW5_fu_494_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_BW5_fu_494_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_BW5_fu_494_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_BW6_fu_509_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state46)) begin
            grp_conv2_Pipeline_BW6_fu_509_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_BW6_fu_509_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_BW6_fu_509_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_BW_fu_478_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln60_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
            grp_conv2_Pipeline_BW_fu_478_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_BW_fu_478_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_BW_fu_478_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0))) begin
            grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state13) & (1'b1 == ap_CS_fsm_state12))) begin
            grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_RELU4_fu_443_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln107_reg_1011 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (icmp_ln107_1_reg_1037 == 1'd0) & (icmp_ln107_reg_1011 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
            grp_conv2_Pipeline_RELU4_fu_443_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_RELU4_fu_443_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_RELU4_fu_443_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_RELU_fu_408_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln107_fu_677_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
            grp_conv2_Pipeline_RELU_fu_408_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_RELU_fu_408_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_RELU_fu_408_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_input_buffer_c2_fu_335_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_553_p2 == 1'd0))) begin
            grp_load_input_buffer_c2_fu_335_ap_start_reg <= 1'b1;
        end else if ((grp_load_input_buffer_c2_fu_335_ap_ready == 1'b1)) begin
            grp_load_input_buffer_c2_fu_335_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_biases_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        bh_reg_300 <= 3'd0;
    end else if (((m_axi_bundle_1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        bh_reg_300 <= add_ln107_reg_1058;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        bout_reg_288 <= 3'd0;
    end else if ((~((icmp_ln107_reg_1011 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state33) & ((icmp_ln107_1_reg_1037 == 1'd1) | (icmp_ln107_reg_1011 == 1'd0)))) begin
        bout_reg_288 <= add_ln106_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_fu_202 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd1))) begin
        h_fu_202 <= add_ln30_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_reg_265 <= 4'd0;
    end else if (((icmp_ln60_fu_889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        indvar_reg_265 <= add_ln34_1_reg_967;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln106_fu_588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        o_1_reg_312 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state47) & (grp_conv2_Pipeline_BW6_fu_509_ap_done == 1'b1))) begin
        o_1_reg_312 <= add_ln60_reg_1081;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        out_reg_276 <= 6'd0;
    end else if (((icmp_ln60_fu_889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        out_reg_276 <= add_ln34_fu_901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln106_fu_588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_mul829_reg_323 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state47) & (grp_conv2_Pipeline_BW6_fu_509_ap_done == 1'b1))) begin
        phi_mul829_reg_323 <= add_ln60_1_reg_1073;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln106_reg_980 <= add_ln106_fu_594_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln107_1_reg_1037 == 1'd0) & (icmp_ln107_reg_1011 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        add_ln107_reg_1058 <= add_ln107_fu_863_p2;
        trunc_ln120_1_reg_1052 <= {{add_ln110_4_reg_1027[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln107_fu_677_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        add_ln110_4_reg_1027 <= add_ln110_4_fu_814_p2;
        add_ln113_reg_1032 <= add_ln113_fu_823_p2;
        icmp_ln107_1_reg_1037 <= icmp_ln107_1_fu_828_p2;
        mul_ln107_reg_1015 <= mul_ln107_fu_696_p2;
        trunc_ln2_reg_1021 <= {{add_ln110_2_fu_750_p2[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln106_fu_588_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        add_ln110_reg_991 <= add_ln110_fu_638_p2;
        biases_addr_reg_985 <= empty_254_fu_617_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln34_1_reg_967 <= add_ln34_1_fu_568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        add_ln60_1_reg_1073 <= add_ln60_1_fu_883_p2;
        add_ln60_reg_1081 <= add_ln60_fu_895_p2;
        trunc_ln60_reg_1068 <= trunc_ln60_fu_879_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        add_ln65_1_reg_1096 <= add_ln65_1_fu_913_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        add_ln65_reg_1091 <= add_ln65_fu_907_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        icmp_ln107_reg_1011 <= icmp_ln107_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln107_reg_1011 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        mul_ln107_1_reg_1046 <= mul_ln107_1_fu_847_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sext_ln106_reg_997 <= sext_ln106_fu_665_p1;
        shl_ln3_reg_1003[13 : 6] <= shl_ln3_fu_669_p3[13 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        trunc_ln102_reg_972 <= trunc_ln102_fu_584_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_942 <= {{conv2_weights[63:1]}};
        weights_addr_reg_947 <= sext_ln34_fu_534_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        zext_ln103_reg_958[7 : 0] <= zext_ln103_fu_559_p1[7 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((m_axi_biases_ARREADY == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((m_axi_biases_RVALID == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if (((grp_conv2_Pipeline_RELU_fu_408_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0))) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_4_fu_425_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln107_reg_1011 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0))) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv2_Pipeline_RELU4_fu_443_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0))) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_6_fu_460_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if (((grp_load_input_buffer_c2_fu_335_ap_done == 1'b0) | (m_axi_weights_ARREADY == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_BVALID == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_BW_fu_478_ap_done == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_BW5_fu_494_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_BW6_fu_509_ap_done == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_553_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_553_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        biases_blk_n_AR = m_axi_biases_ARREADY;
    end else begin
        biases_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        biases_blk_n_R = m_axi_biases_RVALID;
    end else begin
        biases_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26))) begin
        bundle_1_blk_n_AW = m_axi_bundle_1_AWREADY;
    end else begin
        bundle_1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((icmp_ln107_reg_1011 == 1'd1) & (1'b1 == ap_CS_fsm_state33)))) begin
        bundle_1_blk_n_B = m_axi_bundle_1_BVALID;
    end else begin
        bundle_1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0 = grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0 = grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0 = grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0 = grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0 = grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0 = grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0 = grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0 = grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0 = grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0 = grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0 = grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0 = grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0 = grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0 = grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0 = grp_conv2_Pipeline_6_fu_460_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0 = grp_conv2_Pipeline_4_fu_425_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0 = grp_conv2_Pipeline_BW6_fu_509_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0 = grp_conv2_Pipeline_BW5_fu_494_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0 = grp_conv2_Pipeline_BW_fu_478_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0 = grp_conv2_Pipeline_RELU_fu_408_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1;
    end else begin
        conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0 = grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0 = grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0 = grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0 = grp_conv2_Pipeline_6_fu_460_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0 = grp_conv2_Pipeline_4_fu_425_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0 = grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0;
    end else begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0 = grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0 = grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0 = grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0 = grp_conv2_Pipeline_6_fu_460_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0 = grp_conv2_Pipeline_4_fu_425_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0 = grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0;
    end else begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1;
    end else begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0 = grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0 = grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0 = grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0 = grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0;
    end else begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0 = grp_conv2_Pipeline_BW6_fu_509_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0 = grp_conv2_Pipeline_BW5_fu_494_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0 = grp_conv2_Pipeline_BW_fu_478_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0 = grp_conv2_Pipeline_RELU4_fu_443_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0 = grp_conv2_Pipeline_RELU_fu_408_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0;
    end else begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1;
    end else begin
        conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_biases_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_biases_ARVALID = 1'b1;
    end else begin
        m_axi_biases_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_biases_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        m_axi_biases_RREADY = 1'b1;
    end else begin
        m_axi_biases_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_RELU4_fu_443_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
        m_axi_bundle_1_AWADDR = sext_ln120_1_fu_869_p1;
    end else if ((~((grp_conv2_Pipeline_RELU_fu_408_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_bundle_1_AWADDR = sext_ln120_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWADDR = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWADDR = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWADDR;
    end else begin
        m_axi_bundle_1_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWBURST = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWBURST = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWBURST;
    end else begin
        m_axi_bundle_1_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWCACHE = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWCACHE = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWCACHE;
    end else begin
        m_axi_bundle_1_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWID = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWID;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWID = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWID;
    end else begin
        m_axi_bundle_1_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv2_Pipeline_RELU4_fu_443_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state34)) | (~((grp_conv2_Pipeline_RELU_fu_408_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26)))) begin
        m_axi_bundle_1_AWLEN = 32'd255;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWLEN = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWLEN = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWLEN;
    end else begin
        m_axi_bundle_1_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWLOCK = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWLOCK = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWLOCK;
    end else begin
        m_axi_bundle_1_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWPROT = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWPROT = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWPROT;
    end else begin
        m_axi_bundle_1_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWQOS = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWQOS = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWQOS;
    end else begin
        m_axi_bundle_1_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWREGION = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWREGION = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWREGION;
    end else begin
        m_axi_bundle_1_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWSIZE = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWSIZE = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWSIZE;
    end else begin
        m_axi_bundle_1_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWUSER = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWUSER = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWUSER;
    end else begin
        m_axi_bundle_1_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv2_Pipeline_RELU4_fu_443_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state34)) | (~((grp_conv2_Pipeline_RELU_fu_408_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26)))) begin
        m_axi_bundle_1_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_AWVALID = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWVALID = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_AWVALID;
    end else begin
        m_axi_bundle_1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_bundle_1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state41)) | (~((icmp_ln107_reg_1011 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (icmp_ln107_reg_1011 == 1'd1) & (1'b1 == ap_CS_fsm_state33)))) begin
        m_axi_bundle_1_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_BREADY = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_BREADY = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_BREADY;
    end else begin
        m_axi_bundle_1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_WDATA = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_WDATA = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WDATA;
    end else begin
        m_axi_bundle_1_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_WID = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WID;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_WID = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WID;
    end else begin
        m_axi_bundle_1_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_WLAST = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_WLAST = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WLAST;
    end else begin
        m_axi_bundle_1_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_WSTRB = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_WSTRB = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WSTRB;
    end else begin
        m_axi_bundle_1_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_WUSER = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_WUSER = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WUSER;
    end else begin
        m_axi_bundle_1_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_bundle_1_WVALID = grp_conv2_Pipeline_6_fu_460_m_axi_bundle_1_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_WVALID = grp_conv2_Pipeline_4_fu_425_m_axi_bundle_1_WVALID;
    end else begin
        m_axi_bundle_1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_553_p2 == 1'd0)))) begin
        m_axi_bundle_2_ARVALID = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARVALID;
    end else begin
        m_axi_bundle_2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_553_p2 == 1'd0)))) begin
        m_axi_bundle_2_RREADY = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_RREADY;
    end else begin
        m_axi_bundle_2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_load_input_buffer_c2_fu_335_ap_done == 1'b0) | (m_axi_weights_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_weights_ARADDR = weights_addr_reg_947;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARADDR = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARADDR;
    end else begin
        m_axi_weights_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARBURST = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARBURST;
    end else begin
        m_axi_weights_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARCACHE = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARCACHE;
    end else begin
        m_axi_weights_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARID = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARID;
    end else begin
        m_axi_weights_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((grp_load_input_buffer_c2_fu_335_ap_done == 1'b0) | (m_axi_weights_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_weights_ARLEN = 32'd2048;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARLEN = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARLEN;
    end else begin
        m_axi_weights_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARLOCK = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARLOCK;
    end else begin
        m_axi_weights_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARPROT = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARPROT;
    end else begin
        m_axi_weights_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARQOS = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARQOS;
    end else begin
        m_axi_weights_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARREGION = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARREGION;
    end else begin
        m_axi_weights_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARSIZE = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARSIZE;
    end else begin
        m_axi_weights_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARUSER = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARUSER;
    end else begin
        m_axi_weights_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((grp_load_input_buffer_c2_fu_335_ap_done == 1'b0) | (m_axi_weights_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_ARVALID = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_ARVALID;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd0)))) begin
        m_axi_weights_RREADY = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_m_axi_weights_RREADY;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0 = grp_load_input_buffer_c2_fu_335_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0;
    end else begin
        p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        weight_buffer_address0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_weight_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_buffer_address0 = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_address0;
    end else begin
        weight_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        weight_buffer_ce0 = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_weight_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_buffer_ce0 = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_ce0;
    end else begin
        weight_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_buffer_we0 = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_we0;
    end else begin
        weight_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_553_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((grp_load_input_buffer_c2_fu_335_ap_done == 1'b0) | (m_axi_weights_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln34_fu_562_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln106_fu_588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((m_axi_biases_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((m_axi_biases_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln107_fu_677_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if ((~((grp_conv2_Pipeline_RELU_fu_408_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_conv2_Pipeline_4_fu_425_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if ((~((icmp_ln107_reg_1011 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state33) & ((icmp_ln107_1_reg_1037 == 1'd1) | (icmp_ln107_reg_1011 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((icmp_ln107_reg_1011 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (icmp_ln107_1_reg_1037 == 1'd0) & (icmp_ln107_reg_1011 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if ((~((grp_conv2_Pipeline_RELU4_fu_443_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_conv2_Pipeline_6_fu_460_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((m_axi_bundle_1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((icmp_ln60_fu_889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (grp_conv2_Pipeline_BW_fu_478_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (grp_conv2_Pipeline_BW5_fu_494_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (grp_conv2_Pipeline_BW6_fu_509_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln106_fu_594_p2 = (bout_reg_288 + 3'd1);

assign add_ln107_fu_863_p2 = (bh_reg_300 + 3'd2);

assign add_ln110_1_fu_711_p2 = (zext_ln107_fu_707_p1 + zext_ln103_reg_958);

assign add_ln110_2_fu_750_p2 = ($signed(sext_ln110_fu_746_p1) + $signed(add_ln110_reg_991));

assign add_ln110_3_fu_775_p2 = (zext_ln110_3_fu_771_p1 + zext_ln103_reg_958);

assign add_ln110_4_fu_814_p2 = ($signed(sext_ln110_1_fu_810_p1) + $signed(add_ln110_reg_991));

assign add_ln110_fu_638_p2 = (zext_ln110_fu_634_p1 + output_ftmap);

assign add_ln113_2_fu_687_p2 = ($signed(sext_ln106_reg_997) + $signed(zext_ln113_4_fu_683_p1));

assign add_ln113_fu_823_p2 = ($signed(sext_ln106_reg_997) + $signed(zext_ln113_5_fu_819_p1));

assign add_ln30_fu_574_p2 = (h_fu_202 + 8'd3);

assign add_ln34_1_fu_568_p2 = (indvar_reg_265 + 4'd1);

assign add_ln34_fu_901_p2 = (out_reg_276 + 6'd4);

assign add_ln60_1_fu_883_p2 = (phi_mul829_reg_323 + 10'd153);

assign add_ln60_fu_895_p2 = (o_1_reg_312 + 3'd1);

assign add_ln65_1_fu_913_p2 = (phi_mul829_reg_323 + 10'd102);

assign add_ln65_fu_907_p2 = (trunc_ln60_reg_1068 + 9'd51);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_NS_fsm_state13 = ap_NS_fsm[32'd12];

always @ (*) begin
    ap_block_state33 = ((icmp_ln107_reg_1011 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state33_ignore_call0 = ((icmp_ln107_reg_1011 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0));
end

assign empty_253_fu_604_p2 = (zext_ln106_fu_600_p1 + trunc_ln102_reg_972);

assign empty_254_fu_617_p2 = (p_cast12_fu_609_p1 + conv2_biases);

assign grp_conv2_Pipeline_4_fu_425_ap_start = grp_conv2_Pipeline_4_fu_425_ap_start_reg;

assign grp_conv2_Pipeline_6_fu_460_ap_start = grp_conv2_Pipeline_6_fu_460_ap_start_reg;

assign grp_conv2_Pipeline_BW5_fu_494_ap_start = grp_conv2_Pipeline_BW5_fu_494_ap_start_reg;

assign grp_conv2_Pipeline_BW6_fu_509_ap_start = grp_conv2_Pipeline_BW6_fu_509_ap_start_reg;

assign grp_conv2_Pipeline_BW_fu_478_ap_start = grp_conv2_Pipeline_BW_fu_478_ap_start_reg;

assign grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_start = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_ap_start_reg;

assign grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_start = grp_conv2_Pipeline_OUT_ROW_COL_fu_372_ap_start_reg;

assign grp_conv2_Pipeline_RELU4_fu_443_ap_start = grp_conv2_Pipeline_RELU4_fu_443_ap_start_reg;

assign grp_conv2_Pipeline_RELU_fu_408_ap_start = grp_conv2_Pipeline_RELU_fu_408_ap_start_reg;

assign grp_load_input_buffer_c2_fu_335_ap_start = grp_load_input_buffer_c2_fu_335_ap_start_reg;

assign icmp_ln106_fu_588_p2 = ((bout_reg_288 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln107_1_fu_828_p2 = ((or_ln110_fu_765_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_677_p2 = ((bh_reg_300 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_553_p2 = ((h_fu_202 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_562_p2 = ((indvar_reg_265 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_889_p2 = ((o_1_reg_312 == 3'd4) ? 1'b1 : 1'b0);

assign m_axi_biases_ARADDR = biases_addr_reg_985;

assign m_axi_biases_ARBURST = 2'd0;

assign m_axi_biases_ARCACHE = 4'd0;

assign m_axi_biases_ARID = 1'd0;

assign m_axi_biases_ARLEN = 32'd1;

assign m_axi_biases_ARLOCK = 2'd0;

assign m_axi_biases_ARPROT = 3'd0;

assign m_axi_biases_ARQOS = 4'd0;

assign m_axi_biases_ARREGION = 4'd0;

assign m_axi_biases_ARSIZE = 3'd0;

assign m_axi_biases_ARUSER = 1'd0;

assign m_axi_biases_AWADDR = 64'd0;

assign m_axi_biases_AWBURST = 2'd0;

assign m_axi_biases_AWCACHE = 4'd0;

assign m_axi_biases_AWID = 1'd0;

assign m_axi_biases_AWLEN = 32'd0;

assign m_axi_biases_AWLOCK = 2'd0;

assign m_axi_biases_AWPROT = 3'd0;

assign m_axi_biases_AWQOS = 4'd0;

assign m_axi_biases_AWREGION = 4'd0;

assign m_axi_biases_AWSIZE = 3'd0;

assign m_axi_biases_AWUSER = 1'd0;

assign m_axi_biases_AWVALID = 1'b0;

assign m_axi_biases_BREADY = 1'b0;

assign m_axi_biases_WDATA = 8'd0;

assign m_axi_biases_WID = 1'd0;

assign m_axi_biases_WLAST = 1'b0;

assign m_axi_biases_WSTRB = 1'd0;

assign m_axi_biases_WUSER = 1'd0;

assign m_axi_biases_WVALID = 1'b0;

assign m_axi_bundle_1_ARADDR = 64'd0;

assign m_axi_bundle_1_ARBURST = 2'd0;

assign m_axi_bundle_1_ARCACHE = 4'd0;

assign m_axi_bundle_1_ARID = 1'd0;

assign m_axi_bundle_1_ARLEN = 32'd0;

assign m_axi_bundle_1_ARLOCK = 2'd0;

assign m_axi_bundle_1_ARPROT = 3'd0;

assign m_axi_bundle_1_ARQOS = 4'd0;

assign m_axi_bundle_1_ARREGION = 4'd0;

assign m_axi_bundle_1_ARSIZE = 3'd0;

assign m_axi_bundle_1_ARUSER = 1'd0;

assign m_axi_bundle_1_ARVALID = 1'b0;

assign m_axi_bundle_1_RREADY = 1'b0;

assign m_axi_bundle_2_ARADDR = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARADDR;

assign m_axi_bundle_2_ARBURST = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARBURST;

assign m_axi_bundle_2_ARCACHE = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARCACHE;

assign m_axi_bundle_2_ARID = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARID;

assign m_axi_bundle_2_ARLEN = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARLEN;

assign m_axi_bundle_2_ARLOCK = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARLOCK;

assign m_axi_bundle_2_ARPROT = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARPROT;

assign m_axi_bundle_2_ARQOS = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARQOS;

assign m_axi_bundle_2_ARREGION = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARREGION;

assign m_axi_bundle_2_ARSIZE = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARSIZE;

assign m_axi_bundle_2_ARUSER = grp_load_input_buffer_c2_fu_335_m_axi_bundle_2_ARUSER;

assign m_axi_bundle_2_AWADDR = 64'd0;

assign m_axi_bundle_2_AWBURST = 2'd0;

assign m_axi_bundle_2_AWCACHE = 4'd0;

assign m_axi_bundle_2_AWID = 1'd0;

assign m_axi_bundle_2_AWLEN = 32'd0;

assign m_axi_bundle_2_AWLOCK = 2'd0;

assign m_axi_bundle_2_AWPROT = 3'd0;

assign m_axi_bundle_2_AWQOS = 4'd0;

assign m_axi_bundle_2_AWREGION = 4'd0;

assign m_axi_bundle_2_AWSIZE = 3'd0;

assign m_axi_bundle_2_AWUSER = 1'd0;

assign m_axi_bundle_2_AWVALID = 1'b0;

assign m_axi_bundle_2_BREADY = 1'b0;

assign m_axi_bundle_2_WDATA = 16'd0;

assign m_axi_bundle_2_WID = 1'd0;

assign m_axi_bundle_2_WLAST = 1'b0;

assign m_axi_bundle_2_WSTRB = 2'd0;

assign m_axi_bundle_2_WUSER = 1'd0;

assign m_axi_bundle_2_WVALID = 1'b0;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 16'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 2'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign mul_ln107_1_fu_847_p1 = 10'd51;

assign mul_ln107_fu_696_p1 = 10'd51;

assign mul_ln110_fu_628_p0 = mul_ln110_fu_628_p00;

assign mul_ln110_fu_628_p00 = empty_253_fu_604_p2;

assign mul_ln110_fu_628_p1 = 22'd130050;

assign or_ln110_fu_765_p2 = (trunc_ln107_fu_703_p1 | 2'd1);

assign p_cast12_fu_609_p1 = empty_253_fu_604_p2;

assign sext_ln106_fu_665_p1 = $signed(sub_ln113_fu_659_p2);

assign sext_ln110_1_fu_810_p1 = $signed(sub_ln110_1_fu_804_p2);

assign sext_ln110_fu_746_p1 = $signed(sub_ln110_fu_740_p2);

assign sext_ln120_1_fu_869_p1 = $signed(trunc_ln120_1_reg_1052);

assign sext_ln120_fu_834_p1 = $signed(trunc_ln2_reg_1021);

assign sext_ln34_fu_534_p1 = trunc_ln_fu_524_p4;

assign shl_ln110_1_fu_728_p3 = {{add_ln110_1_fu_711_p2}, {1'd0}};

assign shl_ln110_2_fu_780_p3 = {{add_ln110_3_fu_775_p2}, {9'd0}};

assign shl_ln110_3_fu_792_p3 = {{add_ln110_3_fu_775_p2}, {1'd0}};

assign shl_ln3_fu_669_p3 = {{m_axi_biases_RDATA}, {6'd0}};

assign shl_ln4_fu_716_p3 = {{add_ln110_1_fu_711_p2}, {9'd0}};

assign sub_ln110_1_fu_804_p2 = (zext_ln110_4_fu_788_p1 - zext_ln110_5_fu_800_p1);

assign sub_ln110_fu_740_p2 = (zext_ln110_1_fu_724_p1 - zext_ln110_2_fu_736_p1);

assign sub_ln113_fu_659_p2 = (zext_ln113_3_fu_655_p1 - zext_ln113_fu_643_p1);

assign tmp_s_fu_647_p3 = {{bout_reg_288}, {2'd0}};

assign trunc_ln102_fu_584_p1 = out_reg_276[4:0];

assign trunc_ln107_fu_703_p1 = bh_reg_300[1:0];

assign trunc_ln60_fu_879_p1 = phi_mul829_reg_323[8:0];

assign trunc_ln_fu_524_p4 = {{conv2_weights[63:1]}};

assign zext_ln103_fu_559_p1 = h_fu_202;

assign zext_ln106_fu_600_p1 = bout_reg_288;

assign zext_ln107_fu_707_p1 = bh_reg_300;

assign zext_ln110_1_fu_724_p1 = shl_ln4_fu_716_p3;

assign zext_ln110_2_fu_736_p1 = shl_ln110_1_fu_728_p3;

assign zext_ln110_3_fu_771_p1 = or_ln110_fu_765_p2;

assign zext_ln110_4_fu_788_p1 = shl_ln110_2_fu_780_p3;

assign zext_ln110_5_fu_800_p1 = shl_ln110_3_fu_792_p3;

assign zext_ln110_fu_634_p1 = mul_ln110_fu_628_p2;

assign zext_ln113_3_fu_655_p1 = tmp_s_fu_647_p3;

assign zext_ln113_4_fu_683_p1 = bh_reg_300;

assign zext_ln113_5_fu_819_p1 = or_ln110_fu_765_p2;

assign zext_ln113_fu_643_p1 = bout_reg_288;

always @ (posedge ap_clk) begin
    zext_ln103_reg_958[8] <= 1'b0;
    shl_ln3_reg_1003[5:0] <= 6'b000000;
end

endmodule //srcnn_conv2
