set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {imm_PC.vo imm_PC_v.sdo}}
	{{"Fast Model"} {imm_PC_fast.vo imm_PC_v_fast.sdo}}
}
