Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 13 for port 'dpra' [D:/vivado2023/cod_update/PART-code/IfIdSegReg/IR.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/vivado2023/cod_update/PART-code/cache.sv" Line 3. Module cache(WAY_CNT=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado2023/cod_update/PART-code/main_mem.sv" Line 2. Module main_mem(ADDR_LEN=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado2023/cod_update/PART-code/mem.sv" Line 2. Module mem(ADDR_LEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado2023/cod_update/PART-code/cache.sv" Line 3. Module cache(WAY_CNT=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado2023/cod_update/PART-code/main_mem.sv" Line 2. Module main_mem(ADDR_LEN=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado2023/cod_update/PART-code/mem.sv" Line 2. Module mem(ADDR_LEN=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.CSR_EX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Imm_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CSR_Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.mem(ADDR_LEN=12)
Compiling module xil_defaultlib.main_mem(ADDR_LEN=9)
Compiling module xil_defaultlib.cache(WAY_CNT=4)
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
