<?xml version="1.0" encoding="UTF-8"?>
<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/diag/prdf/data/chip_data/p10/node_cfir_n0_cs_re.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2020                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attn_node model_ec="P10_10" name="CFIR_N0_CS_RE" reg_type="SCOM">
    <register name="CFIR_N0_XSTOP">
        <instance addr="0x02040000" reg_inst="0"/>
    </register>
    <register name="CFIR_N0_XSTOP_MASK">
        <instance addr="0x02040040" reg_inst="0"/>
    </register>
    <register name="CFIR_N0_RECOV">
        <instance addr="0x02040001" reg_inst="0"/>
    </register>
    <register name="CFIR_N0_RECOV_MASK">
        <instance addr="0x02040041" reg_inst="0"/>
    </register>
    <capture_group node_inst="0">
        <capture_register reg_inst="0" reg_name="CFIR_N0_XSTOP"/>
        <capture_register reg_inst="0" reg_name="CFIR_N0_XSTOP_MASK"/>
        <capture_register reg_inst="0" reg_name="CFIR_N0_RECOV"/>
        <capture_register reg_inst="0" reg_name="CFIR_N0_RECOV_MASK"/>
    </capture_group>
    <rule attn_type="CS" node_inst="0">
        <expr type="and">
            <expr type="and">
                <expr type="reg" value1="CFIR_N0_XSTOP"/>
                <expr type="not">
                    <expr type="reg" value1="CFIR_N0_XSTOP_MASK"/>
                </expr>
            </expr>
            <expr type="int" value1="0x0FFFFFFFFFFFFFFF"/>
        </expr>
    </rule>
    <rule attn_type="RE" node_inst="0">
        <expr type="and">
            <expr type="and">
                <expr type="reg" value1="CFIR_N0_RECOV"/>
                <expr type="not">
                    <expr type="reg" value1="CFIR_N0_RECOV_MASK"/>
                </expr>
            </expr>
            <expr type="int" value1="0x0FFFFFFFFFFFFFFF"/>
        </expr>
    </rule>
    <bit child_node="N0_LFIR" node_inst="0" pos="4">Local FIR</bit>
    <bit child_node="MMU_NX_FIR" node_inst="0" pos="5">PBI CQ FIR Register</bit>
    <bit child_node="MMU_FIR" node_inst="0" pos="6">NMMU FIR1 Register</bit>
    <bit child_node="INT_FIR" node_inst="0" pos="7">Primary Error Register for INT_CQ.  This contains all of the individual errors detected by INT_CQ, plus summary error indicators from VC and PC (see bits 43:63).</bit>
    <bit child_node="VAS_FIR" node_inst="0" pos="8">Local FIR register for the VAS unit logic</bit>
    <bit child_node="NX_DMA_FIR" node_inst="0" pos="9">DMA and Engine Fault Isolation Register</bit>
    <bit child_node="NX_FIR" node_inst="0" pos="10">PBI CQ FIR Register</bit>
    <bit child_node="PCI_NFIR" node_inst="3" pos="13">PCI Nest FIR Register</bit>
    <bit child_node="PCI_NFIR" node_inst="4" pos="14">PCI Nest FIR Register</bit>
    <bit child_node="PCI_NFIR" node_inst="5" pos="15">PCI Nest FIR Register</bit>
</attn_node>
