{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541512403633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541512403689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 11:53:23 2018 " "Processing started: Tue Nov 06 11:53:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541512403689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512403689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSemInstruction -c ProjetoSemInstruction " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSemInstruction -c ProjetoSemInstruction" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512403724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541512415336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541512415336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_uart_0_tx " "Found entity 1: ProjetoSemInstruction_uart_0_tx" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531058 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_uart_0_rx_stimulus_source " "Found entity 2: ProjetoSemInstruction_uart_0_rx_stimulus_source" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531058 ""} { "Info" "ISGN_ENTITY_NAME" "3 ProjetoSemInstruction_uart_0_rx " "Found entity 3: ProjetoSemInstruction_uart_0_rx" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531058 ""} { "Info" "ISGN_ENTITY_NAME" "4 ProjetoSemInstruction_uart_0_regs " "Found entity 4: ProjetoSemInstruction_uart_0_regs" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531058 ""} { "Info" "ISGN_ENTITY_NAME" "5 ProjetoSemInstruction_uart_0 " "Found entity 5: ProjetoSemInstruction_uart_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_onchip_memory2_0 " "Found entity 1: ProjetoSemInstruction_onchip_memory2_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_test_bench " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_test_bench" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_oci_test_bench " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_oci_test_bench" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module " "Found entity 2: ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "3 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug " "Found entity 3: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "4 ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "5 ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem " "Found entity 5: ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "6 ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "7 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break " "Found entity 7: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "8 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "9 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "10 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "11 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "12 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "13 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "14 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "15 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "16 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "17 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib " "Found entity 17: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "18 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im " "Found entity 18: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "19 ProjetoSemInstruction_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: ProjetoSemInstruction_nios2_qsys_0_nios2_performance_monitors" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "20 ProjetoSemInstruction_nios2_qsys_0_nios2_oci " "Found entity 20: ProjetoSemInstruction_nios2_qsys_0_nios2_oci" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""} { "Info" "ISGN_ENTITY_NAME" "21 ProjetoSemInstruction_nios2_qsys_0 " "Found entity 21: ProjetoSemInstruction_nios2_qsys_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_rsp_mux " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_rsp_mux" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_rsp_demux " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_rsp_demux" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512531969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512531969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ProjetoSemInstruction_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541512532050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ProjetoSemInstruction_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541512532070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532096 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_mm_interconnect_0_router_003 " "Found entity 2: ProjetoSemInstruction_mm_interconnect_0_router_003" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ProjetoSemInstruction_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541512532117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ProjetoSemInstruction_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541512532119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532134 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_mm_interconnect_0_router_002 " "Found entity 2: ProjetoSemInstruction_mm_interconnect_0_router_002" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ProjetoSemInstruction_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541512532148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ProjetoSemInstruction_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541512532151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532167 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_mm_interconnect_0_router_001 " "Found entity 2: ProjetoSemInstruction_mm_interconnect_0_router_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ProjetoSemInstruction_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541512532180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ProjetoSemInstruction_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541512532185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_router_default_decode " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_router_default_decode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532201 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_mm_interconnect_0_router " "Found entity 2: ProjetoSemInstruction_mm_interconnect_0_router" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_cmd_mux " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_cmd_mux" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_cmd_demux " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_cmd_demux" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_ledazul.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_ledazul.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_ledAzul " "Found entity 1: ProjetoSemInstruction_ledAzul" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_ledAzul.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_ledAzul.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_lcd_16207_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_lcd_16207_0 " "Found entity 1: ProjetoSemInstruction_lcd_16207_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_lcd_16207_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_lcd_16207_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_jtag_uart_0_sim_scfifo_w " "Found entity 1: ProjetoSemInstruction_jtag_uart_0_sim_scfifo_w" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532792 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_jtag_uart_0_scfifo_w " "Found entity 2: ProjetoSemInstruction_jtag_uart_0_scfifo_w" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532792 ""} { "Info" "ISGN_ENTITY_NAME" "3 ProjetoSemInstruction_jtag_uart_0_sim_scfifo_r " "Found entity 3: ProjetoSemInstruction_jtag_uart_0_sim_scfifo_r" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532792 ""} { "Info" "ISGN_ENTITY_NAME" "4 ProjetoSemInstruction_jtag_uart_0_scfifo_r " "Found entity 4: ProjetoSemInstruction_jtag_uart_0_scfifo_r" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532792 ""} { "Info" "ISGN_ENTITY_NAME" "5 ProjetoSemInstruction_jtag_uart_0 " "Found entity 5: ProjetoSemInstruction_jtag_uart_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_irq_mapper " "Found entity 1: ProjetoSemInstruction_irq_mapper" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_botaodescer.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_botaodescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_botaoDescer " "Found entity 1: ProjetoSemInstruction_botaoDescer" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_botaoDescer.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_botaoDescer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512532945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512532945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512533026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512533064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512533105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512533153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512533191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512533230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533263 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512533263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512533293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/projetoseminstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/projetoseminstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction " "Found entity 1: ProjetoSemInstruction" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512533347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512533347 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ProjetoSemInstruction_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at ProjetoSemInstruction_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541512533412 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ProjetoSemInstruction_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at ProjetoSemInstruction_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541512533412 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ProjetoSemInstruction_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at ProjetoSemInstruction_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541512533432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ProjetoSemInstruction_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at ProjetoSemInstruction_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541512533442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoSemInstruction " "Elaborating entity \"ProjetoSemInstruction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541512536690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_botaoDescer ProjetoSemInstruction_botaoDescer:botaodescer " "Elaborating entity \"ProjetoSemInstruction_botaoDescer\" for hierarchy \"ProjetoSemInstruction_botaoDescer:botaodescer\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "botaodescer" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512539991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_jtag_uart_0 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"ProjetoSemInstruction_jtag_uart_0\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512540405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_jtag_uart_0_scfifo_w ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w " "Elaborating entity \"ProjetoSemInstruction_jtag_uart_0_scfifo_w\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "the_ProjetoSemInstruction_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512540741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512545182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512545380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512545443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512545443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512545443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512545443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512545443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512545443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512545443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512545443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512545443 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541512545443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512546624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512546624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512546646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512546917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512546917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512546940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512547253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512547253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512547277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512547624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512547624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512547649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512548707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512548707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512548726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512549382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512549382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512549410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_jtag_uart_0_scfifo_r ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_r:the_ProjetoSemInstruction_jtag_uart_0_scfifo_r " "Elaborating entity \"ProjetoSemInstruction_jtag_uart_0_scfifo_r\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_r:the_ProjetoSemInstruction_jtag_uart_0_scfifo_r\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "the_ProjetoSemInstruction_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512549550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512551140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512551495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512551495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512551495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512551495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512551495 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541512551495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512560216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512560671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_lcd_16207_0 ProjetoSemInstruction_lcd_16207_0:lcd_16207_0 " "Elaborating entity \"ProjetoSemInstruction_lcd_16207_0\" for hierarchy \"ProjetoSemInstruction_lcd_16207_0:lcd_16207_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "lcd_16207_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512560888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_ledAzul ProjetoSemInstruction_ledAzul:ledazul " "Elaborating entity \"ProjetoSemInstruction_ledAzul\" for hierarchy \"ProjetoSemInstruction_ledAzul:ledazul\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "ledazul" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512560974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0 ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "nios2_qsys_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512561097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_test_bench ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_test_bench:the_ProjetoSemInstruction_nios2_qsys_0_test_bench " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_test_bench\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_test_bench:the_ProjetoSemInstruction_nios2_qsys_0_test_bench\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_test_bench" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512561512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "ProjetoSemInstruction_nios2_qsys_0_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512564746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512565898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512565999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProjetoSemInstruction_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"ProjetoSemInstruction_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512566000 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541512566000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_chi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chi1 " "Found entity 1: altsyncram_chi1" {  } { { "db/altsyncram_chi1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_chi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512566267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512566267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chi1 ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_chi1:auto_generated " "Elaborating entity \"altsyncram_chi1\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_chi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512566276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "ProjetoSemInstruction_nios2_qsys_0_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512567860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512568121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512568189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProjetoSemInstruction_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"ProjetoSemInstruction_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512568190 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541512568190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhi1 " "Found entity 1: altsyncram_dhi1" {  } { { "db/altsyncram_dhi1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_dhi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512568361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512568361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhi1 ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dhi1:auto_generated " "Elaborating entity \"altsyncram_dhi1\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dhi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512568370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512569620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512570761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512571345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512571821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512571822 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541512571822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512571856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512572069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512572404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512573120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProjetoSemInstruction_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"ProjetoSemInstruction_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512573122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512573122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512573122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512573122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512573122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512573122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512573122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512573122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512573122 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541512573122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vna1 " "Found entity 1: altsyncram_vna1" {  } { { "db/altsyncram_vna1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_vna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512573427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512573427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vna1 ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vna1:auto_generated " "Elaborating entity \"altsyncram_vna1\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512573436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg:the_ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg:the_ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512574447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512574609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512575000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512575044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512575581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512575713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode:ProjetoSemInstruction_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode:ProjetoSemInstruction_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512575795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512575979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512576082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512576107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512576137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_oci_test_bench ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_oci_test_bench:the_ProjetoSemInstruction_nios2_qsys_0_oci_test_bench " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_oci_test_bench\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_oci_test_bench:the_ProjetoSemInstruction_nios2_qsys_0_oci_test_bench\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_oci_test_bench" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512576227 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "ProjetoSemInstruction_nios2_qsys_0_oci_test_bench " "Entity \"ProjetoSemInstruction_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_oci_test_bench" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1541512576229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512576288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512576329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512576430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512576496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512576967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512577467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512577535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577535 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541512577535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512577556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512577596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512577618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512577671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_onchip_memory2_0 ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"ProjetoSemInstruction_onchip_memory2_0\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512577721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512577866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512577941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProjetoSemInstruction_onchip_memory2_0.hex " "Parameter \"init_file\" = \"ProjetoSemInstruction_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10024 " "Parameter \"maximum_depth\" = \"10024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10024 " "Parameter \"numwords_a\" = \"10024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541512577942 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541512577942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koi1 " "Found entity 1: altsyncram_koi1" {  } { { "db/altsyncram_koi1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_koi1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512578116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512578116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koi1 ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated " "Elaborating entity \"altsyncram_koi1\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512578120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512579465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512579465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_koi1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_koi1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512579472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512579700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512579700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_koi1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_koi1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512579711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_uart_0 ProjetoSemInstruction_uart_0:uart_0 " "Elaborating entity \"ProjetoSemInstruction_uart_0\" for hierarchy \"ProjetoSemInstruction_uart_0:uart_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "uart_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512580691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_uart_0_tx ProjetoSemInstruction_uart_0:uart_0\|ProjetoSemInstruction_uart_0_tx:the_ProjetoSemInstruction_uart_0_tx " "Elaborating entity \"ProjetoSemInstruction_uart_0_tx\" for hierarchy \"ProjetoSemInstruction_uart_0:uart_0\|ProjetoSemInstruction_uart_0_tx:the_ProjetoSemInstruction_uart_0_tx\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "the_ProjetoSemInstruction_uart_0_tx" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512580965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_uart_0_rx ProjetoSemInstruction_uart_0:uart_0\|ProjetoSemInstruction_uart_0_rx:the_ProjetoSemInstruction_uart_0_rx " "Elaborating entity \"ProjetoSemInstruction_uart_0_rx\" for hierarchy \"ProjetoSemInstruction_uart_0:uart_0\|ProjetoSemInstruction_uart_0_rx:the_ProjetoSemInstruction_uart_0_rx\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "the_ProjetoSemInstruction_uart_0_rx" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512581235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_uart_0_rx_stimulus_source ProjetoSemInstruction_uart_0:uart_0\|ProjetoSemInstruction_uart_0_rx:the_ProjetoSemInstruction_uart_0_rx\|ProjetoSemInstruction_uart_0_rx_stimulus_source:the_ProjetoSemInstruction_uart_0_rx_stimulus_source " "Elaborating entity \"ProjetoSemInstruction_uart_0_rx_stimulus_source\" for hierarchy \"ProjetoSemInstruction_uart_0:uart_0\|ProjetoSemInstruction_uart_0_rx:the_ProjetoSemInstruction_uart_0_rx\|ProjetoSemInstruction_uart_0_rx_stimulus_source:the_ProjetoSemInstruction_uart_0_rx_stimulus_source\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "the_ProjetoSemInstruction_uart_0_rx_stimulus_source" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512581297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_uart_0_regs ProjetoSemInstruction_uart_0:uart_0\|ProjetoSemInstruction_uart_0_regs:the_ProjetoSemInstruction_uart_0_regs " "Elaborating entity \"ProjetoSemInstruction_uart_0_regs\" for hierarchy \"ProjetoSemInstruction_uart_0:uart_0\|ProjetoSemInstruction_uart_0_regs:the_ProjetoSemInstruction_uart_0_regs\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "the_ProjetoSemInstruction_uart_0_regs" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512581464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512581506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512582194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512582309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512582532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "lcd_16207_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512582630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512582725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledazul_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledazul_s1_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "ledazul_s1_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512582824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512582904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512583058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512583119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512583227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512583485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512583656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512584005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router:router " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router:router\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512584701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_default_decode ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router:router\|ProjetoSemInstruction_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_default_decode\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router:router\|ProjetoSemInstruction_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512584863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_001:router_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512584946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_001:router_001\|ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_001:router_001\|ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_002 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_002\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_002:router_002\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_002:router_002\|ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_002:router_002\|ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_003 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_003\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_003:router_003\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_003:router_003\|ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_003:router_003\|ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_cmd_demux ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_cmd_demux\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_cmd_mux ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_cmd_mux\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512585986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512586456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_rsp_demux ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_rsp_demux\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512586649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 4007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512586764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_rsp_mux ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_rsp_mux\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 4272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512586880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512586976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512587011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 4301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512587036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512587116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512587147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 4330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512587712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512587799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_irq_mapper ProjetoSemInstruction_irq_mapper:irq_mapper " "Elaborating entity \"ProjetoSemInstruction_irq_mapper\" for hierarchy \"ProjetoSemInstruction_irq_mapper:irq_mapper\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512587929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512587959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512587989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512588020 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541512600066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.06.11:56:59 Progress: Loading sldf3fe429c/alt_sld_fab_wrapper_hw.tcl " "2018.11.06.11:56:59 Progress: Loading sldf3fe429c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512619818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512629999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512630969 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512635256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512635683 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512635944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512636189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512636332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512636464 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541512639020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf3fe429c/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512640656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512640656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512640789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512640789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512640811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512640811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512640923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512640923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512641047 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512641047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512641047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541512641161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512641161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1541512683698 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 44 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 352 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 61 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3227 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 4195 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3803 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 398 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 619 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v" 43 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541512685221 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541512685224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512687790 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541512694571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/output_files/ProjetoSemInstruction.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ProjetoSemInstruction/output_files/ProjetoSemInstruction.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512700945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541512710418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541512710418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2265 " "Implemented 2265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541512716429 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541512716429 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1541512716429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2062 " "Implemented 2062 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541512716429 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541512716429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541512716429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541512716750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 11:58:36 2018 " "Processing ended: Tue Nov 06 11:58:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541512716750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:13 " "Elapsed time: 00:05:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541512716750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541512716750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541512716750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1541512742730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541512742822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 11:58:51 2018 " "Processing started: Tue Nov 06 11:58:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541512742822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541512742822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoSemInstruction -c ProjetoSemInstruction " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoSemInstruction -c ProjetoSemInstruction" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541512742823 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541512748577 ""}
{ "Info" "0" "" "Project  = ProjetoSemInstruction" {  } {  } 0 0 "Project  = ProjetoSemInstruction" 0 0 "Fitter" 0 0 1541512748596 ""}
{ "Info" "0" "" "Revision = ProjetoSemInstruction" {  } {  } 0 0 "Revision = ProjetoSemInstruction" 0 0 "Fitter" 0 0 1541512748640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541512749483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541512749485 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoSemInstruction EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"ProjetoSemInstruction\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541512749806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541512750062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541512750062 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541512752427 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541512752863 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541512758206 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541512758206 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 7336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541512759387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 7338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541512759387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541512759387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 7342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541512759387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 7344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541512759387 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541512759387 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541512759647 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541512760070 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 22 " "No exact pin location assignment(s) for 3 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1541512763496 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541512766293 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1541512766293 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoSemInstruction.sdc " "Synopsys Design Constraints File file not found: 'ProjetoSemInstruction.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541512766366 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[3\] clk_clk " "Register ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541512766379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541512766379 "|ProjetoSemInstruction|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512766469 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512766469 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512766469 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1541512766469 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1541512766470 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541512766470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541512766470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541512766470 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1541512766470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541512767197 ""}  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 7322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541512767197 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541512767202 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 6863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541512767202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541512767202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 2883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541512767202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3763 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 1893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541512767202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541512767202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541512767202 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541512767202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541512767204 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 0 { 0 ""} 0 3986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541512767204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541512769698 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541512769714 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541512769716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541512769763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541512769792 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541512769820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541512769820 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541512769832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541512770194 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541512770202 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541512770202 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541512770327 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541512770327 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541512770327 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541512770329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 3 42 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541512770329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 33 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541512770329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 42 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541512770329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 38 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541512770329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541512770329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541512770329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 40 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541512770329 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1541512770329 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541512770329 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541512771081 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541512771447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541512775145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541512777090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541512778216 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541512780632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541512780632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541512781635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541512786867 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541512786867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541512787791 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1541512787791 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541512787791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541512787796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541512788844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541512789032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541512790521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541512790524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541512791739 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541512792633 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/output_files/ProjetoSemInstruction.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ProjetoSemInstruction/output_files/ProjetoSemInstruction.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541512795352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5425 " "Peak virtual memory: 5425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541512800347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 12:00:00 2018 " "Processing ended: Tue Nov 06 12:00:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541512800347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541512800347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541512800347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541512800347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541512811667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541512811680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 12:00:11 2018 " "Processing started: Tue Nov 06 12:00:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541512811680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541512811680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoSemInstruction -c ProjetoSemInstruction " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoSemInstruction -c ProjetoSemInstruction" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541512811680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1541512812472 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541512814315 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541512814392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541512815237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 12:00:15 2018 " "Processing ended: Tue Nov 06 12:00:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541512815237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541512815237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541512815237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541512815237 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541512817834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541512821537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541512821557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 12:00:19 2018 " "Processing started: Tue Nov 06 12:00:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541512821557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1541512821557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoSemInstruction -c ProjetoSemInstruction " "Command: quartus_sta ProjetoSemInstruction -c ProjetoSemInstruction" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1541512821557 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1541512822000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1541512823077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1541512823077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512823155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512823155 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541512824158 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1541512824158 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoSemInstruction.sdc " "Synopsys Design Constraints File file not found: 'ProjetoSemInstruction.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1541512824209 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[3\] clk_clk " "Register ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541512824221 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541512824221 "|ProjetoSemInstruction|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512824247 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512824247 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512824247 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1541512824247 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1541512824248 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1541512824486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.714 " "Worst-case setup slack is 45.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.714               0.000 altera_reserved_tck  " "   45.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512824603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512824651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.625 " "Worst-case recovery slack is 47.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.625               0.000 altera_reserved_tck  " "   47.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512824672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.173 " "Worst-case removal slack is 1.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173               0.000 altera_reserved_tck  " "    1.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512824727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.629 " "Worst-case minimum pulse width slack is 49.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.629               0.000 altera_reserved_tck  " "   49.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512824765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512824765 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512826900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512826900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512826900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512826900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.100 ns " "Worst Case Available Settling Time: 197.100 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512826900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512826900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512826900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512826900 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541512826900 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541512826936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1541512827142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1541512830126 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[3\] clk_clk " "Register ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541512830879 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541512830879 "|ProjetoSemInstruction|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512830888 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512830888 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512830888 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1541512830888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.096 " "Worst-case setup slack is 46.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512830965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512830965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.096               0.000 altera_reserved_tck  " "   46.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512830965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512830965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 altera_reserved_tck  " "    0.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512831054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.925 " "Worst-case recovery slack is 47.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.925               0.000 altera_reserved_tck  " "   47.925               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512831113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.071 " "Worst-case removal slack is 1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 altera_reserved_tck  " "    1.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512831190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.568 " "Worst-case minimum pulse width slack is 49.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568               0.000 altera_reserved_tck  " "   49.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512831308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512831308 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512832355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512832355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512832355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512832355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.387 ns " "Worst Case Available Settling Time: 197.387 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512832355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512832355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512832355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512832355 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541512832355 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541512832389 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[3\] clk_clk " "Register ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541512832860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541512832860 "|ProjetoSemInstruction|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512832865 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512832865 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541512832865 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1541512832865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.961 " "Worst-case setup slack is 47.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512832978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512832978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.961               0.000 altera_reserved_tck  " "   47.961               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512832978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512832978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512833032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.984 " "Worst-case recovery slack is 48.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.984               0.000 altera_reserved_tck  " "   48.984               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512833116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.563 " "Worst-case removal slack is 0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 altera_reserved_tck  " "    0.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512833362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.480 " "Worst-case minimum pulse width slack is 49.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.480               0.000 altera_reserved_tck  " "   49.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541512833955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541512833955 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512834635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512834635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512834635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512834635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.621 ns " "Worst Case Available Settling Time: 198.621 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512834635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512834635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512834635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541512834635 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541512834635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541512836366 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541512836368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541512837956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 12:00:37 2018 " "Processing ended: Tue Nov 06 12:00:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541512837956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541512837956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541512837956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541512837956 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541512840873 ""}
