<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='52' type='512'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='102' u='r' c='_ZNK4llvm19MachineInstrBuilder6addRegEjjj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='487' u='r' c='_ZN4llvm20getRenamableRegStateEb'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1316' u='r' c='_ZN12_GLOBAL__N_18MIParser17parseRegisterFlagERj'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1470' u='r' c='_ZN12_GLOBAL__N_18MIParser20parseRegisterOperandERN4llvm14MachineOperandERNS1_8OptionalIjEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='148' u='r' c='_ZL11getMopStateRKN4llvm14MachineOperandE'/>
