<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
        "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
    <title>Specialization: Publications</title>
    <link href="../style/style1.css" rel="stylesheet" type="text/css"/>
    <link href="../style/universal.css" rel="stylesheet" type="text/css"/>
    
        <style type="text/css">
        .pubs_back_to_top {
            font-weight: bold;
            text-align: right;
        }
        .pubs_margin {
            margin-bottom: 12pt;
        }
        </style>
        
</head>
<body>
<table border="0" cellpadding="0" cellspacing="0" width="100%">
    <tbody>

    <tr>
        <td class="shadow_left"></td>
        <td class="header_column">
            <table border="0" cellpadding="0" cellspacing="10" width="100%">
                <tbody>

                <tr>
                    <td class="logo_area" style="font-size: x-large; height: 48px;"><a class="style9" href="index.html"><span class="style11"><strong>Scalable Specialization</strong></span></a></td>
                </tr>
                <tr>
                    <td class="logo_area" style="font-size: x-large"><strong><a class="style9" href="../index.html"><span
                            class="style11">Sarita Adve&#39;s Research Group</span></a></strong></td>
                    <th class="logo_area" rowspan="2"><img alt="" src="../images_template1/bold50.gif"/></th>
                </tr>
                <tr>
                    <th class="sub_logo_area"><a class="style9" href="http://illinois.edu"><span class="style10">University of Illinois at Urbana-Champaign </span></a>
                    </th>
                </tr>
                </tbody>
            </table>
        </td>
        <td class="shadow_right"></td>
    </tr>

    <!--HEADER STARTS HERE -->
    <tr>
        <td class="horizontal_column"></td>
        <td>
            <table border="0" cellpadding="0" cellspacing="0" class="linkcontainer" width="100%">
                <tbody>
                <tr>
                    <td>
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="index.html">Home</a></div>
                    </td>
                    <td>
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="people.html">People</a></div>
                    </td>
                    <td>
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="pubs.html">Publications</a>
                        </div>
                    </td>

                    <td>
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="funding.html">Funding</a>
                        </div>
                    </td>
                    <td>
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="../news.html">News</a>
                        </div>
                    </td>
                </tr>
                </tbody>
            </table>
        </td>
        <td class="horizontal_column"></td>
    </tr>
    <!--HEADER ENDS HERE -->
    <tr>
        <td class="shadow_left"></td>
        <td class="main_content_box">
            <table cellpadding="0" cellspacing="0" class="style5" width="100%">
                <tbody>
                <tr>
                    <!--MAIN CONTENTS STARTS HERE-->
                    
                    <td class="body_content" valign="top">
                    
<p class="style12">
    <b><a href="#main" name="top"> <span class="projects">Papers</span></a></b>
</p>
<p class="style12">
    <b><a href="#talks"> <span class="projects">Talks</span></a></b>
</p>
<p>
    &nbsp;
</p>

<p class="style12">
    <a name="main"><span class="style15">Papers</span></a><br style="clear:both"/>
</p>
<ul type="disc">
    <li class="style12 pubs_margin"><a href="Pubs/18-ISCA-Spandex.pdf" target="blank">Spandex: A Flexible Interface for Efficient Heterogeneous Coherence</a>, Johnathan Alsop, Matthew D Sinclair, Sarita V Adve, 45th International Symposium on Computer Architecture (ISCA), June, 2018<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/17-IISWC-HeteroSync.pdf" target="blank">HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs</a>, Matthew D Sinclair Johnathan Alsop Sarita, V Adve, IEEE International Symposium on Workload Characterization (IISWC), October, 2017<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N32493" target="blank">Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, Matthew D Sinclair, Johnathan Alsop, Sarita V Adve, Proceedings of the 44th Annual International Symposium on Computer Architecture, 161--174, June, 2017<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N11709" target="blank">POSTER-hVISC: A portable abstraction for heterogeneous parallel systems</a>, Prakalp Srivastava, Maria Kotsifakou, Matthew D Sinclair, Rakesh Komuravelli, Vikram Adve, Sarita V Adve, 2016 International Conference on Parallel Architecture and Compilation Techniques (PACT), 443--445<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/16-ISPASS-GSI.pdf" target="blank">GSI: A GPU stall inspector to characterize the sources of memory stalls for tightly coupled GPUs</a>, Johnathan Alsop, Matthew D Sinclair, Rakesh Komuravelli, Sarita V Adve, 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 172--182<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N08874" target="blank">Efficient GPU synchronization without scopes: Saying no to complex consistency models</a>, Matthew D Sinclair, Johnathan Alsop, Sarita V Adve, Proceedings of the 48th International Symposium on Microarchitecture, 647--659, December, 2015, <strong>Selected as an IEEE MICRO Top Picks Honorable Mention from the 2015 Computer Architecture Conferences</strong><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N92330" target="blank">Stash: Have your scratchpad and cache it too</a>, Rakesh Komuravelli, Matthew D Sinclair, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V Adve, Vikram S Adve, 2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA), 707--719, <strong>Selected as an IEEE MICRO Top Picks Honorable Mention from the 2015 Computer Architecture Conferences</strong><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="denovo/Pubs/15-ISPASS.pdf" target="blank">Eliminating on-chip traffic waste: are we there yet?</a>, Robert Smolinski, Rakesh Komuravelli, Hyojin Sung, Sarita V Adve, 2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 163--164<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N92331" target="blank">DeNovoSync: Efficient support for arbitrary synchronization without writer-initiated invalidations</a>, Hyojin Sung, Sarita V Adve, ACM SIGPLAN Notices, vol. 50, no. 4, 545--559, March, 2015<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N92332" target="blank">Revisiting the complexity of hardware cache coherence and some implications</a>, Rakesh Komuravelli, Sarita V Adve, Ching-Tsun Chou, ACM Transactions on Architecture and Code Optimization (TACO), vol. 11, no. 4, 37, January, 2015<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6756708&filter%3DAND%28p_IS_Number%3A6828565%29" target="blank">DeNovoND: Efficient hardware support for disciplined non-determinism</a>, Hyojin Sung, Rakesh Komuravelli, Sarita V Adve, Proceedings of Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March, 2013<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/12-HotPar-VAdve.pdf" target="blank">Virtual Instruction Set Computing for Heterogeneous Systems</a>, Vikram Adve, Sarita Adve, Rakesh Komuravelli, Matthew D Sinclair, Prakalp Srivastava, 4th USENIX Workshop on Hot Topics in Parallelism (HotPar), June, 2012<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="denovo/Pubs/11-pact-denovo.pdf" target="blank">DeNovo: Rethinking the memory hierarchy for disciplined parallelism</a>, Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V Adve, Vikram S Adve, Nicholas P Carter, Ching-Tsun Chou, 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), 155--166, <strong>Best Paper Award</strong><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="denovo/Pubs/10-hotpar-denovo.pdf" target="blank">Denovo: Rethinking hardware for disciplined parallelism</a>, Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita Adve, Vikram Adve, Second USENIX Workshop on Hot Topics in Parallelism (HotPar), 2010<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://llvm.org/pubs/2006-06-15-VEE-VectorLLVA.html" target="blank">Vector LLVA: a virtual vector instruction set for media processing</a>, Robert L Bocchino Jr, Vikram S Adve, Proceedings of the 2nd international conference on Virtual execution environments, 46--56, 2006<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://llvm.org/pubs/2003-10-01-LLVA.html" target="blank">LLVA: A low-level virtual instruction set architecture</a>, Vikram Adve, Chris Lattner, Michael Brukman, Anand Shukla, Brian Gaeke, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, 205, 2003<br/>&nbsp;<br/></li>
</ul>

<p class="hetero_subtitle_style">&nbsp;</p>
<p class="style12">
    <a name="main"><span class="style15">Other Related Publications</span></a><br style="clear:both"/>
</p>
<p class="pubs_back_to_top"><a href="#top">Top</a></p>

<ul type="disc">
    <li class="style12 pubs_margin">
        <a href="http://llvm.org/pubs/2007-SOSP-SVA.html">Secure Virtual Architecture: A Safe Execution Environment for Commodity Operating Systems</a>, John Criswell, Andrew Lenharth , Dinakar Dhurjati, and Vikram Adve,<em>Proceedings of the Twenty First ACM Symposium on Operating Systems Principles (SOSP '07), October 2007</em>
        <br/>&nbsp;<br/>
    </li>

    <li class="style12 pubs_margin">
        <a href="http://llvm.org/pubs/2007-06-10-PLDI-DSA.html">Making Context-Sensitive Points-to Analysis with Heap Cloning Practical For The Real World</a>, Chris Lattner, Andrew Lenharth, and Vikram Adve, <em>Proc. of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '07), June 2007</em>
        <br/>&nbsp;<br/>
    </li>

    <li class="style12 pubs_margin">
        <a href="http://llvm.org/pubs/2006-06-18-WIOSCA-LLVAOS.html">A Virtual Instruction Set Interface for Operating System Kernels</a>, John Criswell, Brent Monroe, and Vikram Adve, <em>Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA '06), 2006</em>
        <br/>&nbsp;<br/>
    </li>

    <li class="style12 pubs_margin">
        <a href="http://llvm.org/pubs/2005-05-21-PLDI-PoolAlloc.html">Automatic Pool Allocation: Improving Performance by Controlling Data Structure Layout in the Heap</a>, Chris Lattner and Vikram Adve, <em>Proc. of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '05), June 2005</em>
        <br/>&nbsp;<br/>
    </li>

    <li class="style12 pubs_margin">
        <a href="http://llvm.org/pubs/2004-01-30-CGO-LLVM.html">LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation</a>, Chris Lattner and Vikram Adve, <em>Proc. of the 2004 International Symposium on Code Generation and Optimization (CGO '04), 2004</em>
        <br/>&nbsp;<br/>
    </li>
</ul>


<p class="hetero_subtitle_style">&nbsp;</p>
<p class="style12">
    <a name="talks"><span class="style15">Talks</span></a><br style="clear:both"/>
</p>
<p class="pubs_back_to_top"><a href="#top">Top</a></p>

<ul type="disc">
    <li class="style12 pubs_margin"><a href="Talks/17-isca-sinclair-rats.pdf">Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, at International Symposium on Computer Architecture (ISCA), June 2017. <a href="Talks/17-isca-sinclair-rats-pitch.pdf">Lightning Talk</a><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/17-hipeac.pdf">Coherence, Consistency, and Deja vu: Memory Hierarchies in the Era of Specialization</a> , Keynote talk at the High Performance and Embedded Architecture and Compilation conference (HiPEAC), January 2017. <a href="https://youtu.be/kjFjL_vTUWU">Video</a> .<br/>&nbsp;<br/></li><li class="style12 pubs_margin">GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs, at the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">DeNovo: Energy-Efficient Memory Hierarchy for Heterogeneous Systems, at TI, January 2016.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-micro-sinclair-scopes.pdf">Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models</a> , at 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), December 2015. <a href="Talks/15-micro-sinclair-scopes-pitch.pdf">Lightning Talk</a><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-sinclair-stash.pdf">Stash: Have Your Scratchpad and Cache it Too</a> , at International Symposium on Computer Architecture (ISCA), June 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Stash: Have Your Scratchpad and Cache it Too, Ecole Polytechnique Federale de Lausanne, April 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Eliminating On-Chip Traffic Waste: Are We There Yet?, at IEEE International Symposium on Performance Analysis of Systems and Software, March 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-asplos.pptx">DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations</a> , at ASPLOS 2015, March 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-rakesh-hipeac.pptx">Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>, at High Performance and Embedded Architecture and Compilation, January 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/14-epfl.pptx">DeNovo: A Software-Driven Rethinking of the Memory Hierarchy</a>, at Ecole Polytechnique Federale de Lausanne, September 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Stash: Have Your Scratchpad and Cache it Too, at NVIDIA Research, July 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Exploiting Software Information for an Efficient Memory Hierarchy, at Cavium Networks, July 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- San Diego, June 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- Raleigh, June 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Exploiting Software Information for an Efficient Memory Hierarchy, at Oracle Labs, April 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures, at Qualcomm Research, September 2013.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures, at Qualcomm Research, May 2013.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/13-denovond-asplos.pptx">DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism at ASPLOS 2013</a>, March 2013.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="specialization/Pubs/12-HotPar-VAdve-pres.pdf">Virtual Instruction Set Computing for Heterogenous Systems</a> (Teaser Presentation), in HotPar 2012, June 2012<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/11-denovo-pact.pptx">DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>, in the best paper session of PACT 2011, October 2011.<br/>&nbsp;<br/></li>
</ul>

<p class="hetero_subtitle_style">&nbsp;</p>
<p class="style12">
    <a name="talks"><span class="style15">Ph.D. Theses</span></a><br style="clear:both"/>
</p>
<p class="pubs_back_to_top"><a href="#top">Top</a></p>

<ul type="disc">
    <li class="style12 pubs_margin"><a href="Pubs/Komuravelli_Rakesh_PhDThesis.pdf" target="blank">Exploiting Software Information for an Efficient Memory Hierarchy</a>, Rakesh Komuravelli, 2014<br/>&nbsp;<br/></li>
</ul>


<p>
    &nbsp;
</p>

                    </td>
                    
                    <!--MAIN CONTENTS ENDS HERE-->
                </tr>
                </tbody>
            </table>
        </td>
        <td class="shadow_right"></td>
    </tr>
    <!--FOOTER STARTS HERE-->
    <tr>
        <td class="shadow_left">&nbsp;</td>
        <td class="middle_spacer">
            <div class="bottom_content"></div>
        </td>
        <td class="shadow_right">&nbsp;</td>
    </tr>
    <tr>
        <td class="shadow_left">&nbsp;</td>
        <td class="bottom_link_container">
            <p>
            </p>
            <p>
                <!-- All Right Reserved &copy; 2006 by bprizze<br /> -->
                <!-- http://heartlessg.4uhost.info Web Master -->
            </p>
        </td>
        <td class="shadow_right">&nbsp;</td>
    </tr>
    <!--FOOTER ENDS HERE-->
    </tbody>
</table>
</body>
</html>
