
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203171                       # Simulator instruction rate (inst/s)
host_mem_usage                              201524196                       # Number of bytes of host memory used
host_op_rate                                   234213                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 52489.34                       # Real time elapsed on the host
host_tick_rate                               20244100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 10664310528                       # Number of instructions simulated
sim_ops                                   12293705184                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599526578                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  121                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  245                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2256540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4512888                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.474495                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      370990745                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    388575761                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1935449                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    573240896                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     13574834                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13910680                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses       335846                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      781737115                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       85470766                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          137                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1432972604                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1413047980                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1927039                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         765276111                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    285242608                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17880812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     97462113                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3876786856                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4527461139                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2535415288                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.785688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.667196                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1380252694     54.44%     54.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    244019552      9.62%     64.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    304435064     12.01%     76.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     55288078      2.18%     78.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    173706582      6.85%     85.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     47888477      1.89%     86.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     19577983      0.77%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     25004250      0.99%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    285242608     11.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2535415288                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     83693347                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3882160582                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            808603283                       # Number of loads committed
system.switch_cpus0.commit.membars           19867226                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2797761871     61.80%     61.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    225842495      4.99%     66.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     33032928      0.73%     67.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     21854120      0.48%     68.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8992414      0.20%     68.19% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     29800857      0.66%     68.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     35860878      0.79%     69.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      5017214      0.11%     69.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     31107995      0.69%     70.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1986656      0.04%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    808603283     17.86%     88.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    527600428     11.65%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4527461139                       # Class of committed instruction
system.switch_cpus0.commit.refs            1336203711                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        274841371                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3876786856                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4527461139                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.657297                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.657297                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1446056129                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8427                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    369979973                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4644786442                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       317026961                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        667020699                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1989900                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        61181                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    116105846                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          781737115                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        493289965                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2051975491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       993246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            4011000157                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3996620                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.306780                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    494225585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    470036345                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.574052                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2548199540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.833783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.884559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1633355448     64.10%     64.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       110128070      4.32%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2       105294881      4.13%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        53109166      2.08%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4       112941976      4.43%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        68157639      2.67%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       149840138      5.88%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        21775152      0.85%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       293597070     11.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2548199540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2575423                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       773390217                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.805495                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1373500950                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         530984838                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       88425884                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    824016453                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17943223                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        34631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    533862533                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4624901153                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    842516112                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3296402                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4600762669                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1002944                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     55056096                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1989900                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     57087050                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        70990                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    227565811                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4704                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        93828                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     19260355                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     15413168                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      6262102                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        93828                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1123793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1451630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4614187113                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4580056763                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.581936                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2685163087                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.797369                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4580355253                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5498703505                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3254259789                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.521382                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.521382                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2823464303     61.33%     61.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    225886818      4.91%     66.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     35031725      0.76%     66.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     21854824      0.47%     67.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9812594      0.21%     67.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     30767526      0.67%     68.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     35860882      0.78%     69.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      6005593      0.13%     69.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     38458659      0.84%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1986656      0.04%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            5      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    842751441     18.30%     88.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    532177986     11.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4604059076                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           85234979                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.018513                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        8610605     10.10%     10.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3957912      4.64%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           70      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3531852      4.14%     18.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2490545      2.92%     21.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1899221      2.23%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     24.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      28588113     33.54%     57.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     36156661     42.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4364050802                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  11204513074                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4282131899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4332601018                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4606957929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4604059076                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17943224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     97439992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9997                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        62411                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    189874795                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2548199540                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.806789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.120448                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1055469916     41.42%     41.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    417351341     16.38%     57.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    295498482     11.60%     69.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    214561941      8.42%     77.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    196460217      7.71%     85.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    174774783      6.86%     92.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    108442815      4.26%     96.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     43467085      1.71%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     42172960      1.66%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2548199540                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.806789                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     325243189                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    637049589                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    297924864                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    389833809                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     38224353                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     41180297                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    824016453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    533862533                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5149825918                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     206081179                       # number of misc regfile writes
system.switch_cpus0.numCycles              2548200303                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      190086968                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   5020517453                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      87685233                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       372094896                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     183645821                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents      7563172                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   8237382368                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4633852642                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   5154174993                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        726556945                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      30324681                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1989900                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    355653860                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       133657503                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5501511264                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    901816966                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     27051997                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        648605535                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17943237                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    441792695                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6875094359                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         9262634168                       # The number of ROB writes
system.switch_cpus0.timesIdled                     17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       363398868                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      230797452                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    37.005611                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      177504738                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    479669793                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3465389                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    469009186                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     27389981                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     27401736                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses        11755                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      593596079                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       35293525                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          213                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        882288582                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       853350356                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3464046                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         568402068                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    196574989                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     36077492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    178400363                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2880826692                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3270814022                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2525017194                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.295363                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.398462                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1578360297     62.51%     62.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    400870993     15.88%     78.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    110776429      4.39%     82.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     77549910      3.07%     85.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     62883046      2.49%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     29328978      1.16%     89.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     35744409      1.42%     90.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     32928143      1.30%     92.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    196574989      7.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2525017194                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     32206262                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2643964774                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            646775095                       # Number of loads committed
system.switch_cpus1.commit.membars           40085422                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1834594968     56.09%     56.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     12066068      0.37%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     66663606      2.04%     58.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     44094727      1.35%     59.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     18147130      0.55%     60.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     60128692      1.84%     62.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     72361066      2.21%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv     10125880      0.31%     64.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     62779588      1.92%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      4008420      0.12%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    646775095     19.77%     86.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    439068782     13.42%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3270814022                       # Class of committed instruction
system.switch_cpus1.commit.refs            1085843877                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        510640699                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2880826692                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3270814022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.884538                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884538                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1832693605                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1359                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    177110608                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3480498494                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       187023390                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        421602556                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3477856                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         5634                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    103402306                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          593596079                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        385418927                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2156774849                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       833168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3107357572                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles          181                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        6958398                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.232947                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    387945432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    240188244                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.219432                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2548199714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.378947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.716923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1890306153     74.18%     74.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        91546291      3.59%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        48258590      1.89%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        63294059      2.48%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        85142380      3.34%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        25591973      1.00%     86.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        28039711      1.10%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        29046420      1.14%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       286974137     11.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2548199714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3890916                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       581666140                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.332046                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1146229640                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         444407004                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       19722680                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    675229232                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     36205132                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        78556                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    448689297                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3449214465                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    701822636                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5560620                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3394319499                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents           140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      1636723                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3477856                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1649620                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          284                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     16437126                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        18787                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     28192418                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28454116                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      9620498                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        18787                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1853587                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2037329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3373315590                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3363919200                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.588375                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1984774663                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.320116                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3364790809                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3228893323                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2021067601                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.130534                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.130534                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1877105731     55.21%     55.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     12066661      0.35%     55.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     70703858      2.08%     57.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     44096074      1.30%     58.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     19107205      0.56%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     62076253      1.83%     61.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     72361088      2.13%     63.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     12121745      0.36%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     77645117      2.28%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      4008420      0.12%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            6      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    701850884     20.64%     86.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    446737019     13.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3399880125                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           69862722                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.020549                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        5091962      7.29%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            33      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          169      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      8652084     12.38%     19.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      4672906      6.69%     26.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            2      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1981254      2.84%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      20526970     29.38%     58.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     28937342     41.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2863391604                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8227367483                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2807062792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2886501322                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3413009330                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3399880125                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     36205135                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    178400354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         9191                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       127643                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    374754476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2548199714                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.334228                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.021860                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1423580189     55.87%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    362527772     14.23%     70.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    213421072      8.38%     78.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    142232662      5.58%     84.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    149518738      5.87%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     81762035      3.21%     93.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     87643934      3.44%     96.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     49043004      1.92%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     38470308      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2548199714                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.334228                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     606351179                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1190464388                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    556856408                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    741132006                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     18005050                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     24056481                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    675229232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    448689297                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5185523942                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     415830092                       # number of misc regfile writes
system.switch_cpus1.numCycles              2548200303                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       27682096                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3585824122                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      12770211                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       236123297                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     169151934                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        17617                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6599810068                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3459364386                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3829425082                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        475846496                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents         13873                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3477856                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    261368025                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       243600873                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3229996616                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1543701943                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     49330737                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        534087569                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     36205379                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    860724287                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5777653405                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6921611861                       # The number of ROB writes
system.switch_cpus1.timesIdled                      9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       703876185                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      451140628                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        15632                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     18311714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          545                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     36623424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            545                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2244991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       950285                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1306067                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11545                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2244991                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3383556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3385868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6769424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6769424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    205171712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    205301376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    410473088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               410473088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2256536                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2256536    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2256536                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7101636643                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7105241571                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21457059706                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     80840320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     63518976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         144366976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     60804736                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       60804736                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       631565                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       496242                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1127867                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       475037                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            475037                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     76077881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     59776966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            135862074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            7228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      57222627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            57222627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      57222627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     76077881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     59776966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           193084701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    950074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1262748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    991906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000362758710                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        53122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        53122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4106628                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            897774                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1127867                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    475037                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2255734                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  950074                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   960                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           133163                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           134546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           134579                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           133902                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           146894                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           140927                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           149495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           138047                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           136420                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           147569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          138450                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          134821                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          151729                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          145264                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          146498                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          142470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            51380                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            53148                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            56096                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            54472                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            66595                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            64732                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            67460                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            59572                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            57528                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            62876                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           56820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           55458                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           62890                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           59424                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           62728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           58872                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 56924885509                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11273870000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            99201898009                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25246.38                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43996.38                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1131484                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 433164                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.18                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.59                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2255734                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              950074                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1078008                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1080751                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  48352                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  45681                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   1044                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    930                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 46989                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 47532                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 52963                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 53080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 53262                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 53271                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 53304                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 53285                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 53257                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 53284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 53327                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 53435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 53829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 54826                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 54359                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 53161                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 53131                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 53130                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   606                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1640176                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.052843                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.335924                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    19.425847                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        99917      6.09%      6.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1529444     93.25%     99.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        10530      0.64%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          219      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           17      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1640176                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        53122                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     42.444750                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    40.181842                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.896469                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           302      0.57%      0.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         2709      5.10%      5.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         8182     15.40%     21.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        12230     23.02%     44.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        11875     22.35%     66.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         8576     16.14%     82.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         4969      9.35%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2478      4.66%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1094      2.06%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          425      0.80%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          190      0.36%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103           66      0.12%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           11      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        53122                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        53122                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.884323                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.866456                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.793060                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            5603     10.55%     10.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             473      0.89%     11.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           44113     83.04%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             503      0.95%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2334      4.39%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              24      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              70      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        53122                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             144305536                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  61440                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               60803264                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              144366976                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            60804736                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      135.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       57.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   135.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    57.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.51                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062598021815                       # Total gap between requests
system.mem_ctrls0.avgGap                    662920.56                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     80815872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     63481984                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     60803264                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3613.779136874221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 76054872.958827465773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3613.779136874221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 59742153.475672677159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 57221241.379441499710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1263130                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       992484                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       950074                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2609658                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  56349739030                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2751414                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  42846797907                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24572467270801                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     43494.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     44611.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     45856.90                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     43171.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  25863740.37                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5916054060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3144457305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8162597940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2487831120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    356600882310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    107742733920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      567935092095                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       534.477080                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 276677018958                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 750440047620                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5794809720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3080010615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7936488420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2471435100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    349211313390                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    113965525440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      566340118125                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       532.976069                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 292906699849                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 734210366729                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     80775936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     63688320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         144469632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     60831744                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       60831744                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       631062                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       497565                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1128669                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       475248                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            475248                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     76017290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     59936334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            135958683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            5059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      57248044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            57248044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      57248044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     76017290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     59936334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           193206726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    950496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1261794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    994549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000410063592                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        53129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        53129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4109408                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            898081                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1128669                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    475248                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2257338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  950496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   911                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           133725                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           134310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           135856                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           132222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           147730                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           140365                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           149258                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           138908                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           136088                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           148481                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          139606                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          134938                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          151903                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          144821                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          146516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          141700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            51414                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            52610                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            56178                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            53476                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            66570                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            63560                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            67770                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            59431                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            57790                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            63214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           57146                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           55422                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           63400                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           59924                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           64128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           58436                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 56872893939                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               11282135000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            99180900189                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25204.85                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43954.85                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1132415                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 433435                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.19                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.60                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2257338                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              950496                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1078947                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1081742                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  48298                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  45557                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    987                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    888                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 47039                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 47604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 52982                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 53084                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 53269                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 53274                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 53288                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 53289                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 53282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 53305                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 53341                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 53452                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 53846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 54895                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 54425                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 53172                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 53141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 53134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   627                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1641043                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.067387                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.345836                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    19.550181                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        99934      6.09%      6.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1530123     93.24%     99.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        10735      0.65%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          192      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           33      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1641043                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        53129                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     42.470158                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    40.230528                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    13.841281                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            39      0.07%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          196      0.37%      0.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          807      1.52%      1.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1909      3.59%      5.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3389      6.38%     11.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4741      8.92%     20.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         5952     11.20%     32.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         6377     12.00%     44.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         6262     11.79%     55.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         5612     10.56%     66.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         4867      9.16%     75.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3687      6.94%     82.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         2824      5.32%     87.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         2126      4.00%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1508      2.84%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1047      1.97%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          686      1.29%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          390      0.73%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          296      0.56%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          177      0.33%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           96      0.18%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           70      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           33      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           15      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107           11      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        53129                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        53129                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.889834                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.871961                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.793578                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5519     10.39%     10.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             507      0.95%     11.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           44077     82.96%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             533      1.00%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            2392      4.50%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              31      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              69      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        53129                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             144411328                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  58304                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               60830016                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              144469632                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            60831744                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      135.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       57.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   135.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    57.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.51                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062599353296                       # Total gap between requests
system.mem_ctrls1.avgGap                    662502.71                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     80754816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     63651136                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     60830016                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2529.645395811955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 75997413.870551168919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2529.645395811955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 59901340.446651987731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 57246417.374095059931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1262124                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       995130                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       950496                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1687368                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  56268103097                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      3043088                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  42908066636                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24581610951670                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     40175.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     44582.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     72454.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     43118.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  25861877.33                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5927749380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3150665925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8168538420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2502781200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    356503278930                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    107824925280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      567958474575                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       534.499085                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 276888750236                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 750228316342                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5789319060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3077092260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7942350360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2458666980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    349628952390                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    113613801120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      566390717610                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       533.023687                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 291990717569                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 735126349009                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   937400473422                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062599526578                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1906986271                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    493289884                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2400276155                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1906986271                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    493289884                       # number of overall hits
system.cpu0.icache.overall_hits::total     2400276155                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          926                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           80                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1006                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          926                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           80                       # number of overall misses
system.cpu0.icache.overall_misses::total         1006                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6803355                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6803355                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6803355                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6803355                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1906987197                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    493289964                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2400277161                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1906987197                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    493289964                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2400277161                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 85041.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6762.778330                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 85041.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6762.778330                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          353                       # number of writebacks
system.cpu0.icache.writebacks::total              353                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           29                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           29                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           51                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      4860552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4860552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      4860552                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4860552                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95304.941176                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 95304.941176                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95304.941176                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 95304.941176                       # average overall mshr miss latency
system.cpu0.icache.replacements                   353                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1906986271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    493289884                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2400276155                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          926                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           80                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6803355                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6803355                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1906987197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    493289964                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2400277161                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 85041.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6762.778330                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           29                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           51                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      4860552                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4860552                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 95304.941176                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 95304.941176                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.934704                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2400277132                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              977                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2456783.144319                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   597.262859                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    26.671845                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.957152                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.042743                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      93610810256                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     93610810256                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    635176872                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1053544365                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1688721237                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    635176872                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1053544365                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1688721237                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5345705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     38255742                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      43601447                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5345705                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     38255742                       # number of overall misses
system.cpu0.dcache.overall_misses::total     43601447                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 965288677307                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 965288677307                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 965288677307                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 965288677307                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    640522577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1091800107                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1732322684                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    640522577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1091800107                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1732322684                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.035039                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025169                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035039                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025169                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 25232.517443                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22138.913814                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 25232.517443                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22138.913814                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       814983                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1239                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            86695                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.400577                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9451107                       # number of writebacks
system.cpu0.dcache.writebacks::total          9451107                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     26277451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26277451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     26277451                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26277451                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11978291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11978291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11978291                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11978291                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 233078971624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 233078971624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 233078971624                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 233078971624                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006915                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006915                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 19458.449592                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19458.449592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 19458.449592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19458.449592                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17336049                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    383442742                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    544033661                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      927476403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4985888                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     38045201                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43031089                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 956773615797                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 956773615797                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    388428630                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    582078862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    970507492                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012836                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065361                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044339                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 25148.339098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22234.473680                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     26161900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     26161900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11883301                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11883301                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 231169271754                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 231169271754                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012244                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 19453.287580                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19453.287580                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    251734130                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    509510704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     761244834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       210541                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       570358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8515061510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8515061510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    252093947                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    509721245                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    761815192                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001427                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000413                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000749                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 40443.721223                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14929.327738                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       115551                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       115551                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        94990                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        94990                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1909699870                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1909699870                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000186                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20104.220128                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20104.220128                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5618136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17865635                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     23483771                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4706                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        15236                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19942                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    159083832                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    159083832                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5622842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17880871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     23503713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000837                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000852                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000848                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10441.312155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7977.325845                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7633                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7633                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7603                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7603                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     76166718                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     76166718                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000425                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10017.982112                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10017.982112                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5622842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17880691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     23503533                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5622842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17880691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     23503533                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1753044846                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17336305                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.119866                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   122.118523                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   133.880789                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.477025                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.522972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      56955894065                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     56955894065                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   937400473422                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062599526578                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204419                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    385418859                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2385623278                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204419                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    385418859                       # number of overall hits
system.cpu1.icache.overall_hits::total     2385623278                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          875                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           941                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          875                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total          941                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      7181991                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7181991                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      7181991                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7181991                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205294                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    385418925                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2385624219                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205294                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    385418925                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2385624219                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 108818.045455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  7632.296493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 108818.045455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  7632.296493                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          822                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu1.icache.writebacks::total              302                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5598225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5598225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5598225                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5598225                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109769.117647                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 109769.117647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109769.117647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 109769.117647                       # average overall mshr miss latency
system.cpu1.icache.replacements                   302                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204419                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    385418859                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2385623278                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          875                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          941                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      7181991                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7181991                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    385418925                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2385624219                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 108818.045455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  7632.296493                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5598225                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5598225                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 109769.117647                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 109769.117647                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.960432                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2385624204                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              926                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2576268.038877                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   597.687335                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    26.273096                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.957832                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.042104                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      93039345467                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     93039345467                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    674385505                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1007640576                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1682026081                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    674385505                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1007640576                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1682026081                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4695853                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     20477367                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      25173220                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4695853                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     20477367                       # number of overall misses
system.cpu1.dcache.overall_misses::total     25173220                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 566367949647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 566367949647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 566367949647                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 566367949647                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    679081358                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1028117943                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1707199301                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    679081358                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1028117943                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1707199301                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.006915                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.019917                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014745                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.006915                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.019917                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014745                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 27658.240908                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22498.828106                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 27658.240908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22498.828106                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        22009                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4470                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              265                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             42                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    83.052830                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   106.428571                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4706845                       # number of writebacks
system.cpu1.dcache.writebacks::total          4706845                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     14151778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14151778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     14151778                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14151778                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      6325589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6325589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      6325589                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6325589                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 149347740602                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 149347740602                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 149347740602                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 149347740602                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006153                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003705                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006153                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003705                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23610.092373                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23610.092373                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23610.092373                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23610.092373                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11021412                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    384342224                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    604658621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      989000845                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3943736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     20467791                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     24411527                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 565967443692                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 565967443692                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    388285960                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    625126412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1013412372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010157                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 27651.613391                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23184.434292                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     14144561                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14144561                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6323230                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6323230                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 149271570132                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 149271570132                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006240                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23606.854429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23606.854429                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    290043281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    402981955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     693025236                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       752117                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9576                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       761693                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    400505955                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    400505955                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    290795398                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    402991531                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    693786929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002586                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 41823.930138                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   525.810208                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         7217                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7217                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         2359                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2359                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     76170470                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     76170470                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 32289.304790                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32289.304790                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     22685142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     36077462                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     58762604                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          364                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          463                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      4622028                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4622028                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     22685241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     36077826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     58763067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12697.879121                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9982.781857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          237                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          237                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1312716                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1312716                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10336.346457                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10336.346457                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     22685241                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     36077247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     58762488                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     36077247                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     58762488                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1810572841                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11021668                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           164.273941                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   148.821165                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   107.178147                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.581333                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.418665                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      58402217060                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     58402217060                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data     10723267                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      5331909                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16055176                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data     10723267                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      5331909                       # number of overall hits
system.l2.overall_hits::total                16055176                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1262627                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       993807                       # number of demand (read+write) misses
system.l2.demand_misses::total                2256536                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1262627                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       993807                       # number of overall misses
system.l2.overall_misses::total               2256536                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4788828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 121812085938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      5532339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  93967440945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     215789848050                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4788828                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 121812085938                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      5532339                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  93967440945                       # number of overall miss cycles
system.l2.overall_miss_latency::total    215789848050                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11985894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      6325716                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18311712                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11985894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      6325716                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18311712                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.105343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.157106                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123229                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.105343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.157106                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123229                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 93898.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 96475.115721                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 108477.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 94553.007722                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95628.808071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 93898.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 96475.115721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 108477.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 94553.007722                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95628.808071                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              950285                       # number of writebacks
system.l2.writebacks::total                    950285                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1262627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       993807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2256536                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1262627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       993807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2256536                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4351097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 111015156744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      5095792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  85466439834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196491043467                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4351097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 111015156744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      5095792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  85466439834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196491043467                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.105343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.157106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123229                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.105343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.157106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123229                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85315.627451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 87923.952794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99917.490196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 85999.031838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87076.405370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85315.627451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 87923.952794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99917.490196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 85999.031838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87076.405370                       # average overall mshr miss latency
system.l2.replacements                        2256773                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8564551                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8564551                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8564551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8564551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          102                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              102                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          102                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          102                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          124                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           124                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        84112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85811                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        10878                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11545                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1024042746                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     58481748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1082524494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        94990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             97356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.114517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.281910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 94138.880860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 87678.782609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93765.655608                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        10878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    931003804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     52780480                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    983784284                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.114517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.281910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85585.935282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 79131.154423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85213.017237                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4788828                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      5532339                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10321167                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 93898.588235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 108477.235294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101187.911765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4351097                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      5095792                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9446889                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 85315.627451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 99917.490196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92616.558824                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data     10639155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      5330210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15969365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1251749                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       993140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2244889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 120788043192                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  93908959197                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 214697002389                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11890904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      6323350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18214254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.105269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.157059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 96495.418165                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94557.624501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95638.137293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1251749                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       993140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2244889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 110084152940                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  85413659354                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 195497812294                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.105269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.157059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 87944.270728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 86003.644354                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87085.736664                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    50490975                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2289541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.052881                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.027400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1833.445905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1236.516354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.544999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 16646.873980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     1.543119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 13042.048243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.055952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.508022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.398012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12308                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 587981445                       # Number of tag accesses
system.l2.tags.data_accesses                587981445                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18214356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9514836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11053547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            97356                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           97356                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           102                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18214254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35957682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     18977148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              54935136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        13056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2318909312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        13056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1121239296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3440174720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2256773                       # Total snoops (count)
system.tol2bus.snoopTraffic                 121636480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20568485                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000787                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028035                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20552306     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16179      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20568485                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29557809012                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13196357092                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24994716542                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
