Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 15:16:19
gem5 executing on mnemosyne.ecn.purdue.edu, pid 22488
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/x264/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec x264 -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264 --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3699028ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3699030f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3699038f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3699042f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f369904af60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698fd3f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698fdcf60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698fe6f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698feff60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698ff7f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3699001f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3699009f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f93f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f9bf60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698fa5f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698fadf60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698fb7f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698fc0f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698fc8f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f53f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f5bf60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f65f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f6df60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f77f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f80f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f8af60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f12f60>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f1af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f24f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f2df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f38f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f40f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f4af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698ed2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698edbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698ee4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698eedf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698ef6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698efef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f08f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698f10f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e9af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698ea3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698eadf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698eb6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698ebff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698ec8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698ed1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e5bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e63f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e6df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e75f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e7ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e88f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e12f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e1bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e24f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e2ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e37f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e3ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e47f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698e50f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698dd9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3698de2f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698debc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698df46a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698dfe128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698dfeb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698e075f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698e10080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698e10ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d98550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d98f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698da1a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698daa4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698daaef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698db2978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698dbc400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698dbce48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698dc58d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698dce358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698dceda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d57828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d602b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d60cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d69780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d73208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d73c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d7b6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d85160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d85ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d8d630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d170b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d17b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d20588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d20fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d28a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d324e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d32f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d3b9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d41438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d41e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d4c908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cd4390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cd4dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cde860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698ce82e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698ce8d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cef7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cf9240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cf9c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d02710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d0a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698d0abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698c94668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698c9c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698c9cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698ca55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698caf048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cafa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cb7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cb7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cc19e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698cca470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698ccaeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698c53940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698c5c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3698c5ce10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c64780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c649b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c64be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c64e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c70080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c702b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c704e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c70710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c70940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c70b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c70da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c70fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c7a240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c7a470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c7a6a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c7a8d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c7ab00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c7ad30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c7af60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c861d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c86400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c86630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c86860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c86a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c86cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c86ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c12160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c12390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c125c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c127f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c12a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3698c12c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f3698bf6630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f3698bf6c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_x264
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264/cpt.643180385013500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264/cpt.643180385013500
Real time: 195.62s
Total real time: 195.62s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/x264/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385013500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385480552.  Starting simulation...
Exiting @ tick 643180385480552 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  643.180385480552  simulated seconds
Real time: 0.69s
Total real time: 196.32s
Dumping and resetting stats...
Switched CPUS @ tick 643180385480552
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385501855.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 643180386247723 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  643.180386247723  simulated seconds
Real time: 0.64s
Total real time: 203.39s
Dumping and resetting stats...
Done with simulation! Completely exiting...
