

================================================================
== Vivado HLS Report for 'rej_gamma1m1'
================================================================
* Date:           Tue Mar 19 14:03:03 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       encryption_unroll
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.354|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         5|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
	6  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / (tmp_s & !tmp_25)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%buflen_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %buflen)"   --->   Operation 7 'read' 'buflen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%len_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %len)"   --->   Operation 8 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_offset1_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %a_offset1)"   --->   Operation 9 'read' 'a_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_offset)"   --->   Operation 10 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_offset_read, i8 0)"   --->   Operation 11 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i11 %tmp_39 to i12" [poly.c:282]   --->   Operation 12 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i11 %buflen_read to i10" [poly.c:311]   --->   Operation 13 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.74ns)   --->   "%tmp = add i10 -5, %tmp_44" [poly.c:311]   --->   Operation 14 'add' 'tmp' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %tmp to i32" [poly.c:311]   --->   Operation 15 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i10 %len_read to i9" [poly.c:294]   --->   Operation 16 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "br label %._crit_edge4" [poly.c:294]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ctr = phi i9 [ 0, %0 ], [ %ctr_2, %._crit_edge2 ]" [poly.c:309]   --->   Operation 18 'phi' 'ctr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%pos = phi i32 [ 0, %0 ], [ %pos_1, %._crit_edge2 ]"   --->   Operation 19 'phi' 'pos' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.34ns)   --->   "%tmp_s = icmp ult i9 %ctr, %tmp_45" [poly.c:294]   --->   Operation 20 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "br i1 %tmp_s, label %1, label %.loopexit" [poly.c:294]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 22 [1/1] (2.18ns)   --->   "%tmp_12 = add i32 %pos, 2" [poly.c:297]   --->   Operation 22 'add' 'tmp_12' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_13 = zext i32 %tmp_12 to i64" [poly.c:297]   --->   Operation 23 'zext' 'tmp_13' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [680 x i8]* %buf_r, i64 0, i64 %tmp_13" [poly.c:297]   --->   Operation 24 'getelementptr' 'buf_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:297]   --->   Operation 25 'load' 'buf_load' <Predicate = (tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 4.95>
ST_3 : Operation 26 [1/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:297]   --->   Operation 26 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%t = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %buf_load, i32 4, i32 7)" [poly.c:300]   --->   Operation 27 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.18ns)   --->   "%tmp_14 = add i32 %pos, 3" [poly.c:301]   --->   Operation 28 'add' 'tmp_14' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_15 = zext i32 %tmp_14 to i64" [poly.c:301]   --->   Operation 29 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr [680 x i8]* %buf_r, i64 0, i64 %tmp_15" [poly.c:301]   --->   Operation 30 'getelementptr' 'buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.77ns)   --->   "%buf_load_1 = load i8* %buf_addr_1, align 1" [poly.c:301]   --->   Operation 31 'load' 'buf_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 32 [1/1] (2.18ns)   --->   "%tmp_17 = add i32 %pos, 4" [poly.c:302]   --->   Operation 32 'add' 'tmp_17' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_18 = zext i32 %tmp_17 to i64" [poly.c:302]   --->   Operation 33 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr [680 x i8]* %buf_r, i64 0, i64 %tmp_18" [poly.c:302]   --->   Operation 34 'getelementptr' 'buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.77ns)   --->   "%buf_load_2 = load i8* %buf_addr_2, align 1" [poly.c:302]   --->   Operation 35 'load' 'buf_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 8.35>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%t_2 = zext i4 %t to i8" [poly.c:300]   --->   Operation 36 'zext' 't_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (2.77ns)   --->   "%buf_load_1 = load i8* %buf_addr_1, align 1" [poly.c:301]   --->   Operation 37 'load' 'buf_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buf_load_1, i4 0)" [poly.c:301]   --->   Operation 38 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (2.77ns)   --->   "%buf_load_2 = load i8* %buf_addr_2, align 1" [poly.c:302]   --->   Operation 39 'load' 'buf_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_20 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %t_2)" [poly.c:300]   --->   Operation 40 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.80ns)   --->   "%tmp_21 = or i12 %tmp_20, %tmp_16" [poly.c:300]   --->   Operation 41 'or' 'tmp_21' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%t_1 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %buf_load_2, i12 %tmp_21)" [poly.c:302]   --->   Operation 42 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%t_2_cast = zext i20 %t_1 to i24" [poly.c:302]   --->   Operation 43 'zext' 't_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.18ns)   --->   "%pos_1 = add i32 %pos, 5" [poly.c:304]   --->   Operation 44 'add' 'pos_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (2.01ns)   --->   "%tmp_19 = icmp ult i20 %t_1, -1025" [poly.c:306]   --->   Operation 45 'icmp' 'tmp_19' <Predicate = true> <Delay = 2.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "br i1 %tmp_19, label %2, label %._crit_edge" [poly.c:306]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 47 [1/1] (2.01ns)   --->   "%tmp_22 = sub i24 -7873024, %t_2_cast" [poly.c:307]   --->   Operation 47 'sub' 'tmp_22' <Predicate = (tmp_19)> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%ctr_4 = add i9 %ctr, 1" [poly.c:307]   --->   Operation 48 'add' 'ctr_4' <Predicate = (tmp_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%sum = add i9 %a_offset1_read, %ctr" [poly.c:309]   --->   Operation 49 'add' 'sum' <Predicate = (tmp_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sum_cast_cast = zext i9 %sum to i12" [poly.c:307]   --->   Operation 50 'zext' 'sum_cast_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "%tmp_40 = add i12 %tmp_40_cast, %sum_cast_cast" [poly.c:307]   --->   Operation 51 'add' 'tmp_40' <Predicate = (tmp_19)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i12 %tmp_40 to i64" [poly.c:307]   --->   Operation 52 'zext' 'tmp_42_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x i24]* %a, i64 0, i64 %tmp_42_cast" [poly.c:307]   --->   Operation 53 'getelementptr' 'a_addr' <Predicate = (tmp_19)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.77ns)   --->   "store i24 %tmp_22, i24* %a_addr, align 4" [poly.c:307]   --->   Operation 54 'store' <Predicate = (tmp_19)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_4 : Operation 55 [1/1] (1.35ns)   --->   "br label %._crit_edge" [poly.c:307]   --->   Operation 55 'br' <Predicate = (tmp_19)> <Delay = 1.35>

State 5 <SV = 4> <Delay = 3.49>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%ctr_1 = phi i9 [ %ctr_4, %2 ], [ %ctr, %1 ]"   --->   Operation 56 'phi' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.34ns)   --->   "%tmp_23 = icmp ult i9 %ctr_1, %tmp_45" [poly.c:308]   --->   Operation 57 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.80ns)   --->   "%or_cond = and i1 %tmp_19, %tmp_23" [poly.c:308]   --->   Operation 58 'and' 'or_cond' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.35ns)   --->   "br i1 %or_cond, label %3, label %._crit_edge2" [poly.c:308]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.35>
ST_5 : Operation 60 [1/1] (1.73ns)   --->   "%sum3 = add i9 %a_offset1_read, %ctr_1" [poly.c:307]   --->   Operation 60 'add' 'sum3' <Predicate = (or_cond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sum3_cast_cast = zext i9 %sum3 to i12" [poly.c:309]   --->   Operation 61 'zext' 'sum3_cast_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.76ns)   --->   "%tmp_41 = add i12 %tmp_40_cast, %sum3_cast_cast" [poly.c:309]   --->   Operation 62 'add' 'tmp_41' <Predicate = (or_cond)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.78>
ST_6 : Operation 63 [1/1] (2.01ns)   --->   "%tmp_24 = sub i24 -7873024, %t_2_cast" [poly.c:309]   --->   Operation 63 'sub' 'tmp_24' <Predicate = (tmp_s & or_cond)> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.73ns)   --->   "%ctr_5 = add i9 %ctr_1, 1" [poly.c:309]   --->   Operation 64 'add' 'ctr_5' <Predicate = (tmp_s & or_cond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i12 %tmp_41 to i64" [poly.c:309]   --->   Operation 65 'zext' 'tmp_43_cast' <Predicate = (tmp_s & or_cond)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1024 x i24]* %a, i64 0, i64 %tmp_43_cast" [poly.c:309]   --->   Operation 66 'getelementptr' 'a_addr_1' <Predicate = (tmp_s & or_cond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.77ns)   --->   "store i24 %tmp_24, i24* %a_addr_1, align 4" [poly.c:309]   --->   Operation 67 'store' <Predicate = (tmp_s & or_cond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_6 : Operation 68 [1/1] (1.35ns)   --->   "br label %._crit_edge2" [poly.c:309]   --->   Operation 68 'br' <Predicate = (tmp_s & or_cond)> <Delay = 1.35>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ctr_2 = phi i9 [ %ctr_5, %3 ], [ %ctr_1, %._crit_edge ]"   --->   Operation 69 'phi' 'ctr_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.11ns)   --->   "%tmp_25 = icmp ugt i32 %pos_1, %tmp_cast" [poly.c:311]   --->   Operation 70 'icmp' 'tmp_25' <Predicate = (tmp_s)> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.35ns)   --->   "br i1 %tmp_25, label %.loopexit, label %._crit_edge4" [poly.c:311]   --->   Operation 71 'br' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%ctr_3 = phi i9 [ %ctr, %._crit_edge4 ], [ %ctr_2, %._crit_edge2 ]" [poly.c:309]   --->   Operation 72 'phi' 'ctr_3' <Predicate = (!tmp_s) | (tmp_25)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "ret i9 %ctr_3" [poly.c:315]   --->   Operation 73 'ret' <Predicate = (!tmp_s) | (tmp_25)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	wire read on port 'buflen' [7]  (0 ns)
	'add' operation ('tmp', poly.c:311) [14]  (1.75 ns)

 <State 2>: 4.95ns
The critical path consists of the following:
	'phi' operation ('pos') with incoming values : ('pos', poly.c:304) [20]  (0 ns)
	'add' operation ('tmp_12', poly.c:297) [24]  (2.18 ns)
	'getelementptr' operation ('buf_addr', poly.c:297) [26]  (0 ns)
	'load' operation ('buf_load', poly.c:297) on array 'buf_r' [27]  (2.77 ns)

 <State 3>: 4.95ns
The critical path consists of the following:
	'add' operation ('tmp_14', poly.c:301) [30]  (2.18 ns)
	'getelementptr' operation ('buf_addr_1', poly.c:301) [32]  (0 ns)
	'load' operation ('buf_load_1', poly.c:301) on array 'buf_r' [33]  (2.77 ns)

 <State 4>: 8.35ns
The critical path consists of the following:
	'load' operation ('buf_load_1', poly.c:301) on array 'buf_r' [33]  (2.77 ns)
	'or' operation ('tmp_21', poly.c:300) [40]  (0.8 ns)
	'sub' operation ('tmp_22', poly.c:307) [47]  (2.01 ns)
	'store' operation (poly.c:307) of variable 'tmp_22', poly.c:307 on array 'a' [54]  (2.77 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	'phi' operation ('ctr') with incoming values : ('ctr', poly.c:307) ('ctr', poly.c:309) [57]  (0 ns)
	'add' operation ('sum3', poly.c:307) [64]  (1.73 ns)
	'add' operation ('tmp_41', poly.c:309) [66]  (1.76 ns)

 <State 6>: 4.78ns
The critical path consists of the following:
	'sub' operation ('tmp_24', poly.c:309) [62]  (2.01 ns)
	'store' operation (poly.c:309) of variable 'tmp_24', poly.c:309 on array 'a' [69]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
