{
	"author": ["Sándor P. Fekete", "Ekkehard Köhler", "Jürgen Teich"],
	"booktitle": "Proceedings of the Sixth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2001",
	"dblpkey": "conf/date/FeketeKT01",
	"doi": "10.1145/367072.367842",
	"pages": "658-667",
	"publisher": "ACM",
	"stemmed": ["optim", "fpga", "modul", "placement", "with", "tempor", "preced", "constraint"],
	"tag": ["constraints", "precedence"],
	"title": "Optimal FPGA module placement with temporal precedence constraints",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2001
}
