{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604760434342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604760434352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 07 17:47:13 2020 " "Processing started: Sat Nov 07 17:47:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604760434352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760434352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de10_lite -c de10_lite " "Command: quartus_sta de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760434352 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1604760434618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760434998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760434998 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435062 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435062 ""}
{ "Info" "ISTA_SDC_FOUND" "de10_lite.sdc " "Reading SDC File: 'de10_lite.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 2 ADC_CLK_10 port " "Ignored filter at de10_lite.sdc(2): ADC_CLK_10 could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de10_lite.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at de10_lite.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435571 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 3 MAX10_CLK1_50 port " "Ignored filter at de10_lite.sdc(3): MAX10_CLK1_50 could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de10_lite.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at de10_lite.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435572 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 4 MAX10_CLK2_50 port " "Ignored filter at de10_lite.sdc(4): MAX10_CLK2_50 could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de10_lite.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at de10_lite.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435573 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 7 sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[*\] register " "Ignored filter at de10_lite.sdc(7): sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[*\] could not be matched with a register" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435573 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de10_lite.sdc 7 Argument <targets> is an empty collection " "Ignored create_generated_clock at de10_lite.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk\} -divide_by 2 -source \[get_ports \{MAX10_CLK1_50\}\] \[get_registers \{sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[*\]\}\] " "create_generated_clock -name \{clk\} -divide_by 2 -source \[get_ports \{MAX10_CLK1_50\}\] \[get_registers \{sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[*\]\}\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435574 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 7 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de10_lite.sdc 7 Argument -source is an empty collection " "Ignored create_generated_clock at de10_lite.sdc(7): Argument -source is an empty collection" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 10 HEX0\[*\] port " "Ignored filter at de10_lite.sdc(10): HEX0\[*\] could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de10_lite.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at de10_lite.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{HEX0\[*\]\}\] " "set_false_path -from * -to \[get_ports \{HEX0\[*\]\}\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435574 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 11 HEX1\[*\] port " "Ignored filter at de10_lite.sdc(11): HEX1\[*\] could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de10_lite.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at de10_lite.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{HEX1\[*\]\}\] " "set_false_path -from * -to \[get_ports \{HEX1\[*\]\}\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435575 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 12 HEX2\[*\] port " "Ignored filter at de10_lite.sdc(12): HEX2\[*\] could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de10_lite.sdc 12 Argument <to> is an empty collection " "Ignored set_false_path at de10_lite.sdc(12): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{HEX2\[*\]\}\] " "set_false_path -from * -to \[get_ports \{HEX2\[*\]\}\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435576 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 13 HEX3\[*\] port " "Ignored filter at de10_lite.sdc(13): HEX3\[*\] could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de10_lite.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at de10_lite.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{HEX3\[*\]\}\] " "set_false_path -from * -to \[get_ports \{HEX3\[*\]\}\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435576 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 14 HEX4\[*\] port " "Ignored filter at de10_lite.sdc(14): HEX4\[*\] could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de10_lite.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at de10_lite.sdc(14): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{HEX4\[*\]\}\] " "set_false_path -from * -to \[get_ports \{HEX4\[*\]\}\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435576 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 15 HEX5\[*\] port " "Ignored filter at de10_lite.sdc(15): HEX5\[*\] could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de10_lite.sdc 15 Argument <to> is an empty collection " "Ignored set_false_path at de10_lite.sdc(15): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{HEX5\[*\]\}\] " "set_false_path -from * -to \[get_ports \{HEX5\[*\]\}\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435577 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de10_lite.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at de10_lite.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY\[*\]\}\] -to \[all_clocks\] " "set_false_path -from \[get_ports \{KEY\[*\]\}\] -to \[all_clocks\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435577 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10_lite.sdc 18 SW\[*\] port " "Ignored filter at de10_lite.sdc(18): SW\[*\] could not be matched with a port" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de10_lite.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at de10_lite.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SW\[*\]\}\] -to \[all_clocks\] " "set_false_path -from \[get_ports \{SW\[*\]\}\] -to \[all_clocks\]" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604760435578 ""}  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de10_lite.sdc 18 Argument <to> is an empty collection " "Ignored set_false_path at de10_lite.sdc(18): Argument <to> is an empty collection" {  } { { "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" "" { Text "D:/repos/hse_spds_labs/lab_04/first_part/de10_lite/de10_lite.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435587 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604760435588 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435588 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435589 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1604760435590 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604760435695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435734 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1604760435815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435859 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604760435872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604760435872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 CLOCK_50  " "   -3.000              -8.612 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604760435872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760435872 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604760436080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760436181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760440015 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760440338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760440409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760440443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760440496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760440513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760440526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760440527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604760440576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604760440576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 CLOCK_50  " "   -3.000              -8.612 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604760440576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760440576 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604760440602 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760441086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760441096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760441225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760441240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760441254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760441255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604760441269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604760441269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.109 CLOCK_50  " "   -3.000              -7.109 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604760441269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760441269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760444169 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760444169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604760444443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 07 17:47:24 2020 " "Processing ended: Sat Nov 07 17:47:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604760444443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604760444443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604760444443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604760444443 ""}
