# ğŸ§  Verilog Lab â€” Digital Design Playground

![License: MIT](https://img.shields.io/badge/License-MIT-blue.svg)
![HDL](https://img.shields.io/badge/Language-Verilog-orange)
![Built with Vivado](https://img.shields.io/badge/Built%20with-Vivado-0f5ca8?logo=xilinx&logoColor=white)
![In Progress](https://img.shields.io/badge/Status-In%20Progress-yellow?style=flat-square)


**Digital design projects and testbenches in Verilog â€” from basic gates to custom multipliers.**

---

## ğŸ“‚ Whatâ€™s inside?

A collection of Verilog modules and their testbenches created as part of my learning in digital system design. Includes:

- Logic gates and multiplexers  
- Adders, subtractors, and simple ALUs  
- Sequential blocks like registers and counters  
- An 8-bit array multiplier (structural + behavioral)  
- Fully automated testbenches and screenshots of waveforms

---

## ğŸ”¬ Module Simulations

### ğŸ§® n-bit Carry Lookahead Adder
ğŸ“Œ The waveform below shows transitions for multiple test cases. A few representative ones are listed below for reference.
- Here n = 8 (As you can noted in the testbench).
| x | y | cin | Sum | Cout |
|---|---|-----|-----|------|
| 0 | 0 |  0  |  0  |   0  |
| 1 | 2 |  1  |  4  |   0  |
| 147 | 219 | 1 | 111 | 1 |

![Carry Lookahead Adder Waveform](combinational/adder/CLA/cla_nbits.png)

---

## ğŸš€ How to simulate (using Vivado)

1. Open **Vivado** (tested with Vivado 2019.1)
2. Create or open a Vivado project
3. Add the Verilog design files and their corresponding testbenches
4. Set the testbench file as the **Top Module**
5. Run **Behavioral Simulation**
6. View waveforms directly in the Vivado Simulator

> âš ï¸ Designs may not be portable to Icarus Verilog due to tool-specific features or Xilinx primitives.

---

## ğŸ›  Tools Used

**Vivado 2019.1**
All modules and simulations are designed and tested using Vivado 2019.1.
Compatibility with newer versions is not guaranteed.

---

## ğŸ™Œ Contributions

Feel free to fork the repo and add your own modules or improve existing testbenches.  
If you spot an issue or want to suggest an improvement, open an issue or PR anytime!

---

## ğŸ“œ License

This project is licensed under the **MIT License**.  
Feel free to use, modify, and distribute â€” just keep the original license in place.

---

## âœ¨ Author

Shlok Khandelwal  
`2nd-year ECE | Digital Design & Verilog Enthusiast`  
**Built from gates, grounded in curiosity.**
