

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_154_9'
================================================================
* Date:           Wed Sep 14 20:24:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.330 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.100 us|  0.100 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_9  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     107|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|     122|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      49|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|      49|     274|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_22s_22ns_37_1_1_U107  |mul_22s_22ns_37_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_37_1_1_U109   |mul_22s_22s_37_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_37_1_1_U111   |mul_22s_22s_37_1_1   |        0|   2|  0|  22|    0|
    |mux_32_22_1_1_U105        |mux_32_22_1_1        |        0|   0|  0|  14|    0|
    |mux_32_22_1_1_U106        |mux_32_22_1_1        |        0|   0|  0|  14|    0|
    |mux_32_22_1_1_U108        |mux_32_22_1_1        |        0|   0|  0|  14|    0|
    |mux_32_22_1_1_U110        |mux_32_22_1_1        |        0|   0|  0|  14|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   6|  0| 122|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_188_p2    |         +|   0|  0|   9|           2|           1|
    |ret_V_14_fu_319_p2     |         +|   0|  0|  44|          37|          37|
    |ret_V_fu_276_p2        |         +|   0|  0|  44|          37|          37|
    |icmp_ln1057_fu_182_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 107|          79|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_V_fu_80                |   9|          2|    2|          4|
    |lhs_V_11_fu_76           |   9|          2|   22|         44|
    |lhs_V_fu_72              |   9|          2|   22|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   48|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_fu_80                |   2|   0|    2|          0|
    |lhs_V_11_fu_76           |  22|   0|   22|          0|
    |lhs_V_fu_72              |  22|   0|   22|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  49|   0|   49|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|conv_i_i_i131_le3933       |   in|   22|     ap_none|                   conv_i_i_i131_le3933|        scalar|
|conv_i_i_i205_le3926       |   in|   22|     ap_none|                   conv_i_i_i205_le3926|        scalar|
|n_3taps_V_0_5              |   in|   22|     ap_none|                          n_3taps_V_0_5|        scalar|
|n_3taps_V_1_5              |   in|   22|     ap_none|                          n_3taps_V_1_5|        scalar|
|n_3taps_V_2_5              |   in|   22|     ap_none|                          n_3taps_V_2_5|        scalar|
|p_Result_17                |   in|   22|     ap_none|                            p_Result_17|        scalar|
|x_real_3taps_V_1_2_reload  |   in|   22|     ap_none|              x_real_3taps_V_1_2_reload|        scalar|
|x_real_3taps_V_2_2_reload  |   in|   22|     ap_none|              x_real_3taps_V_2_2_reload|        scalar|
|p_Result_18                |   in|   22|     ap_none|                            p_Result_18|        scalar|
|x_imag_3taps_V_1_2_reload  |   in|   22|     ap_none|              x_imag_3taps_V_1_2_reload|        scalar|
|x_imag_3taps_V_2_2_reload  |   in|   22|     ap_none|              x_imag_3taps_V_2_2_reload|        scalar|
|lhs_V_14_out               |  out|   22|      ap_vld|                           lhs_V_14_out|       pointer|
|lhs_V_14_out_ap_vld        |  out|    1|      ap_vld|                           lhs_V_14_out|       pointer|
|lhs_V_12_out               |  out|   22|      ap_vld|                           lhs_V_12_out|       pointer|
|lhs_V_12_out_ap_vld        |  out|    1|      ap_vld|                           lhs_V_12_out|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 4 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lhs_V_11 = alloca i32 1"   --->   Operation 5 'alloca' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 6 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_2_2_reload"   --->   Operation 7 'read' 'x_imag_3taps_V_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_1_2_reload"   --->   Operation 8 'read' 'x_imag_3taps_V_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_18_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_Result_18"   --->   Operation 9 'read' 'p_Result_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_2_2_reload"   --->   Operation 10 'read' 'x_real_3taps_V_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_1_2_reload"   --->   Operation 11 'read' 'x_real_3taps_V_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_17_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_Result_17"   --->   Operation 12 'read' 'p_Result_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_3taps_V_2_5_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %n_3taps_V_2_5"   --->   Operation 13 'read' 'n_3taps_V_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_3taps_V_1_5_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %n_3taps_V_1_5"   --->   Operation 14 'read' 'n_3taps_V_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_3taps_V_0_5_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %n_3taps_V_0_5"   --->   Operation 15 'read' 'n_3taps_V_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i205_le3926"   --->   Operation 16 'read' 'conv_i_i_i205_le3926_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i131_le3933"   --->   Operation 17 'read' 'conv_i_i_i131_le3933_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i131_le3933_read, i22 %lhs_V_11"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i205_le3926_read, i22 %lhs_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.33>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_V_12 = load i2 %i_V"   --->   Operation 22 'load' 'i_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.44ns)   --->   "%icmp_ln1057 = icmp_eq  i2 %i_V_12, i2 3"   --->   Operation 24 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.54ns)   --->   "%add_ln870 = add i2 %i_V_12, i2 1"   --->   Operation 26 'add' 'add_ln870' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln1057, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.split, void %._crit_edge3855.loopexit.exitStub" [../channel_code/channel_gen.cpp:154]   --->   Operation 27 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_V_load_3 = load i22 %lhs_V"   --->   Operation 28 'load' 'lhs_V_load_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V_11_load_1 = load i22 %lhs_V_11"   --->   Operation 29 'load' 'lhs_V_11_load_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../channel_code/channel_gen.cpp:18]   --->   Operation 30 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.47ns)   --->   "%r_V = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 26214, i22 16384, i22 10869, i2 %i_V_12"   --->   Operation 31 'mux' 'r_V' <Predicate = (!icmp_ln1057)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i22 %r_V"   --->   Operation 32 'zext' 'zext_ln1168' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.47ns)   --->   "%tmp_1 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %n_3taps_V_0_5_read, i22 %n_3taps_V_1_5_read, i22 %n_3taps_V_2_5_read, i2 %i_V_12"   --->   Operation 33 'mux' 'tmp_1' <Predicate = (!icmp_ln1057)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i22 %tmp_1"   --->   Operation 34 'sext' 'sext_ln1168' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.70ns)   --->   "%mul_ln1168 = mul i37 %sext_ln1168, i37 %zext_ln1168"   --->   Operation 35 'mul' 'mul_ln1168' <Predicate = (!icmp_ln1057)> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_22 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %mul_ln1168, i32 15, i32 36"   --->   Operation 36 'partselect' 'r_V_22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.47ns)   --->   "%tmp_2 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %p_Result_17_read, i22 %x_real_3taps_V_1_2_reload_read, i22 %x_real_3taps_V_2_2_reload_read, i2 %i_V_12"   --->   Operation 37 'mux' 'tmp_2' <Predicate = (!icmp_ln1057)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i22 %r_V_22"   --->   Operation 38 'sext' 'sext_ln1171' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i22 %tmp_2"   --->   Operation 39 'sext' 'sext_ln1171_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V_12 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_load_3, i15 0"   --->   Operation 40 'bitconcatenate' 'lhs_V_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.70ns)   --->   "%mul_ln1245 = mul i37 %sext_ln1171, i37 %sext_ln1171_6"   --->   Operation 41 'mul' 'mul_ln1245' <Predicate = (!icmp_ln1057)> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.02ns)   --->   "%ret_V = add i37 %lhs_V_12, i37 %mul_ln1245"   --->   Operation 42 'add' 'ret_V' <Predicate = (!icmp_ln1057)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V, i32 15, i32 36"   --->   Operation 43 'partselect' 'trunc_ln717_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.47ns)   --->   "%tmp_3 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %p_Result_18_read, i22 %x_imag_3taps_V_1_2_reload_read, i22 %x_imag_3taps_V_2_2_reload_read, i2 %i_V_12"   --->   Operation 44 'mux' 'tmp_3' <Predicate = (!icmp_ln1057)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i22 %tmp_3"   --->   Operation 45 'sext' 'sext_ln1171_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lhs_V_13 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_11_load_1, i15 0"   --->   Operation 46 'bitconcatenate' 'lhs_V_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.70ns)   --->   "%mul_ln1245_3 = mul i37 %sext_ln1171, i37 %sext_ln1171_7"   --->   Operation 47 'mul' 'mul_ln1245_3' <Predicate = (!icmp_ln1057)> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.02ns)   --->   "%ret_V_14 = add i37 %lhs_V_13, i37 %mul_ln1245_3"   --->   Operation 48 'add' 'ret_V_14' <Predicate = (!icmp_ln1057)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V_14, i32 15, i32 36"   --->   Operation 49 'partselect' 'trunc_ln717_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln870 = store i2 %add_ln870, i2 %i_V"   --->   Operation 50 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.42>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_7, i22 %lhs_V_11"   --->   Operation 51 'store' 'store_ln717' <Predicate = (!icmp_ln1057)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_6, i22 %lhs_V"   --->   Operation 52 'store' 'store_ln717' <Predicate = (!icmp_ln1057)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_load = load i22 %lhs_V"   --->   Operation 54 'load' 'lhs_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V_11_load = load i22 %lhs_V_11"   --->   Operation 55 'load' 'lhs_V_11_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_14_out, i22 %lhs_V_11_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_12_out, i22 %lhs_V_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_i_i_i131_le3933]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i_i205_le3926]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_3taps_V_0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_3taps_V_1_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_3taps_V_2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Result_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_3taps_V_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_3taps_V_2_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Result_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_imag_3taps_V_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_imag_3taps_V_2_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lhs_V_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs_V                          (alloca           ) [ 011]
lhs_V_11                       (alloca           ) [ 011]
i_V                            (alloca           ) [ 011]
x_imag_3taps_V_2_2_reload_read (read             ) [ 011]
x_imag_3taps_V_1_2_reload_read (read             ) [ 011]
p_Result_18_read               (read             ) [ 011]
x_real_3taps_V_2_2_reload_read (read             ) [ 011]
x_real_3taps_V_1_2_reload_read (read             ) [ 011]
p_Result_17_read               (read             ) [ 011]
n_3taps_V_2_5_read             (read             ) [ 011]
n_3taps_V_1_5_read             (read             ) [ 011]
n_3taps_V_0_5_read             (read             ) [ 011]
conv_i_i_i205_le3926_read      (read             ) [ 000]
conv_i_i_i131_le3933_read      (read             ) [ 000]
store_ln0                      (store            ) [ 000]
store_ln0                      (store            ) [ 000]
store_ln0                      (store            ) [ 000]
br_ln0                         (br               ) [ 000]
i_V_12                         (load             ) [ 000]
specpipeline_ln0               (specpipeline     ) [ 000]
icmp_ln1057                    (icmp             ) [ 011]
empty                          (speclooptripcount) [ 000]
add_ln870                      (add              ) [ 000]
br_ln154                       (br               ) [ 000]
lhs_V_load_3                   (load             ) [ 000]
lhs_V_11_load_1                (load             ) [ 000]
specloopname_ln18              (specloopname     ) [ 000]
r_V                            (mux              ) [ 000]
zext_ln1168                    (zext             ) [ 000]
tmp_1                          (mux              ) [ 000]
sext_ln1168                    (sext             ) [ 000]
mul_ln1168                     (mul              ) [ 000]
r_V_22                         (partselect       ) [ 000]
tmp_2                          (mux              ) [ 000]
sext_ln1171                    (sext             ) [ 000]
sext_ln1171_6                  (sext             ) [ 000]
lhs_V_12                       (bitconcatenate   ) [ 000]
mul_ln1245                     (mul              ) [ 000]
ret_V                          (add              ) [ 000]
trunc_ln717_6                  (partselect       ) [ 000]
tmp_3                          (mux              ) [ 000]
sext_ln1171_7                  (sext             ) [ 000]
lhs_V_13                       (bitconcatenate   ) [ 000]
mul_ln1245_3                   (mul              ) [ 000]
ret_V_14                       (add              ) [ 000]
trunc_ln717_7                  (partselect       ) [ 000]
store_ln870                    (store            ) [ 000]
store_ln717                    (store            ) [ 000]
store_ln717                    (store            ) [ 000]
br_ln0                         (br               ) [ 000]
lhs_V_load                     (load             ) [ 000]
lhs_V_11_load                  (load             ) [ 000]
write_ln0                      (write            ) [ 000]
write_ln0                      (write            ) [ 000]
ret_ln0                        (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_i_i_i131_le3933">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_i131_le3933"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_i_i_i205_le3926">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_i205_le3926"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_3taps_V_0_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_3taps_V_0_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_3taps_V_1_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_3taps_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_3taps_V_2_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_3taps_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_Result_17">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_real_3taps_V_1_2_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_3taps_V_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_real_3taps_V_2_2_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_3taps_V_2_2_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_Result_18">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_imag_3taps_V_1_2_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_3taps_V_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_imag_3taps_V_2_2_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_3taps_V_2_2_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="lhs_V_14_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_14_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lhs_V_12_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_12_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i22.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i22.i15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="lhs_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="lhs_V_11_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_11/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_imag_3taps_V_2_2_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="22" slack="0"/>
<pin id="86" dir="0" index="1" bw="22" slack="0"/>
<pin id="87" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_imag_3taps_V_2_2_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_imag_3taps_V_1_2_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="22" slack="0"/>
<pin id="92" dir="0" index="1" bw="22" slack="0"/>
<pin id="93" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_imag_3taps_V_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_Result_18_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="22" slack="0"/>
<pin id="98" dir="0" index="1" bw="22" slack="0"/>
<pin id="99" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_18_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_real_3taps_V_2_2_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="22" slack="0"/>
<pin id="104" dir="0" index="1" bw="22" slack="0"/>
<pin id="105" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_real_3taps_V_2_2_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_real_3taps_V_1_2_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="22" slack="0"/>
<pin id="110" dir="0" index="1" bw="22" slack="0"/>
<pin id="111" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_real_3taps_V_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Result_17_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="22" slack="0"/>
<pin id="116" dir="0" index="1" bw="22" slack="0"/>
<pin id="117" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_17_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="n_3taps_V_2_5_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="22" slack="0"/>
<pin id="122" dir="0" index="1" bw="22" slack="0"/>
<pin id="123" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_3taps_V_2_5_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="n_3taps_V_1_5_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="22" slack="0"/>
<pin id="128" dir="0" index="1" bw="22" slack="0"/>
<pin id="129" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_3taps_V_1_5_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="n_3taps_V_0_5_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="22" slack="0"/>
<pin id="134" dir="0" index="1" bw="22" slack="0"/>
<pin id="135" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_3taps_V_0_5_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_i_i_i205_le3926_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="22" slack="0"/>
<pin id="140" dir="0" index="1" bw="22" slack="0"/>
<pin id="141" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_i205_le3926_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv_i_i_i131_le3933_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="22" slack="0"/>
<pin id="146" dir="0" index="1" bw="22" slack="0"/>
<pin id="147" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_i131_le3933_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="22" slack="0"/>
<pin id="153" dir="0" index="2" bw="22" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln0_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="22" slack="0"/>
<pin id="160" dir="0" index="2" bw="22" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="22" slack="0"/>
<pin id="171" dir="0" index="1" bw="22" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="22" slack="0"/>
<pin id="176" dir="0" index="1" bw="22" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_V_12_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="1"/>
<pin id="181" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_12/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln1057_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln870_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="lhs_V_load_3_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="22" slack="1"/>
<pin id="196" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load_3/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="lhs_V_11_load_1_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="22" slack="1"/>
<pin id="199" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_11_load_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="22" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="0" index="3" bw="15" slack="0"/>
<pin id="205" dir="0" index="4" bw="2" slack="0"/>
<pin id="206" dir="1" index="5" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln1168_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="22" slack="0"/>
<pin id="214" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="22" slack="0"/>
<pin id="218" dir="0" index="1" bw="22" slack="1"/>
<pin id="219" dir="0" index="2" bw="22" slack="1"/>
<pin id="220" dir="0" index="3" bw="22" slack="1"/>
<pin id="221" dir="0" index="4" bw="2" slack="0"/>
<pin id="222" dir="1" index="5" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sext_ln1168_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="22" slack="0"/>
<pin id="227" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mul_ln1168_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="22" slack="0"/>
<pin id="231" dir="0" index="1" bw="22" slack="0"/>
<pin id="232" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="r_V_22_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="22" slack="0"/>
<pin id="237" dir="0" index="1" bw="37" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_22/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="22" slack="0"/>
<pin id="247" dir="0" index="1" bw="22" slack="1"/>
<pin id="248" dir="0" index="2" bw="22" slack="1"/>
<pin id="249" dir="0" index="3" bw="22" slack="1"/>
<pin id="250" dir="0" index="4" bw="2" slack="0"/>
<pin id="251" dir="1" index="5" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln1171_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="0"/>
<pin id="256" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln1171_6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="22" slack="0"/>
<pin id="260" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_6/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="lhs_V_12_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="37" slack="0"/>
<pin id="264" dir="0" index="1" bw="22" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_12/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mul_ln1245_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="22" slack="0"/>
<pin id="272" dir="0" index="1" bw="22" slack="0"/>
<pin id="273" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="ret_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="37" slack="0"/>
<pin id="278" dir="0" index="1" bw="37" slack="0"/>
<pin id="279" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln717_6_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="22" slack="0"/>
<pin id="284" dir="0" index="1" bw="37" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_6/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="22" slack="0"/>
<pin id="294" dir="0" index="1" bw="22" slack="1"/>
<pin id="295" dir="0" index="2" bw="22" slack="1"/>
<pin id="296" dir="0" index="3" bw="22" slack="1"/>
<pin id="297" dir="0" index="4" bw="2" slack="0"/>
<pin id="298" dir="1" index="5" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln1171_7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="22" slack="0"/>
<pin id="303" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_7/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="lhs_V_13_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="37" slack="0"/>
<pin id="307" dir="0" index="1" bw="22" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_13/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mul_ln1245_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="22" slack="0"/>
<pin id="315" dir="0" index="1" bw="22" slack="0"/>
<pin id="316" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245_3/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="ret_V_14_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="37" slack="0"/>
<pin id="321" dir="0" index="1" bw="37" slack="0"/>
<pin id="322" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln717_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="22" slack="0"/>
<pin id="327" dir="0" index="1" bw="37" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="0" index="3" bw="7" slack="0"/>
<pin id="330" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_7/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln870_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="1"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln717_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="22" slack="0"/>
<pin id="342" dir="0" index="1" bw="22" slack="1"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln717_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="22" slack="0"/>
<pin id="347" dir="0" index="1" bw="22" slack="1"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="lhs_V_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="22" slack="1"/>
<pin id="352" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="lhs_V_11_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="22" slack="1"/>
<pin id="356" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_11_load/2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="lhs_V_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="22" slack="0"/>
<pin id="360" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="366" class="1005" name="lhs_V_11_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="22" slack="0"/>
<pin id="368" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_11 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_V_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="381" class="1005" name="x_imag_3taps_V_2_2_reload_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="22" slack="1"/>
<pin id="383" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_3taps_V_2_2_reload_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="x_imag_3taps_V_1_2_reload_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="22" slack="1"/>
<pin id="388" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_3taps_V_1_2_reload_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="p_Result_18_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="22" slack="1"/>
<pin id="393" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_18_read "/>
</bind>
</comp>

<comp id="396" class="1005" name="x_real_3taps_V_2_2_reload_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="22" slack="1"/>
<pin id="398" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="x_real_3taps_V_2_2_reload_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="x_real_3taps_V_1_2_reload_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="22" slack="1"/>
<pin id="403" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="x_real_3taps_V_1_2_reload_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="p_Result_17_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="22" slack="1"/>
<pin id="408" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_17_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="n_3taps_V_2_5_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="22" slack="1"/>
<pin id="413" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="n_3taps_V_2_5_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="n_3taps_V_1_5_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="22" slack="1"/>
<pin id="418" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="n_3taps_V_1_5_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="n_3taps_V_0_5_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="22" slack="1"/>
<pin id="423" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="n_3taps_V_0_5_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="70" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="70" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="144" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="138" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="179" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="211"><net_src comp="179" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="215"><net_src comp="200" pin="5"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="179" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="228"><net_src comp="216" pin="5"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="212" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="179" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="257"><net_src comp="235" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="245" pin="5"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="194" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="68" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="254" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="258" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="262" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="179" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="304"><net_src comp="292" pin="5"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="197" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="254" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="301" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="305" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="339"><net_src comp="188" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="325" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="282" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="361"><net_src comp="72" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="369"><net_src comp="76" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="377"><net_src comp="80" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="384"><net_src comp="84" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="292" pin=3"/></net>

<net id="389"><net_src comp="90" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="394"><net_src comp="96" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="399"><net_src comp="102" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="245" pin=3"/></net>

<net id="404"><net_src comp="108" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="409"><net_src comp="114" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="414"><net_src comp="120" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="419"><net_src comp="126" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="424"><net_src comp="132" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="216" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lhs_V_14_out | {2 }
	Port: lhs_V_12_out | {2 }
 - Input state : 
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : conv_i_i_i131_le3933 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : conv_i_i_i205_le3926 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : n_3taps_V_0_5 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : n_3taps_V_1_5 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : n_3taps_V_2_5 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : p_Result_17 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : x_real_3taps_V_1_2_reload | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : x_real_3taps_V_2_2_reload | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : p_Result_18 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : x_imag_3taps_V_1_2_reload | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_154_9 : x_imag_3taps_V_2_2_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln1057 : 1
		add_ln870 : 1
		br_ln154 : 2
		r_V : 1
		zext_ln1168 : 2
		tmp_1 : 1
		sext_ln1168 : 2
		mul_ln1168 : 3
		r_V_22 : 4
		tmp_2 : 1
		sext_ln1171 : 5
		sext_ln1171_6 : 2
		lhs_V_12 : 1
		mul_ln1245 : 6
		ret_V : 7
		trunc_ln717_6 : 8
		tmp_3 : 1
		sext_ln1171_7 : 2
		lhs_V_13 : 1
		mul_ln1245_3 : 6
		ret_V_14 : 7
		trunc_ln717_7 : 8
		store_ln870 : 2
		store_ln717 : 9
		store_ln717 : 9
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              add_ln870_fu_188              |    0    |    0    |    9    |
|    add   |                ret_V_fu_276                |    0    |    0    |    44   |
|          |               ret_V_14_fu_319              |    0    |    0    |    44   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              mul_ln1168_fu_229             |    2    |    0    |    22   |
|    mul   |              mul_ln1245_fu_270             |    2    |    0    |    22   |
|          |             mul_ln1245_3_fu_313            |    2    |    0    |    22   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 r_V_fu_200                 |    0    |    0    |    14   |
|    mux   |                tmp_1_fu_216                |    0    |    0    |    14   |
|          |                tmp_2_fu_245                |    0    |    0    |    14   |
|          |                tmp_3_fu_292                |    0    |    0    |    14   |
|----------|--------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln1057_fu_182             |    0    |    0    |    8    |
|----------|--------------------------------------------|---------|---------|---------|
|          |  x_imag_3taps_V_2_2_reload_read_read_fu_84 |    0    |    0    |    0    |
|          |  x_imag_3taps_V_1_2_reload_read_read_fu_90 |    0    |    0    |    0    |
|          |         p_Result_18_read_read_fu_96        |    0    |    0    |    0    |
|          | x_real_3taps_V_2_2_reload_read_read_fu_102 |    0    |    0    |    0    |
|          | x_real_3taps_V_1_2_reload_read_read_fu_108 |    0    |    0    |    0    |
|   read   |        p_Result_17_read_read_fu_114        |    0    |    0    |    0    |
|          |       n_3taps_V_2_5_read_read_fu_120       |    0    |    0    |    0    |
|          |       n_3taps_V_1_5_read_read_fu_126       |    0    |    0    |    0    |
|          |       n_3taps_V_0_5_read_read_fu_132       |    0    |    0    |    0    |
|          |    conv_i_i_i205_le3926_read_read_fu_138   |    0    |    0    |    0    |
|          |    conv_i_i_i131_le3933_read_read_fu_144   |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   write  |           write_ln0_write_fu_150           |    0    |    0    |    0    |
|          |           write_ln0_write_fu_157           |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   zext   |             zext_ln1168_fu_212             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |             sext_ln1168_fu_225             |    0    |    0    |    0    |
|   sext   |             sext_ln1171_fu_254             |    0    |    0    |    0    |
|          |            sext_ln1171_6_fu_258            |    0    |    0    |    0    |
|          |            sext_ln1171_7_fu_301            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                r_V_22_fu_235               |    0    |    0    |    0    |
|partselect|            trunc_ln717_6_fu_282            |    0    |    0    |    0    |
|          |            trunc_ln717_7_fu_325            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|bitconcatenate|               lhs_V_12_fu_262              |    0    |    0    |    0    |
|          |               lhs_V_13_fu_305              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |    6    |    0    |   227   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|              i_V_reg_374             |    2   |
|           lhs_V_11_reg_366           |   22   |
|             lhs_V_reg_358            |   22   |
|      n_3taps_V_0_5_read_reg_421      |   22   |
|      n_3taps_V_1_5_read_reg_416      |   22   |
|      n_3taps_V_2_5_read_reg_411      |   22   |
|       p_Result_17_read_reg_406       |   22   |
|       p_Result_18_read_reg_391       |   22   |
|x_imag_3taps_V_1_2_reload_read_reg_386|   22   |
|x_imag_3taps_V_2_2_reload_read_reg_381|   22   |
|x_real_3taps_V_1_2_reload_read_reg_401|   22   |
|x_real_3taps_V_2_2_reload_read_reg_396|   22   |
+--------------------------------------+--------+
|                 Total                |   244  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |    0   |   227  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   244  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   244  |   227  |
+-----------+--------+--------+--------+
