# Reading pref.tcl
# do ALU16_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ua-leci/1a2S/LSD/praticas/trab7/part3/ALU16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:48:58 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# End time: 15:48:58 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/ua-leci/1a2S/LSD/praticas/trab7/part3/ALU16_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:48:58 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part3/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 15:48:58 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ALU16_Tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ALU16_Tb 
# Start time: 15:48:58 on May 02,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)
# Loading work.alu16(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part3/simulation/modelsim/ALU16.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:51 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part3/simulation/modelsim/ALU16.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity ALU16
# -- Compiling architecture structure of ALU16
# End time: 15:49:51 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 15:53:30 on May 02,2023, Elapsed time: 0:04:32
# Errors: 0, Warnings: 0
