\pdfoutput=1
\documentclass[journal]{IEEEtran}

%%%%%%%%%%%%%%%%%%
%%   PACKAGES   %%
%%%%%%%%%%%%%%%%%%

\RequirePackage[utf8]{inputenc}
\RequirePackage[english]{babel}
\RequirePackage{amsmath,amsfonts}
\RequirePackage{algorithmic}
\RequirePackage[pscoord]{eso-pic}
\RequirePackage{textcomp}
%\RequirePackage{xcolor}
%\RequirePackage[a4paper, total={184mm,239mm}]{geometry}
\PassOptionsToPackage{detect-all, per-mode=symbol, range-units=single, range-phrase=~to~}{siunitx}
\RequirePackage{siunitx}
\RequirePackage{nicefrac}
\RequirePackage[hidelinks]{hyperref}
\RequirePackage{orcidlink}
\RequirePackage[noabbrev,capitalise]{cleveref}
%\RequirePackage{float}
\RequirePackage[caption=false]{subfig}
\RequirePackage{url}
\RequirePackage{lipsum}
\RequirePackage{placeins}
\RequirePackage{xfrac}
\RequirePackage{float}

\RequirePackage{amssymb}
\RequirePackage{pifont}

\RequirePackage{threeparttable}
\RequirePackage{booktabs}
\RequirePackage{colortbl}
\RequirePackage{tabularx}
\RequirePackage{makecell}

\RequirePackage{graphicx}
\RequirePackage{glossaries}
\RequirePackage{xspace}
\RequirePackage{lipsum}
\RequirePackage{microtype}
\RequirePackage{multirow}
%\RequirePackage{subcaption}
%\RequirePackage{tikz}

% Custom commands
\newcommand{\glsf}[1]{\glsreset{#1}\gls{#1}}
\newcommand{\glsplf}[1]{\glsreset{#1}\glspl{#1}}
\newcommand{\Glsf}[1]{\glsreset{#1}\Gls{#1}}
\newcommand{\Glsplf}[1]{\glsreset{#1}\Glspl{#1}}
\newcommand{\glsu}[1]{\glsunset{#1}\gls{#1}}
\newcommand{\glsplu}[1]{\glsunset{#1}\glspl{#1}}
\newcommand{\Glsu}[1]{\glsunset{#1}\Gls{#1}}
\newcommand{\Glsplu}[1]{\glsunset{#1}\Glspl{#1}}
\newcommand{\etal}{\emph{et al.}}
\newcommand{\x}{$\times$}

% for tables
 %\usepackage[table,xcdraw]{xcolor}
 \usepackage{colortbl}

\hyphenation{op-tical net-works semi-conduc-tor IEEE-Xplore}
% updated with editorial comments 8/9/2021

% magic
%\renewcommand{\baselinestretch}{0.98}
\widowpenalty0
\clubpenalty0
\brokenpenalty0

%\setlength{\textfloatsep}{0.2\baselineskip plus 0.2\baselineskip minus 0.5\baselineskip}
%\setlength{\abovecaptionskip}{0.25\baselineskip plus 0.2\baselineskip minus 0.5\baselineskip}

\setlength{\textfloatsep}{10pt} % distance between floats on the top or the bottom and the text
%\setlength{\floatsep}{4pt} % distance between two floats
%\setlength{\intextsep}{4pt} % distance between floats inserted inside the page text (using h) and the text proper
\setlength{\dbltextfloatsep}{10pt} %  distance between a float spanning both columns and the text
%\setlength{\dblfloatsep}{4pt} %  distance between two floats spanning both columns
%\setlength{\abovecaptionskip}{2pt}
%\setlength{\belowcaptionskip}{0pt}

\renewcommand{\subsection}[1]{\paragraph*{\textbf{#1}}}
\renewcommand{\subsubsection}[1]{\paragraph*{\textbf{#1}}}
%%
%% end of the preamble, start of the body of the document 

\microtypesetup{expansion=true, protrusion=true}
\raggedbottom
\tolerance=1000
\hbadness=10000
\sloppy

\begin{document}

\input{acronyms.tex}

\title{A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications}

\author{
    Angelo Garofalo~\orcidlink{0000-0002-7495-6895}\IEEEauthorrefmark{10}, 
    Alessandro Ottaviano~\orcidlink{0009-0000-9924-3536}\IEEEauthorrefmark{10}, 
    Matteo Perotti~\orcidlink{0000-0003-2413-8592}, 
    Thomas Benz~\orcidlink{0000-0002-0326-9676}, 
    Yvan Tortorella~\orcidlink{0000-0001-8248-5731}, 
    Robert Balas~\orcidlink{0000-0002-7231-9315}, 
    Michael Rogenmoser~\orcidlink{0000-0003-4622-4862}, 
    Chi Zhang~\orcidlink{0009-0003-3243-0558}, 
    Luca Bertaccini~\orcidlink{0000-0002-3011-6368}, 
    Nils Wistoff~\orcidlink{0000-0002-8683-8060}, 
    Maicol Ciani~\orcidlink{0009-0003-7861-9129}, 
    Cyril Koenig~\orcidlink{0009-0007-9771-1691}, 
    Mattia Sinigaglia~\orcidlink{0000-0002-3350-8789}, 
    Luca Valente~\orcidlink{0000-0002-7458-477X}, 
    Paul Scheffler~\orcidlink{0000-0003-4230-1381}, 
    Manuel Eggimann~\orcidlink{0000-0001-8395-7585}, 
    Matheus Cavalcante~\orcidlink{0000-0001-9199-1708}, 
    Francesco Restuccia~\orcidlink{0000-0001-6955-1888}, 
    Alessandro Biondi~\orcidlink{0000-0002-6625-9336}, 
    Francesco Conti~\orcidlink{0000-0002-7924-933X}, 
    Frank K. Gurkaynak~\orcidlink{0000-0002-8476-554X}, 
    Davide Rossi~\orcidlink{0000-0002-0651-5393}, 
    Luca Benini~\orcidlink{0000-0001-8068-3806}
    % stops a space
    \vspace{-0.5cm}
    \IEEEcompsocitemizethanks{%
    \IEEEauthorrefmark{10} Both authors contributed equally to this research.\protect\\
    \IEEEcompsocthanksitem A.~Garofalo, A.~Ottaviano, M.~Perotti, T.~Benz, R.~Balas, M.~Rogenmoser, C.~Zhang, L.~Bertaccini, N.~Wistoff,  C.~Koenig, P.~Scheffler, M.~Eggimann, M.~Cavalcante, F.~K.~Gurkaynak,  and L.~Benini are with the D-ITET department at ETH Zurich, Switzerland.\protect\\
    E-mail: \{agarofalo,aottaviano\}@ethz.ch\protect\\
    Y.~Tortorella, M.~Ciani, M.~Sinigaglia, L.~Valente, F.~Conti, D.~Rossi are with the Department of Electrical, Electronic, and Information Engineering (DEI), University of Bologna, Italy.\protect\\ 
    F.~Restuccia is with the Department of Computer Science and Engineering, University of California in San Diego (UCSD), California, USA.\protect\\ 
    A.~Biondi is with the Department of Excellence in Robotics \& AI, Scuola Superiore Sant'Anna, Pisa, Italy.\protect\\
    }
}
% The paper headers
\markboth{Journal of \LaTeX\ Class Files,~Vol.~14, No.~8, August~2021}%
{Shell \MakeLowercase{\textit{et al.}}: A Sample Article Using IEEEtran.cls for IEEE Journals}

\maketitle


\begin{abstract}
Next-generation mixed-criticality Systems-on-chip (SoCs) for robotics, automotive, and space must execute mixed-criticality AI-enhanced sensor processing and control workloads, ensuring reliable and time-predictable execution of critical tasks sharing resources with non-critical tasks, while also fitting within a sub-2W power envelope. To tackle these multi-dimensional challenges, in this brief, we present a 16nm, reliable, time-predictable heterogeneous SoC with multiple programmable accelerators. Within a 1.2W power envelope, the SoC integrates software-configurable hardware IPs to ensure predictable access to shared resources, such as the on-chip interconnect and memory system, leading to tight upper bounds on execution times of critical applications. To accelerate mixed-precision mission-critical AI, the SoC integrates a reliable multi-core accelerator achieving 304.9 GOPS peak performance at 1.6 TOPS/W energy efficiency. Non-critical, compute-intensive, floating-point workloads are accelerated by a dual-core vector cluster, achieving 121.8 GFLOPS at 1.1 TFLOPS/W and 106.8 GFLOPS/mm$^2$.
\end{abstract}

\begin{IEEEkeywords}
Heterogeneous mixed-critical SoC, time-predictable SoC, hardware acceleration, fault tolerant hardware.
\end{IEEEkeywords}

\input{TEXT/01_Introduction}
\input{TEXT/02_SoC_Architecture}
\input{TEXT/03_Evaluation}
\input{TEXT/04_Comparison_with_SoA}
\input{TEXT/05_Conclusion}

\section*{Acknowledgments}
%Funding, same as DATE
This work was supported by the HORIZON CHIPS-JU TRISTAN (101095947) and ISOLDE (101112274) projects.%, \looseness=-1 within the HORIZON CHIPS-JU program. %The authors thank the Design Center at ETH Zurich, Bryan Casper, and Sirisha Kale from Intel for their support in chip \looseness=-1  fabrication.

\bibliographystyle{ieeetr}
\bibliography{REFERENCES/carfield_soc_bib_brev}


\end{document}


