

================================================================
== Vitis HLS Report for 'relu_ap_fixed_26_4_5_3_0_ap_ufixed_15_0_4_0_0_relu_config9_s'
================================================================
* Date:           Wed Oct 16 20:17:12 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Topo2A_AD_proj_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  2.188 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_15_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_15_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_14_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_14_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_13_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_13_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_12_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_12_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_11_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_11_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_10_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_10_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_9_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_9_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_8_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_8_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_7_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_7_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_6_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_6_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_5_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_5_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_4_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_4_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_3_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_3_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_2_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_2_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_1_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%icmp_ln45 = icmp_sgt  i26 %data_0_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_0_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_0_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_0_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 22 'bitselect' 'tmp_191' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i26 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 23 'trunc' 'trunc_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln46 = icmp_ne  i6 %trunc_ln46, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 24 'icmp' 'icmp_ln46' <Predicate = (icmp_ln45)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_0_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 25 'bitselect' 'tmp_192' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_0_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 26 'bitselect' 'tmp_193' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%or_ln46 = or i1 %tmp_193, i1 %icmp_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 27 'or' 'or_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%and_ln46 = and i1 %or_ln46, i1 %tmp_191" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 28 'and' 'and_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%zext_ln46 = zext i1 %and_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 29 'zext' 'zext_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46 = add i15 %trunc_ln, i15 %zext_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 30 'add' 'add_ln46' <Predicate = (icmp_ln45)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_0_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'partselect' 'tmp_s' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%icmp_ln46_64 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'icmp' 'icmp_ln46_64' <Predicate = (icmp_ln45)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'bitselect' 'tmp_194' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_224 = xor i1 %tmp_192, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'xor' 'not_tmp_224' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln46_64 = or i1 %tmp_194, i1 %not_tmp_224" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'or' 'and_ln46_64' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln46_64, i1 %and_ln46_64" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'and' 'empty' <Predicate = (icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_96)   --->   "%or_ln46_96 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'or' 'or_ln46_96' <Predicate = (or_ln46_97 & icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%xor_ln46 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'xor' 'xor_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%or_ln46_97 = or i1 %tmp, i1 %xor_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'or' 'or_ln46_97' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_96)   --->   "%select_ln46 = select i1 %tmp, i15 0, i15 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'select' 'select_ln46' <Predicate = (or_ln46_96 & or_ln46_97 & icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_96 = select i1 %or_ln46_96, i15 %select_ln46, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 41 'select' 'select_ln46_96' <Predicate = (or_ln46_97 & icmp_ln45)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46_97 = select i1 %or_ln46_97, i15 %select_ln46_96, i15 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 42 'select' 'select_ln46_97' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_0_0 = select i1 %icmp_ln45, i15 %select_ln46_97, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 43 'select' 'res_0_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.84ns)   --->   "%icmp_ln45_32 = icmp_sgt  i26 %data_1_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 44 'icmp' 'icmp_ln45_32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_1_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 45 'bitselect' 'tmp_195' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_32)   --->   "%trunc_ln46_s = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_1_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 46 'partselect' 'trunc_ln46_s' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_32)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_1_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 47 'bitselect' 'tmp_196' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln46_62 = trunc i26 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'trunc' 'trunc_ln46_62' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.70ns)   --->   "%icmp_ln46_65 = icmp_ne  i6 %trunc_ln46_62, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'icmp' 'icmp_ln46_65' <Predicate = (icmp_ln45_32)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node empty_62)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_1_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'bitselect' 'tmp_197' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_32)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_1_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'bitselect' 'tmp_198' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_32)   --->   "%or_ln46_98 = or i1 %tmp_198, i1 %icmp_ln46_65" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'or' 'or_ln46_98' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_32)   --->   "%and_ln46_63 = and i1 %or_ln46_98, i1 %tmp_196" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'and' 'and_ln46_63' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_32)   --->   "%zext_ln46_32 = zext i1 %and_ln46_63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'zext' 'zext_ln46_32' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_32 = add i15 %trunc_ln46_s, i15 %zext_ln46_32" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 55 'add' 'add_ln46_32' <Predicate = (icmp_ln45_32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_1_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'partselect' 'tmp_190' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%icmp_ln46_66 = icmp_eq  i4 %tmp_190, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'icmp' 'icmp_ln46_66' <Predicate = (icmp_ln45_32)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_62)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_32, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 58 'bitselect' 'tmp_199' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node empty_62)   --->   "%not_tmp_231 = xor i1 %tmp_197, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 59 'xor' 'not_tmp_231' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_62)   --->   "%and_ln46_66 = or i1 %tmp_199, i1 %not_tmp_231" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'or' 'and_ln46_66' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_62 = and i1 %icmp_ln46_66, i1 %and_ln46_66" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'and' 'empty_62' <Predicate = (icmp_ln45_32)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_99)   --->   "%or_ln46_99 = or i1 %empty_62, i1 %tmp_195" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'or' 'or_ln46_99' <Predicate = (or_ln46_100 & icmp_ln45_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%xor_ln46_32 = xor i1 %empty_62, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'xor' 'xor_ln46_32' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%or_ln46_100 = or i1 %tmp_195, i1 %xor_ln46_32" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'or' 'or_ln46_100' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_99)   --->   "%select_ln46_98 = select i1 %tmp_195, i15 0, i15 %add_ln46_32" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'select' 'select_ln46_98' <Predicate = (or_ln46_99 & or_ln46_100 & icmp_ln45_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_99 = select i1 %or_ln46_99, i15 %select_ln46_98, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'select' 'select_ln46_99' <Predicate = (or_ln46_100 & icmp_ln45_32)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_100 = select i1 %or_ln46_100, i15 %select_ln46_99, i15 %add_ln46_32" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'select' 'select_ln46_100' <Predicate = (icmp_ln45_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_1_0 = select i1 %icmp_ln45_32, i15 %select_ln46_100, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 68 'select' 'res_1_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.84ns)   --->   "%icmp_ln45_33 = icmp_sgt  i26 %data_2_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 69 'icmp' 'icmp_ln45_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_2_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 70 'bitselect' 'tmp_200' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_33)   --->   "%trunc_ln46_31 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_2_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 71 'partselect' 'trunc_ln46_31' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_33)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_2_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 72 'bitselect' 'tmp_201' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln46_63 = trunc i26 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 73 'trunc' 'trunc_ln46_63' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln46_67 = icmp_ne  i6 %trunc_ln46_63, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 74 'icmp' 'icmp_ln46_67' <Predicate = (icmp_ln45_33)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node empty_63)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_2_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 75 'bitselect' 'tmp_202' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_33)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_2_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 76 'bitselect' 'tmp_203' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_33)   --->   "%or_ln46_101 = or i1 %tmp_203, i1 %icmp_ln46_67" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 77 'or' 'or_ln46_101' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_33)   --->   "%and_ln46_65 = and i1 %or_ln46_101, i1 %tmp_201" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 78 'and' 'and_ln46_65' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_33)   --->   "%zext_ln46_33 = zext i1 %and_ln46_65" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 79 'zext' 'zext_ln46_33' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_33 = add i15 %trunc_ln46_31, i15 %zext_ln46_33" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 80 'add' 'add_ln46_33' <Predicate = (icmp_ln45_33)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_2_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 81 'partselect' 'tmp_204' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.70ns)   --->   "%icmp_ln46_68 = icmp_eq  i4 %tmp_204, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 82 'icmp' 'icmp_ln46_68' <Predicate = (icmp_ln45_33)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node empty_63)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_33, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 83 'bitselect' 'tmp_205' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node empty_63)   --->   "%not_tmp_238 = xor i1 %tmp_202, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 84 'xor' 'not_tmp_238' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node empty_63)   --->   "%and_ln46_68 = or i1 %tmp_205, i1 %not_tmp_238" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 85 'or' 'and_ln46_68' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_63 = and i1 %icmp_ln46_68, i1 %and_ln46_68" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 86 'and' 'empty_63' <Predicate = (icmp_ln45_33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_102)   --->   "%or_ln46_102 = or i1 %empty_63, i1 %tmp_200" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 87 'or' 'or_ln46_102' <Predicate = (or_ln46_103 & icmp_ln45_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%xor_ln46_33 = xor i1 %empty_63, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 88 'xor' 'xor_ln46_33' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%or_ln46_103 = or i1 %tmp_200, i1 %xor_ln46_33" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 89 'or' 'or_ln46_103' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_102)   --->   "%select_ln46_101 = select i1 %tmp_200, i15 0, i15 %add_ln46_33" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 90 'select' 'select_ln46_101' <Predicate = (or_ln46_102 & or_ln46_103 & icmp_ln45_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_102 = select i1 %or_ln46_102, i15 %select_ln46_101, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 91 'select' 'select_ln46_102' <Predicate = (or_ln46_103 & icmp_ln45_33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%select_ln46_103 = select i1 %or_ln46_103, i15 %select_ln46_102, i15 %add_ln46_33" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 92 'select' 'select_ln46_103' <Predicate = (icmp_ln45_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_2_0 = select i1 %icmp_ln45_33, i15 %select_ln46_103, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 93 'select' 'res_2_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.84ns)   --->   "%icmp_ln45_34 = icmp_sgt  i26 %data_3_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 94 'icmp' 'icmp_ln45_34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_3_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 95 'bitselect' 'tmp_206' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_34)   --->   "%trunc_ln46_32 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_3_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 96 'partselect' 'trunc_ln46_32' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_34)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_3_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 97 'bitselect' 'tmp_207' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln46_64 = trunc i26 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 98 'trunc' 'trunc_ln46_64' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%icmp_ln46_69 = icmp_ne  i6 %trunc_ln46_64, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 99 'icmp' 'icmp_ln46_69' <Predicate = (icmp_ln45_34)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node empty_64)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_3_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 100 'bitselect' 'tmp_208' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_34)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_3_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 101 'bitselect' 'tmp_209' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_34)   --->   "%or_ln46_104 = or i1 %tmp_209, i1 %icmp_ln46_69" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 102 'or' 'or_ln46_104' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_34)   --->   "%and_ln46_67 = and i1 %or_ln46_104, i1 %tmp_207" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 103 'and' 'and_ln46_67' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_34)   --->   "%zext_ln46_34 = zext i1 %and_ln46_67" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 104 'zext' 'zext_ln46_34' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_34 = add i15 %trunc_ln46_32, i15 %zext_ln46_34" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 105 'add' 'add_ln46_34' <Predicate = (icmp_ln45_34)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_3_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 106 'partselect' 'tmp_210' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.70ns)   --->   "%icmp_ln46_70 = icmp_eq  i4 %tmp_210, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 107 'icmp' 'icmp_ln46_70' <Predicate = (icmp_ln45_34)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node empty_64)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_34, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 108 'bitselect' 'tmp_211' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_64)   --->   "%not_tmp_245 = xor i1 %tmp_208, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 109 'xor' 'not_tmp_245' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node empty_64)   --->   "%and_ln46_70 = or i1 %tmp_211, i1 %not_tmp_245" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 110 'or' 'and_ln46_70' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_64 = and i1 %icmp_ln46_70, i1 %and_ln46_70" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 111 'and' 'empty_64' <Predicate = (icmp_ln45_34)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_105)   --->   "%or_ln46_105 = or i1 %empty_64, i1 %tmp_206" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 112 'or' 'or_ln46_105' <Predicate = (or_ln46_106 & icmp_ln45_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%xor_ln46_34 = xor i1 %empty_64, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 113 'xor' 'xor_ln46_34' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%or_ln46_106 = or i1 %tmp_206, i1 %xor_ln46_34" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 114 'or' 'or_ln46_106' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_105)   --->   "%select_ln46_104 = select i1 %tmp_206, i15 0, i15 %add_ln46_34" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 115 'select' 'select_ln46_104' <Predicate = (or_ln46_105 & or_ln46_106 & icmp_ln45_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_105 = select i1 %or_ln46_105, i15 %select_ln46_104, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 116 'select' 'select_ln46_105' <Predicate = (or_ln46_106 & icmp_ln45_34)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%select_ln46_106 = select i1 %or_ln46_106, i15 %select_ln46_105, i15 %add_ln46_34" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 117 'select' 'select_ln46_106' <Predicate = (icmp_ln45_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_3_0 = select i1 %icmp_ln45_34, i15 %select_ln46_106, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 118 'select' 'res_3_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.84ns)   --->   "%icmp_ln45_35 = icmp_sgt  i26 %data_4_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 119 'icmp' 'icmp_ln45_35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_4_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 120 'bitselect' 'tmp_212' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_35)   --->   "%trunc_ln46_33 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_4_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 121 'partselect' 'trunc_ln46_33' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_35)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_4_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 122 'bitselect' 'tmp_213' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln46_65 = trunc i26 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 123 'trunc' 'trunc_ln46_65' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.70ns)   --->   "%icmp_ln46_71 = icmp_ne  i6 %trunc_ln46_65, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 124 'icmp' 'icmp_ln46_71' <Predicate = (icmp_ln45_35)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node empty_65)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_4_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 125 'bitselect' 'tmp_214' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_35)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_4_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 126 'bitselect' 'tmp_215' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_35)   --->   "%or_ln46_107 = or i1 %tmp_215, i1 %icmp_ln46_71" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 127 'or' 'or_ln46_107' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_35)   --->   "%and_ln46_69 = and i1 %or_ln46_107, i1 %tmp_213" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 128 'and' 'and_ln46_69' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_35)   --->   "%zext_ln46_35 = zext i1 %and_ln46_69" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 129 'zext' 'zext_ln46_35' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_35 = add i15 %trunc_ln46_33, i15 %zext_ln46_35" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 130 'add' 'add_ln46_35' <Predicate = (icmp_ln45_35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_4_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 131 'partselect' 'tmp_216' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.70ns)   --->   "%icmp_ln46_72 = icmp_eq  i4 %tmp_216, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 132 'icmp' 'icmp_ln46_72' <Predicate = (icmp_ln45_35)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node empty_65)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_35, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 133 'bitselect' 'tmp_217' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node empty_65)   --->   "%not_tmp_252 = xor i1 %tmp_214, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 134 'xor' 'not_tmp_252' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node empty_65)   --->   "%and_ln46_72 = or i1 %tmp_217, i1 %not_tmp_252" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 135 'or' 'and_ln46_72' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_65 = and i1 %icmp_ln46_72, i1 %and_ln46_72" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 136 'and' 'empty_65' <Predicate = (icmp_ln45_35)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_108)   --->   "%or_ln46_108 = or i1 %empty_65, i1 %tmp_212" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 137 'or' 'or_ln46_108' <Predicate = (or_ln46_109 & icmp_ln45_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%xor_ln46_35 = xor i1 %empty_65, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 138 'xor' 'xor_ln46_35' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%or_ln46_109 = or i1 %tmp_212, i1 %xor_ln46_35" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 139 'or' 'or_ln46_109' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_108)   --->   "%select_ln46_107 = select i1 %tmp_212, i15 0, i15 %add_ln46_35" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 140 'select' 'select_ln46_107' <Predicate = (or_ln46_108 & or_ln46_109 & icmp_ln45_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_108 = select i1 %or_ln46_108, i15 %select_ln46_107, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 141 'select' 'select_ln46_108' <Predicate = (or_ln46_109 & icmp_ln45_35)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%select_ln46_109 = select i1 %or_ln46_109, i15 %select_ln46_108, i15 %add_ln46_35" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 142 'select' 'select_ln46_109' <Predicate = (icmp_ln45_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_4_0 = select i1 %icmp_ln45_35, i15 %select_ln46_109, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 143 'select' 'res_4_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.84ns)   --->   "%icmp_ln45_36 = icmp_sgt  i26 %data_5_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 144 'icmp' 'icmp_ln45_36' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_5_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 145 'bitselect' 'tmp_218' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_36)   --->   "%trunc_ln46_34 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_5_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 146 'partselect' 'trunc_ln46_34' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_36)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_5_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 147 'bitselect' 'tmp_219' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln46_66 = trunc i26 %data_5_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 148 'trunc' 'trunc_ln46_66' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.70ns)   --->   "%icmp_ln46_73 = icmp_ne  i6 %trunc_ln46_66, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 149 'icmp' 'icmp_ln46_73' <Predicate = (icmp_ln45_36)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_5_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 150 'bitselect' 'tmp_220' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_36)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_5_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 151 'bitselect' 'tmp_221' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_36)   --->   "%or_ln46_110 = or i1 %tmp_221, i1 %icmp_ln46_73" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 152 'or' 'or_ln46_110' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_36)   --->   "%and_ln46_71 = and i1 %or_ln46_110, i1 %tmp_219" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 153 'and' 'and_ln46_71' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_36)   --->   "%zext_ln46_36 = zext i1 %and_ln46_71" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 154 'zext' 'zext_ln46_36' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_36 = add i15 %trunc_ln46_34, i15 %zext_ln46_36" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 155 'add' 'add_ln46_36' <Predicate = (icmp_ln45_36)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_5_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 156 'partselect' 'tmp_222' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln46_74 = icmp_eq  i4 %tmp_222, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 157 'icmp' 'icmp_ln46_74' <Predicate = (icmp_ln45_36)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_36, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 158 'bitselect' 'tmp_223' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%not_tmp_259 = xor i1 %tmp_220, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 159 'xor' 'not_tmp_259' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%and_ln46_74 = or i1 %tmp_223, i1 %not_tmp_259" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 160 'or' 'and_ln46_74' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_66 = and i1 %icmp_ln46_74, i1 %and_ln46_74" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 161 'and' 'empty_66' <Predicate = (icmp_ln45_36)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_111)   --->   "%or_ln46_111 = or i1 %empty_66, i1 %tmp_218" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 162 'or' 'or_ln46_111' <Predicate = (or_ln46_112 & icmp_ln45_36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%xor_ln46_36 = xor i1 %empty_66, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 163 'xor' 'xor_ln46_36' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%or_ln46_112 = or i1 %tmp_218, i1 %xor_ln46_36" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 164 'or' 'or_ln46_112' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_111)   --->   "%select_ln46_110 = select i1 %tmp_218, i15 0, i15 %add_ln46_36" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 165 'select' 'select_ln46_110' <Predicate = (or_ln46_111 & or_ln46_112 & icmp_ln45_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_111 = select i1 %or_ln46_111, i15 %select_ln46_110, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 166 'select' 'select_ln46_111' <Predicate = (or_ln46_112 & icmp_ln45_36)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%select_ln46_112 = select i1 %or_ln46_112, i15 %select_ln46_111, i15 %add_ln46_36" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 167 'select' 'select_ln46_112' <Predicate = (icmp_ln45_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_5_0 = select i1 %icmp_ln45_36, i15 %select_ln46_112, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 168 'select' 'res_5_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.84ns)   --->   "%icmp_ln45_37 = icmp_sgt  i26 %data_6_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 169 'icmp' 'icmp_ln45_37' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_6_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 170 'bitselect' 'tmp_224' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_37)   --->   "%trunc_ln46_35 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_6_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 171 'partselect' 'trunc_ln46_35' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_37)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_6_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 172 'bitselect' 'tmp_225' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln46_67 = trunc i26 %data_6_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 173 'trunc' 'trunc_ln46_67' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.70ns)   --->   "%icmp_ln46_75 = icmp_ne  i6 %trunc_ln46_67, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 174 'icmp' 'icmp_ln46_75' <Predicate = (icmp_ln45_37)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node empty_67)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_6_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 175 'bitselect' 'tmp_226' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_37)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_6_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 176 'bitselect' 'tmp_227' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_37)   --->   "%or_ln46_113 = or i1 %tmp_227, i1 %icmp_ln46_75" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 177 'or' 'or_ln46_113' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_37)   --->   "%and_ln46_73 = and i1 %or_ln46_113, i1 %tmp_225" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 178 'and' 'and_ln46_73' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_37)   --->   "%zext_ln46_37 = zext i1 %and_ln46_73" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 179 'zext' 'zext_ln46_37' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_37 = add i15 %trunc_ln46_35, i15 %zext_ln46_37" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 180 'add' 'add_ln46_37' <Predicate = (icmp_ln45_37)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_6_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 181 'partselect' 'tmp_228' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.70ns)   --->   "%icmp_ln46_76 = icmp_eq  i4 %tmp_228, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 182 'icmp' 'icmp_ln46_76' <Predicate = (icmp_ln45_37)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node empty_67)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_37, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 183 'bitselect' 'tmp_229' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node empty_67)   --->   "%not_tmp_266 = xor i1 %tmp_226, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 184 'xor' 'not_tmp_266' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node empty_67)   --->   "%and_ln46_76 = or i1 %tmp_229, i1 %not_tmp_266" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 185 'or' 'and_ln46_76' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_67 = and i1 %icmp_ln46_76, i1 %and_ln46_76" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 186 'and' 'empty_67' <Predicate = (icmp_ln45_37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_114)   --->   "%or_ln46_114 = or i1 %empty_67, i1 %tmp_224" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 187 'or' 'or_ln46_114' <Predicate = (or_ln46_115 & icmp_ln45_37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%xor_ln46_37 = xor i1 %empty_67, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 188 'xor' 'xor_ln46_37' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%or_ln46_115 = or i1 %tmp_224, i1 %xor_ln46_37" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 189 'or' 'or_ln46_115' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_114)   --->   "%select_ln46_113 = select i1 %tmp_224, i15 0, i15 %add_ln46_37" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 190 'select' 'select_ln46_113' <Predicate = (or_ln46_114 & or_ln46_115 & icmp_ln45_37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_114 = select i1 %or_ln46_114, i15 %select_ln46_113, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 191 'select' 'select_ln46_114' <Predicate = (or_ln46_115 & icmp_ln45_37)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%select_ln46_115 = select i1 %or_ln46_115, i15 %select_ln46_114, i15 %add_ln46_37" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 192 'select' 'select_ln46_115' <Predicate = (icmp_ln45_37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_6_0 = select i1 %icmp_ln45_37, i15 %select_ln46_115, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 193 'select' 'res_6_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.84ns)   --->   "%icmp_ln45_38 = icmp_sgt  i26 %data_7_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 194 'icmp' 'icmp_ln45_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_7_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 195 'bitselect' 'tmp_230' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_38)   --->   "%trunc_ln46_36 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_7_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 196 'partselect' 'trunc_ln46_36' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_38)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_7_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 197 'bitselect' 'tmp_231' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln46_68 = trunc i26 %data_7_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 198 'trunc' 'trunc_ln46_68' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln46_77 = icmp_ne  i6 %trunc_ln46_68, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 199 'icmp' 'icmp_ln46_77' <Predicate = (icmp_ln45_38)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_7_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 200 'bitselect' 'tmp_232' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_38)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_7_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 201 'bitselect' 'tmp_233' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_38)   --->   "%or_ln46_116 = or i1 %tmp_233, i1 %icmp_ln46_77" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 202 'or' 'or_ln46_116' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_38)   --->   "%and_ln46_75 = and i1 %or_ln46_116, i1 %tmp_231" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 203 'and' 'and_ln46_75' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_38)   --->   "%zext_ln46_38 = zext i1 %and_ln46_75" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 204 'zext' 'zext_ln46_38' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_38 = add i15 %trunc_ln46_36, i15 %zext_ln46_38" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 205 'add' 'add_ln46_38' <Predicate = (icmp_ln45_38)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_7_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 206 'partselect' 'tmp_234' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns)   --->   "%icmp_ln46_78 = icmp_eq  i4 %tmp_234, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 207 'icmp' 'icmp_ln46_78' <Predicate = (icmp_ln45_38)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_38, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 208 'bitselect' 'tmp_235' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%not_tmp_273 = xor i1 %tmp_232, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 209 'xor' 'not_tmp_273' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node empty_68)   --->   "%and_ln46_78 = or i1 %tmp_235, i1 %not_tmp_273" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 210 'or' 'and_ln46_78' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_68 = and i1 %icmp_ln46_78, i1 %and_ln46_78" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 211 'and' 'empty_68' <Predicate = (icmp_ln45_38)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_117)   --->   "%or_ln46_117 = or i1 %empty_68, i1 %tmp_230" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 212 'or' 'or_ln46_117' <Predicate = (or_ln46_118 & icmp_ln45_38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%xor_ln46_38 = xor i1 %empty_68, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 213 'xor' 'xor_ln46_38' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%or_ln46_118 = or i1 %tmp_230, i1 %xor_ln46_38" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 214 'or' 'or_ln46_118' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_117)   --->   "%select_ln46_116 = select i1 %tmp_230, i15 0, i15 %add_ln46_38" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 215 'select' 'select_ln46_116' <Predicate = (or_ln46_117 & or_ln46_118 & icmp_ln45_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_117 = select i1 %or_ln46_117, i15 %select_ln46_116, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 216 'select' 'select_ln46_117' <Predicate = (or_ln46_118 & icmp_ln45_38)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%select_ln46_118 = select i1 %or_ln46_118, i15 %select_ln46_117, i15 %add_ln46_38" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 217 'select' 'select_ln46_118' <Predicate = (icmp_ln45_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_7_0 = select i1 %icmp_ln45_38, i15 %select_ln46_118, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 218 'select' 'res_7_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.84ns)   --->   "%icmp_ln45_39 = icmp_sgt  i26 %data_8_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 219 'icmp' 'icmp_ln45_39' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_8_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 220 'bitselect' 'tmp_236' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_39)   --->   "%trunc_ln46_37 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_8_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 221 'partselect' 'trunc_ln46_37' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_39)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_8_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 222 'bitselect' 'tmp_237' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln46_69 = trunc i26 %data_8_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 223 'trunc' 'trunc_ln46_69' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.70ns)   --->   "%icmp_ln46_79 = icmp_ne  i6 %trunc_ln46_69, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 224 'icmp' 'icmp_ln46_79' <Predicate = (icmp_ln45_39)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node empty_69)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_8_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 225 'bitselect' 'tmp_238' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_39)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_8_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 226 'bitselect' 'tmp_239' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_39)   --->   "%or_ln46_119 = or i1 %tmp_239, i1 %icmp_ln46_79" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 227 'or' 'or_ln46_119' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_39)   --->   "%and_ln46_77 = and i1 %or_ln46_119, i1 %tmp_237" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 228 'and' 'and_ln46_77' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_39)   --->   "%zext_ln46_39 = zext i1 %and_ln46_77" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 229 'zext' 'zext_ln46_39' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_39 = add i15 %trunc_ln46_37, i15 %zext_ln46_39" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 230 'add' 'add_ln46_39' <Predicate = (icmp_ln45_39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_8_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 231 'partselect' 'tmp_240' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.70ns)   --->   "%icmp_ln46_80 = icmp_eq  i4 %tmp_240, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 232 'icmp' 'icmp_ln46_80' <Predicate = (icmp_ln45_39)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node empty_69)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_39, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 233 'bitselect' 'tmp_241' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node empty_69)   --->   "%not_tmp_280 = xor i1 %tmp_238, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 234 'xor' 'not_tmp_280' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node empty_69)   --->   "%and_ln46_80 = or i1 %tmp_241, i1 %not_tmp_280" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 235 'or' 'and_ln46_80' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_69 = and i1 %icmp_ln46_80, i1 %and_ln46_80" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 236 'and' 'empty_69' <Predicate = (icmp_ln45_39)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_120)   --->   "%or_ln46_120 = or i1 %empty_69, i1 %tmp_236" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 237 'or' 'or_ln46_120' <Predicate = (or_ln46_121 & icmp_ln45_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%xor_ln46_39 = xor i1 %empty_69, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 238 'xor' 'xor_ln46_39' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%or_ln46_121 = or i1 %tmp_236, i1 %xor_ln46_39" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 239 'or' 'or_ln46_121' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_120)   --->   "%select_ln46_119 = select i1 %tmp_236, i15 0, i15 %add_ln46_39" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 240 'select' 'select_ln46_119' <Predicate = (or_ln46_120 & or_ln46_121 & icmp_ln45_39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_120 = select i1 %or_ln46_120, i15 %select_ln46_119, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 241 'select' 'select_ln46_120' <Predicate = (or_ln46_121 & icmp_ln45_39)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%select_ln46_121 = select i1 %or_ln46_121, i15 %select_ln46_120, i15 %add_ln46_39" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 242 'select' 'select_ln46_121' <Predicate = (icmp_ln45_39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_8_0 = select i1 %icmp_ln45_39, i15 %select_ln46_121, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 243 'select' 'res_8_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.84ns)   --->   "%icmp_ln45_40 = icmp_sgt  i26 %data_9_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 244 'icmp' 'icmp_ln45_40' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_9_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 245 'bitselect' 'tmp_242' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_40)   --->   "%trunc_ln46_38 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_9_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 246 'partselect' 'trunc_ln46_38' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_40)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_9_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 247 'bitselect' 'tmp_243' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln46_70 = trunc i26 %data_9_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 248 'trunc' 'trunc_ln46_70' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.70ns)   --->   "%icmp_ln46_81 = icmp_ne  i6 %trunc_ln46_70, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 249 'icmp' 'icmp_ln46_81' <Predicate = (icmp_ln45_40)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_9_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 250 'bitselect' 'tmp_244' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_40)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_9_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 251 'bitselect' 'tmp_245' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_40)   --->   "%or_ln46_122 = or i1 %tmp_245, i1 %icmp_ln46_81" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 252 'or' 'or_ln46_122' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_40)   --->   "%and_ln46_79 = and i1 %or_ln46_122, i1 %tmp_243" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 253 'and' 'and_ln46_79' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_40)   --->   "%zext_ln46_40 = zext i1 %and_ln46_79" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 254 'zext' 'zext_ln46_40' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_40 = add i15 %trunc_ln46_38, i15 %zext_ln46_40" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 255 'add' 'add_ln46_40' <Predicate = (icmp_ln45_40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_9_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 256 'partselect' 'tmp_246' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.70ns)   --->   "%icmp_ln46_82 = icmp_eq  i4 %tmp_246, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 257 'icmp' 'icmp_ln46_82' <Predicate = (icmp_ln45_40)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_40, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 258 'bitselect' 'tmp_247' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%not_tmp_287 = xor i1 %tmp_244, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 259 'xor' 'not_tmp_287' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%and_ln46_82 = or i1 %tmp_247, i1 %not_tmp_287" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 260 'or' 'and_ln46_82' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_70 = and i1 %icmp_ln46_82, i1 %and_ln46_82" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 261 'and' 'empty_70' <Predicate = (icmp_ln45_40)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_123)   --->   "%or_ln46_123 = or i1 %empty_70, i1 %tmp_242" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 262 'or' 'or_ln46_123' <Predicate = (or_ln46_124 & icmp_ln45_40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%xor_ln46_40 = xor i1 %empty_70, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 263 'xor' 'xor_ln46_40' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%or_ln46_124 = or i1 %tmp_242, i1 %xor_ln46_40" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 264 'or' 'or_ln46_124' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_123)   --->   "%select_ln46_122 = select i1 %tmp_242, i15 0, i15 %add_ln46_40" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 265 'select' 'select_ln46_122' <Predicate = (or_ln46_123 & or_ln46_124 & icmp_ln45_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_123 = select i1 %or_ln46_123, i15 %select_ln46_122, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 266 'select' 'select_ln46_123' <Predicate = (or_ln46_124 & icmp_ln45_40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%select_ln46_124 = select i1 %or_ln46_124, i15 %select_ln46_123, i15 %add_ln46_40" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 267 'select' 'select_ln46_124' <Predicate = (icmp_ln45_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_9_0 = select i1 %icmp_ln45_40, i15 %select_ln46_124, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 268 'select' 'res_9_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.84ns)   --->   "%icmp_ln45_41 = icmp_sgt  i26 %data_10_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 269 'icmp' 'icmp_ln45_41' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_10_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 270 'bitselect' 'tmp_248' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_41)   --->   "%trunc_ln46_39 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_10_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 271 'partselect' 'trunc_ln46_39' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_41)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_10_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 272 'bitselect' 'tmp_249' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln46_71 = trunc i26 %data_10_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 273 'trunc' 'trunc_ln46_71' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.70ns)   --->   "%icmp_ln46_83 = icmp_ne  i6 %trunc_ln46_71, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 274 'icmp' 'icmp_ln46_83' <Predicate = (icmp_ln45_41)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_10_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 275 'bitselect' 'tmp_250' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_41)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_10_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 276 'bitselect' 'tmp_251' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_41)   --->   "%or_ln46_125 = or i1 %tmp_251, i1 %icmp_ln46_83" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 277 'or' 'or_ln46_125' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_41)   --->   "%and_ln46_81 = and i1 %or_ln46_125, i1 %tmp_249" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 278 'and' 'and_ln46_81' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_41)   --->   "%zext_ln46_41 = zext i1 %and_ln46_81" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 279 'zext' 'zext_ln46_41' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_41 = add i15 %trunc_ln46_39, i15 %zext_ln46_41" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 280 'add' 'add_ln46_41' <Predicate = (icmp_ln45_41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_10_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 281 'partselect' 'tmp_252' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.70ns)   --->   "%icmp_ln46_84 = icmp_eq  i4 %tmp_252, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 282 'icmp' 'icmp_ln46_84' <Predicate = (icmp_ln45_41)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_41, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 283 'bitselect' 'tmp_253' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%not_tmp_294 = xor i1 %tmp_250, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 284 'xor' 'not_tmp_294' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%and_ln46_84 = or i1 %tmp_253, i1 %not_tmp_294" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 285 'or' 'and_ln46_84' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_71 = and i1 %icmp_ln46_84, i1 %and_ln46_84" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 286 'and' 'empty_71' <Predicate = (icmp_ln45_41)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_126)   --->   "%or_ln46_126 = or i1 %empty_71, i1 %tmp_248" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 287 'or' 'or_ln46_126' <Predicate = (or_ln46_127 & icmp_ln45_41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%xor_ln46_41 = xor i1 %empty_71, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 288 'xor' 'xor_ln46_41' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%or_ln46_127 = or i1 %tmp_248, i1 %xor_ln46_41" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 289 'or' 'or_ln46_127' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_126)   --->   "%select_ln46_125 = select i1 %tmp_248, i15 0, i15 %add_ln46_41" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 290 'select' 'select_ln46_125' <Predicate = (or_ln46_126 & or_ln46_127 & icmp_ln45_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_126 = select i1 %or_ln46_126, i15 %select_ln46_125, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 291 'select' 'select_ln46_126' <Predicate = (or_ln46_127 & icmp_ln45_41)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%select_ln46_127 = select i1 %or_ln46_127, i15 %select_ln46_126, i15 %add_ln46_41" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 292 'select' 'select_ln46_127' <Predicate = (icmp_ln45_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_10_0 = select i1 %icmp_ln45_41, i15 %select_ln46_127, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 293 'select' 'res_10_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.84ns)   --->   "%icmp_ln45_42 = icmp_sgt  i26 %data_11_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 294 'icmp' 'icmp_ln45_42' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_11_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 295 'bitselect' 'tmp_254' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_42)   --->   "%trunc_ln46_40 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_11_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 296 'partselect' 'trunc_ln46_40' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_42)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_11_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 297 'bitselect' 'tmp_255' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln46_72 = trunc i26 %data_11_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 298 'trunc' 'trunc_ln46_72' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.70ns)   --->   "%icmp_ln46_85 = icmp_ne  i6 %trunc_ln46_72, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 299 'icmp' 'icmp_ln46_85' <Predicate = (icmp_ln45_42)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node empty_72)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_11_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 300 'bitselect' 'tmp_256' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_42)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_11_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 301 'bitselect' 'tmp_257' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_42)   --->   "%or_ln46_128 = or i1 %tmp_257, i1 %icmp_ln46_85" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 302 'or' 'or_ln46_128' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_42)   --->   "%and_ln46_83 = and i1 %or_ln46_128, i1 %tmp_255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 303 'and' 'and_ln46_83' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_42)   --->   "%zext_ln46_42 = zext i1 %and_ln46_83" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 304 'zext' 'zext_ln46_42' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_42 = add i15 %trunc_ln46_40, i15 %zext_ln46_42" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 305 'add' 'add_ln46_42' <Predicate = (icmp_ln45_42)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_11_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 306 'partselect' 'tmp_258' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.70ns)   --->   "%icmp_ln46_86 = icmp_eq  i4 %tmp_258, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 307 'icmp' 'icmp_ln46_86' <Predicate = (icmp_ln45_42)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node empty_72)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_42, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 308 'bitselect' 'tmp_259' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node empty_72)   --->   "%not_tmp_301 = xor i1 %tmp_256, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 309 'xor' 'not_tmp_301' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node empty_72)   --->   "%and_ln46_86 = or i1 %tmp_259, i1 %not_tmp_301" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 310 'or' 'and_ln46_86' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_72 = and i1 %icmp_ln46_86, i1 %and_ln46_86" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 311 'and' 'empty_72' <Predicate = (icmp_ln45_42)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_129)   --->   "%or_ln46_129 = or i1 %empty_72, i1 %tmp_254" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 312 'or' 'or_ln46_129' <Predicate = (or_ln46_130 & icmp_ln45_42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%xor_ln46_42 = xor i1 %empty_72, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 313 'xor' 'xor_ln46_42' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%or_ln46_130 = or i1 %tmp_254, i1 %xor_ln46_42" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 314 'or' 'or_ln46_130' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_129)   --->   "%select_ln46_128 = select i1 %tmp_254, i15 0, i15 %add_ln46_42" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 315 'select' 'select_ln46_128' <Predicate = (or_ln46_129 & or_ln46_130 & icmp_ln45_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_129 = select i1 %or_ln46_129, i15 %select_ln46_128, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 316 'select' 'select_ln46_129' <Predicate = (or_ln46_130 & icmp_ln45_42)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%select_ln46_130 = select i1 %or_ln46_130, i15 %select_ln46_129, i15 %add_ln46_42" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 317 'select' 'select_ln46_130' <Predicate = (icmp_ln45_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_11_0 = select i1 %icmp_ln45_42, i15 %select_ln46_130, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 318 'select' 'res_11_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.84ns)   --->   "%icmp_ln45_43 = icmp_sgt  i26 %data_12_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 319 'icmp' 'icmp_ln45_43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_12_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 320 'bitselect' 'tmp_260' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_43)   --->   "%trunc_ln46_41 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_12_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 321 'partselect' 'trunc_ln46_41' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_43)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_12_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 322 'bitselect' 'tmp_261' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln46_73 = trunc i26 %data_12_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 323 'trunc' 'trunc_ln46_73' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.70ns)   --->   "%icmp_ln46_87 = icmp_ne  i6 %trunc_ln46_73, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 324 'icmp' 'icmp_ln46_87' <Predicate = (icmp_ln45_43)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_12_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 325 'bitselect' 'tmp_262' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_43)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_12_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 326 'bitselect' 'tmp_263' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_43)   --->   "%or_ln46_131 = or i1 %tmp_263, i1 %icmp_ln46_87" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 327 'or' 'or_ln46_131' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_43)   --->   "%and_ln46_85 = and i1 %or_ln46_131, i1 %tmp_261" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 328 'and' 'and_ln46_85' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_43)   --->   "%zext_ln46_43 = zext i1 %and_ln46_85" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 329 'zext' 'zext_ln46_43' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_43 = add i15 %trunc_ln46_41, i15 %zext_ln46_43" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 330 'add' 'add_ln46_43' <Predicate = (icmp_ln45_43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_12_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 331 'partselect' 'tmp_264' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.70ns)   --->   "%icmp_ln46_88 = icmp_eq  i4 %tmp_264, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 332 'icmp' 'icmp_ln46_88' <Predicate = (icmp_ln45_43)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_43, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 333 'bitselect' 'tmp_265' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%not_tmp_308 = xor i1 %tmp_262, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 334 'xor' 'not_tmp_308' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%and_ln46_88 = or i1 %tmp_265, i1 %not_tmp_308" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 335 'or' 'and_ln46_88' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_73 = and i1 %icmp_ln46_88, i1 %and_ln46_88" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 336 'and' 'empty_73' <Predicate = (icmp_ln45_43)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_132)   --->   "%or_ln46_132 = or i1 %empty_73, i1 %tmp_260" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 337 'or' 'or_ln46_132' <Predicate = (or_ln46_133 & icmp_ln45_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%xor_ln46_43 = xor i1 %empty_73, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 338 'xor' 'xor_ln46_43' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%or_ln46_133 = or i1 %tmp_260, i1 %xor_ln46_43" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 339 'or' 'or_ln46_133' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_132)   --->   "%select_ln46_131 = select i1 %tmp_260, i15 0, i15 %add_ln46_43" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 340 'select' 'select_ln46_131' <Predicate = (or_ln46_132 & or_ln46_133 & icmp_ln45_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_132 = select i1 %or_ln46_132, i15 %select_ln46_131, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 341 'select' 'select_ln46_132' <Predicate = (or_ln46_133 & icmp_ln45_43)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%select_ln46_133 = select i1 %or_ln46_133, i15 %select_ln46_132, i15 %add_ln46_43" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 342 'select' 'select_ln46_133' <Predicate = (icmp_ln45_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_12_0 = select i1 %icmp_ln45_43, i15 %select_ln46_133, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 343 'select' 'res_12_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.84ns)   --->   "%icmp_ln45_44 = icmp_sgt  i26 %data_13_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 344 'icmp' 'icmp_ln45_44' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_13_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 345 'bitselect' 'tmp_266' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_44)   --->   "%trunc_ln46_42 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_13_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 346 'partselect' 'trunc_ln46_42' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_44)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_13_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 347 'bitselect' 'tmp_267' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln46_74 = trunc i26 %data_13_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 348 'trunc' 'trunc_ln46_74' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln46_89 = icmp_ne  i6 %trunc_ln46_74, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 349 'icmp' 'icmp_ln46_89' <Predicate = (icmp_ln45_44)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node empty_74)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_13_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 350 'bitselect' 'tmp_268' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_44)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_13_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 351 'bitselect' 'tmp_269' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_44)   --->   "%or_ln46_134 = or i1 %tmp_269, i1 %icmp_ln46_89" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 352 'or' 'or_ln46_134' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_44)   --->   "%and_ln46_87 = and i1 %or_ln46_134, i1 %tmp_267" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 353 'and' 'and_ln46_87' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_44)   --->   "%zext_ln46_44 = zext i1 %and_ln46_87" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 354 'zext' 'zext_ln46_44' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_44 = add i15 %trunc_ln46_42, i15 %zext_ln46_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 355 'add' 'add_ln46_44' <Predicate = (icmp_ln45_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_13_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 356 'partselect' 'tmp_270' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.70ns)   --->   "%icmp_ln46_90 = icmp_eq  i4 %tmp_270, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 357 'icmp' 'icmp_ln46_90' <Predicate = (icmp_ln45_44)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node empty_74)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_44, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 358 'bitselect' 'tmp_271' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node empty_74)   --->   "%not_tmp_315 = xor i1 %tmp_268, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 359 'xor' 'not_tmp_315' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node empty_74)   --->   "%and_ln46_90 = or i1 %tmp_271, i1 %not_tmp_315" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 360 'or' 'and_ln46_90' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_74 = and i1 %icmp_ln46_90, i1 %and_ln46_90" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 361 'and' 'empty_74' <Predicate = (icmp_ln45_44)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_135)   --->   "%or_ln46_135 = or i1 %empty_74, i1 %tmp_266" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 362 'or' 'or_ln46_135' <Predicate = (or_ln46_136 & icmp_ln45_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%xor_ln46_44 = xor i1 %empty_74, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 363 'xor' 'xor_ln46_44' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%or_ln46_136 = or i1 %tmp_266, i1 %xor_ln46_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 364 'or' 'or_ln46_136' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_135)   --->   "%select_ln46_134 = select i1 %tmp_266, i15 0, i15 %add_ln46_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 365 'select' 'select_ln46_134' <Predicate = (or_ln46_135 & or_ln46_136 & icmp_ln45_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_135 = select i1 %or_ln46_135, i15 %select_ln46_134, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 366 'select' 'select_ln46_135' <Predicate = (or_ln46_136 & icmp_ln45_44)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%select_ln46_136 = select i1 %or_ln46_136, i15 %select_ln46_135, i15 %add_ln46_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 367 'select' 'select_ln46_136' <Predicate = (icmp_ln45_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_13_0 = select i1 %icmp_ln45_44, i15 %select_ln46_136, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 368 'select' 'res_13_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.84ns)   --->   "%icmp_ln45_45 = icmp_sgt  i26 %data_14_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 369 'icmp' 'icmp_ln45_45' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_14_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 370 'bitselect' 'tmp_272' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_45)   --->   "%trunc_ln46_43 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_14_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 371 'partselect' 'trunc_ln46_43' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_45)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_14_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 372 'bitselect' 'tmp_273' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln46_75 = trunc i26 %data_14_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 373 'trunc' 'trunc_ln46_75' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.70ns)   --->   "%icmp_ln46_91 = icmp_ne  i6 %trunc_ln46_75, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 374 'icmp' 'icmp_ln46_91' <Predicate = (icmp_ln45_45)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node empty_75)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_14_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 375 'bitselect' 'tmp_274' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_45)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_14_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 376 'bitselect' 'tmp_275' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_45)   --->   "%or_ln46_137 = or i1 %tmp_275, i1 %icmp_ln46_91" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 377 'or' 'or_ln46_137' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_45)   --->   "%and_ln46_89 = and i1 %or_ln46_137, i1 %tmp_273" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 378 'and' 'and_ln46_89' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_45)   --->   "%zext_ln46_45 = zext i1 %and_ln46_89" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 379 'zext' 'zext_ln46_45' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_45 = add i15 %trunc_ln46_43, i15 %zext_ln46_45" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 380 'add' 'add_ln46_45' <Predicate = (icmp_ln45_45)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_14_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 381 'partselect' 'tmp_276' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.70ns)   --->   "%icmp_ln46_92 = icmp_eq  i4 %tmp_276, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 382 'icmp' 'icmp_ln46_92' <Predicate = (icmp_ln45_45)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node empty_75)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_45, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 383 'bitselect' 'tmp_277' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node empty_75)   --->   "%not_tmp_322 = xor i1 %tmp_274, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 384 'xor' 'not_tmp_322' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node empty_75)   --->   "%and_ln46_92 = or i1 %tmp_277, i1 %not_tmp_322" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 385 'or' 'and_ln46_92' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_75 = and i1 %icmp_ln46_92, i1 %and_ln46_92" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 386 'and' 'empty_75' <Predicate = (icmp_ln45_45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_138)   --->   "%or_ln46_138 = or i1 %empty_75, i1 %tmp_272" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 387 'or' 'or_ln46_138' <Predicate = (or_ln46_139 & icmp_ln45_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%xor_ln46_45 = xor i1 %empty_75, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 388 'xor' 'xor_ln46_45' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%or_ln46_139 = or i1 %tmp_272, i1 %xor_ln46_45" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 389 'or' 'or_ln46_139' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_138)   --->   "%select_ln46_137 = select i1 %tmp_272, i15 0, i15 %add_ln46_45" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 390 'select' 'select_ln46_137' <Predicate = (or_ln46_138 & or_ln46_139 & icmp_ln45_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_138 = select i1 %or_ln46_138, i15 %select_ln46_137, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 391 'select' 'select_ln46_138' <Predicate = (or_ln46_139 & icmp_ln45_45)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%select_ln46_139 = select i1 %or_ln46_139, i15 %select_ln46_138, i15 %add_ln46_45" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 392 'select' 'select_ln46_139' <Predicate = (icmp_ln45_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_1445_0 = select i1 %icmp_ln45_45, i15 %select_ln46_139, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 393 'select' 'res_1445_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.84ns)   --->   "%icmp_ln45_46 = icmp_sgt  i26 %data_15_val_read, i26 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 394 'icmp' 'icmp_ln45_46' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_15_val_read, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 395 'bitselect' 'tmp_278' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_46)   --->   "%trunc_ln46_44 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %data_15_val_read, i32 7, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 396 'partselect' 'trunc_ln46_44' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_46)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_15_val_read, i32 6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 397 'bitselect' 'tmp_279' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln46_76 = trunc i26 %data_15_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 398 'trunc' 'trunc_ln46_76' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.70ns)   --->   "%icmp_ln46_93 = icmp_ne  i6 %trunc_ln46_76, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 399 'icmp' 'icmp_ln46_93' <Predicate = (icmp_ln45_46)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node empty_76)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_15_val_read, i32 21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 400 'bitselect' 'tmp_280' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_46)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %data_15_val_read, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 401 'bitselect' 'tmp_281' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_46)   --->   "%or_ln46_140 = or i1 %tmp_281, i1 %icmp_ln46_93" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 402 'or' 'or_ln46_140' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_46)   --->   "%and_ln46_91 = and i1 %or_ln46_140, i1 %tmp_279" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 403 'and' 'and_ln46_91' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_46)   --->   "%zext_ln46_46 = zext i1 %and_ln46_91" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 404 'zext' 'zext_ln46_46' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_46 = add i15 %trunc_ln46_44, i15 %zext_ln46_46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 405 'add' 'add_ln46_46' <Predicate = (icmp_ln45_46)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %data_15_val_read, i32 22, i32 25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 406 'partselect' 'tmp_282' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.70ns)   --->   "%icmp_ln46_94 = icmp_eq  i4 %tmp_282, i4 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 407 'icmp' 'icmp_ln46_94' <Predicate = (icmp_ln45_46)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node empty_76)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_46, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 408 'bitselect' 'tmp_283' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node empty_76)   --->   "%not_tmp_329 = xor i1 %tmp_280, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 409 'xor' 'not_tmp_329' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node empty_76)   --->   "%and_ln46_94 = or i1 %tmp_283, i1 %not_tmp_329" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 410 'or' 'and_ln46_94' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_76 = and i1 %icmp_ln46_94, i1 %and_ln46_94" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 411 'and' 'empty_76' <Predicate = (icmp_ln45_46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_141)   --->   "%or_ln46_141 = or i1 %empty_76, i1 %tmp_278" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 412 'or' 'or_ln46_141' <Predicate = (or_ln46_142 & icmp_ln45_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%xor_ln46_46 = xor i1 %empty_76, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 413 'xor' 'xor_ln46_46' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%or_ln46_142 = or i1 %tmp_278, i1 %xor_ln46_46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 414 'or' 'or_ln46_142' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_141)   --->   "%select_ln46_140 = select i1 %tmp_278, i15 0, i15 %add_ln46_46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 415 'select' 'select_ln46_140' <Predicate = (or_ln46_141 & or_ln46_142 & icmp_ln45_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_141 = select i1 %or_ln46_141, i15 %select_ln46_140, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 416 'select' 'select_ln46_141' <Predicate = (or_ln46_142 & icmp_ln45_46)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%select_ln46_142 = select i1 %or_ln46_142, i15 %select_ln46_141, i15 %add_ln46_46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 417 'select' 'select_ln46_142' <Predicate = (icmp_ln45_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_15_0 = select i1 %icmp_ln45_46, i15 %select_ln46_142, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 418 'select' 'res_15_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%mrv = insertvalue i240 <undef>, i15 %res_0_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 419 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i240 %mrv, i15 %res_1_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 420 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i240 %mrv_1, i15 %res_2_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 421 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i240 %mrv_2, i15 %res_3_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 422 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i240 %mrv_3, i15 %res_4_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 423 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i240 %mrv_4, i15 %res_5_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 424 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i240 %mrv_5, i15 %res_6_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 425 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i240 %mrv_6, i15 %res_7_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 426 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i240 %mrv_7, i15 %res_8_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 427 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i240 %mrv_8, i15 %res_9_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 428 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i240 %mrv_9, i15 %res_10_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 429 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i240 %mrv_10, i15 %res_11_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 430 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i240 %mrv_11, i15 %res_12_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 431 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i240 %mrv_12, i15 %res_13_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 432 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i240 %mrv_13, i15 %res_1445_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 433 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i240 %mrv_14, i15 %res_15_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 434 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i240 %mrv_15" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 435 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 2.188ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_activation.h:42) on port 'data_0_val' (firmware/nnet_utils/nnet_activation.h:42) [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', firmware/nnet_utils/nnet_activation.h:46) [39]  (0.706 ns)
	'or' operation 1 bit ('or_ln46', firmware/nnet_utils/nnet_activation.h:46) [42]  (0.000 ns)
	'and' operation 1 bit ('and_ln46', firmware/nnet_utils/nnet_activation.h:46) [43]  (0.000 ns)
	'add' operation 15 bit ('add_ln46', firmware/nnet_utils/nnet_activation.h:46) [45]  (0.775 ns)
	'or' operation 1 bit ('and_ln46_64', firmware/nnet_utils/nnet_activation.h:46) [50]  (0.000 ns)
	'and' operation 1 bit ('empty', firmware/nnet_utils/nnet_activation.h:46) [51]  (0.122 ns)
	'or' operation 1 bit ('or_ln46_96', firmware/nnet_utils/nnet_activation.h:46) [52]  (0.000 ns)
	'select' operation 15 bit ('select_ln46_96', firmware/nnet_utils/nnet_activation.h:46) [56]  (0.292 ns)
	'select' operation 15 bit ('select_ln46_97', firmware/nnet_utils/nnet_activation.h:46) [57]  (0.000 ns)
	'select' operation 15 bit ('res_0_0', firmware/nnet_utils/nnet_activation.h:45) [58]  (0.292 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
