==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 943.172 ; gain = 872.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 943.172 ; gain = 872.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 943.172 ; gain = 872.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'dft' (dft.cpp:20) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:402: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 943.172 ; gain = 872.422
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'dft' (dft.cpp:20) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320:19) to (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:407:5) in function 'pow_reduce::pow_generic<double>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:442:29) to (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:456:5) in function 'pow_reduce::pow_generic<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:488:26) to (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 943.172 ; gain = 872.422
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_real' (dft.cpp:16:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_imag' (dft.cpp:17:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_real' (dft.cpp:23:4)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_imag' (dft.cpp:24:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 943.172 ; gain = 872.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[354] ('r.V', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [351]  (3.36 ns)
	'add' operation of DSP[354] ('ret.V', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [354]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [358]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [360]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [361]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.891 seconds; current allocated memory: 360.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 362.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 362.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 363.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doubleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_54s_6ns_54_2_1' to 'dft_mul_54s_6ns_5ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_71ns_4ns_75_5_1' to 'dft_mul_71ns_4ns_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_73ns_6ns_79_5_1' to 'dft_mul_73ns_6ns_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_83ns_6ns_89_5_1' to 'dft_mul_83ns_6ns_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_92ns_6ns_98_5_1' to 'dft_mul_92ns_6ns_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_87ns_6ns_93_5_1' to 'dft_mul_87ns_6ns_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_82ns_6ns_88_5_1' to 'dft_mul_82ns_6ns_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_77ns_6ns_83_5_1' to 'dft_mul_77ns_6ns_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_80ns_12s_90_5_1' to 'dft_mul_80ns_12s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_78s_54s_131_5_1' to 'dft_mul_78s_54s_1wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_72ns_13s_83_5_1' to 'dft_mul_72ns_13s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_43ns_36ns_79_2_1' to 'dft_mul_43ns_36nsyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_49ns_44ns_93_2_1' to 'dft_mul_49ns_44nszec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mul_50ns_50ns_100_2_1' to 'dft_mul_50ns_50nsAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_mac_muladd_16ns_16s_19s_31_1_1' to 'dft_mac_muladd_16Bew' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 15110 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dft_mac_muladd_16Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_43ns_36nsyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_49ns_44nszec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_50ns_50nsAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_54s_6ns_5ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_71ns_4ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_72ns_13s_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_73ns_6ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_77ns_6ns_udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_78s_54s_1wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_80ns_12s_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_82ns_6ns_tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_83ns_6ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_87ns_6ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mul_92ns_6ns_rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.788 seconds; current allocated memory: 369.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dft_cos_coefficients_tab' to 'dft_cos_coefficieCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_sin_coefficients_tab' to 'dft_sin_coefficieDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'dft_faddfsub_32nsEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fadd_32ns_32ns_32_5_full_dsp_1' to 'dft_fadd_32ns_32nFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fmul_32ns_32ns_32_4_max_dsp_1' to 'dft_fmul_32ns_32nGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fptrunc_64ns_32_2_1' to 'dft_fptrunc_64ns_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fpext_32ns_64_2_1' to 'dft_fpext_32ns_64IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_sitodp_32ns_64_6_1' to 'dft_sitodp_32ns_6JfO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dft_fadd_32ns_32nFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_faddfsub_32nsEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fmul_32ns_32nGfk': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fpext_32ns_64IfE': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fptrunc_64ns_Hfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_sitodp_32ns_6JfO': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111]  Elapsed time: 2.098 seconds; current allocated memory: 377.710 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.11 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_54s_6ns_5ncg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_71ns_4ns_ocq_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_73ns_6ns_pcA_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_83ns_6ns_qcK_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_92ns_6ns_rcU_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_87ns_6ns_sc4_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_82ns_6ns_tde_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_77ns_6ns_udo_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_80ns_12s_vdy_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_78s_54s_1wdI_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_72ns_13s_xdS_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_43ns_36nsyd2_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_49ns_44nszec_MulnS_12'
INFO: [RTMG 210-282] Generating pipelined core: 'dft_mul_50ns_50nsAem_MulnS_13'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubleOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubljbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubllbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficieCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficieDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_temp_real_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 943.172 ; gain = 872.422
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-112] Total elapsed time: 45.988 seconds; peak allocated memory: 377.710 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 955.328 ; gain = 861.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 955.328 ; gain = 861.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 955.328 ; gain = 861.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 955.328 ; gain = 861.656
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 955.328 ; gain = 861.656
INFO: [HLS 200-472] Inferring partial write operation for 'temp_real' (dft.cpp:16:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_imag' (dft.cpp:24:4)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_real' (dft.cpp:23:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 955.328 ; gain = 861.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.859 seconds; current allocated memory: 103.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 104.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dft_cos_coefficients_tab' to 'dft_cos_coefficiebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_sin_coefficients_tab' to 'dft_sin_coefficiecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'dft_faddfsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fadd_32ns_32ns_32_5_full_dsp_1' to 'dft_fadd_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fmul_32ns_32ns_32_4_max_dsp_1' to 'dft_fmul_32ns_32nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dft_fadd_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_faddfsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fmul_32ns_32nfYi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 104.794 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.63 MHz
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficiebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficiecud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_temp_real_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 955.328 ; gain = 861.656
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-112] Total elapsed time: 34.218 seconds; peak allocated memory: 104.794 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 955.562 ; gain = 859.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 955.562 ; gain = 859.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.562 ; gain = 859.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.562 ; gain = 859.418
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dft_label0' (dft.cpp:15) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dft.cpp:19) in function 'dft' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.562 ; gain = 859.418
INFO: [HLS 200-472] Inferring partial write operation for 'temp_real' (dft.cpp:23:4)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_imag' (dft.cpp:24:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.562 ; gain = 859.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dft_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'dft_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.867 seconds; current allocated memory: 105.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 106.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dft_cos_coefficients_tab' to 'dft_cos_coefficiebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_sin_coefficients_tab' to 'dft_sin_coefficiecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'dft_faddfsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fadd_32ns_32ns_32_5_full_dsp_1' to 'dft_fadd_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fsub_32ns_32ns_32_5_full_dsp_1' to 'dft_fsub_32ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fmul_32ns_32ns_32_4_max_dsp_1' to 'dft_fmul_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dft_fadd_32ns_32neOg': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_faddfsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fmul_32ns_32ng8j': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fsub_32ns_32nfYi': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 109.489 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.63 MHz
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficiebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficiecud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_temp_real_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 955.562 ; gain = 859.418
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-112] Total elapsed time: 15.595 seconds; peak allocated memory: 109.489 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 954.695 ; gain = 861.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 954.695 ; gain = 861.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 954.695 ; gain = 861.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 954.695 ; gain = 861.445
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dft_label0' (dft.cpp:14) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dft.cpp:19) in function 'dft' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 954.695 ; gain = 861.445
INFO: [HLS 200-472] Inferring partial write operation for 'temp_real' (dft.cpp:23:4)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_imag' (dft.cpp:24:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 954.695 ; gain = 861.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dft_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'dft_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.599 seconds; current allocated memory: 104.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 106.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dft_cos_coefficients_tab' to 'dft_cos_coefficiebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_sin_coefficients_tab' to 'dft_sin_coefficiecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'dft_faddfsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fadd_32ns_32ns_32_5_full_dsp_1' to 'dft_fadd_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fsub_32ns_32ns_32_5_full_dsp_1' to 'dft_fsub_32ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fmul_32ns_32ns_32_4_max_dsp_1' to 'dft_fmul_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dft_fadd_32ns_32neOg': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_faddfsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fmul_32ns_32ng8j': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fsub_32ns_32nfYi': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 109.275 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.63 MHz
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficiebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficiecud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_temp_real_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 954.695 ; gain = 861.445
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-112] Total elapsed time: 15.295 seconds; peak allocated memory: 109.275 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 955.473 ; gain = 862.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 955.473 ; gain = 862.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.473 ; gain = 862.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.473 ; gain = 862.242
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dft_label1' (dft.cpp:19) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dft_label2' (dft.cpp:22) in function 'dft' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 955.473 ; gain = 862.242
INFO: [HLS 200-472] Inferring partial write operation for 'temp_real' (dft.cpp:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_imag' (dft.cpp:16:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_real' (dft.cpp:26:4)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_imag' (dft.cpp:27:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 955.473 ; gain = 862.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dft_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'dft_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'dft' (Loop: dft_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_imag_addr_2_write_ln27', dft.cpp:27) of variable 'tmp_7', dft.cpp:27 on array 'temp_imag', dft.cpp:11 and 'load' operation ('temp_imag_load_1', dft.cpp:27) on array 'temp_imag', dft.cpp:11.
WARNING: [SCHED 204-68] The II Violation in module 'dft' (Loop: dft_label1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_imag_addr_2_write_ln27', dft.cpp:27) of variable 'tmp_7', dft.cpp:27 on array 'temp_imag', dft.cpp:11 and 'load' operation ('temp_imag_load_1', dft.cpp:27) on array 'temp_imag', dft.cpp:11.
WARNING: [SCHED 204-68] The II Violation in module 'dft' (Loop: dft_label1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_imag_addr_2_write_ln27', dft.cpp:27) of variable 'tmp_7', dft.cpp:27 on array 'temp_imag', dft.cpp:11 and 'load' operation ('temp_imag_load_1', dft.cpp:27) on array 'temp_imag', dft.cpp:11.
WARNING: [SCHED 204-68] The II Violation in module 'dft' (Loop: dft_label1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_imag_addr_2_write_ln27', dft.cpp:27) of variable 'tmp_7', dft.cpp:27 on array 'temp_imag', dft.cpp:11 and 'load' operation ('temp_imag_load_1', dft.cpp:27) on array 'temp_imag', dft.cpp:11.
WARNING: [SCHED 204-68] The II Violation in module 'dft' (Loop: dft_label1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('temp_imag_addr_2_write_ln27', dft.cpp:27) of variable 'tmp_7', dft.cpp:27 on array 'temp_imag', dft.cpp:11 and 'load' operation ('temp_imag_load_1', dft.cpp:27) on array 'temp_imag', dft.cpp:11.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 23.
INFO: [SCHED 204-61] Pipelining loop 'dft_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.773 seconds; current allocated memory: 105.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 106.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dft_cos_coefficients_tab' to 'dft_cos_coefficiebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_sin_coefficients_tab' to 'dft_sin_coefficiecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'dft_faddfsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fadd_32ns_32ns_32_5_full_dsp_1' to 'dft_fadd_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fmul_32ns_32ns_32_4_max_dsp_1' to 'dft_fmul_32ns_32nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dft_fadd_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_faddfsub_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fmul_32ns_32nfYi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 107.879 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.63 MHz
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficiebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficiecud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_temp_real_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 955.473 ; gain = 862.242
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-112] Total elapsed time: 15.689 seconds; peak allocated memory: 107.879 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 955.105 ; gain = 862.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 955.105 ; gain = 862.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.105 ; gain = 862.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.105 ; gain = 862.172
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dft_label1' (dft.cpp:21) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dft_label2' (dft.cpp:24) in function 'dft' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'temp_real' (dft.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_imag' (dft.cpp:12) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.105 ; gain = 862.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 955.105 ; gain = 862.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dft_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'dft_label1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp_imag[7]', dft.cpp:29) and 'fadd' operation ('temp_imag[7]', dft.cpp:29).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp_imag[7]', dft.cpp:29) and 'fadd' operation ('temp_imag[7]', dft.cpp:29).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp_imag[7]', dft.cpp:29) and 'fadd' operation ('temp_imag[7]', dft.cpp:29).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp_imag[7]', dft.cpp:29) and 'fadd' operation ('temp_imag[7]', dft.cpp:29).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'dft_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.168 seconds; current allocated memory: 106.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 108.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dft_cos_coefficients_tab' to 'dft_cos_coefficiebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_sin_coefficients_tab' to 'dft_sin_coefficiecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'dft_faddfsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fadd_32ns_32ns_32_5_full_dsp_1' to 'dft_fadd_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dft_fmul_32ns_32ns_32_4_max_dsp_1' to 'dft_fmul_32ns_32nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dft_fadd_32ns_32neOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_faddfsub_32nsdEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_fmul_32ns_32nfYi': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dft_mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 110.446 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 109.08 MHz
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficiebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficiecud_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 955.105 ; gain = 862.172
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-112] Total elapsed time: 15.253 seconds; peak allocated memory: 110.446 MB.
