[{"DBLP title": "Modeling Challenge Covariances and Design Dependency for Efficient Attacks on Strong PUFs.", "DBLP authors": ["Hongfei Wang", "Wei Liu", "Hai Jin", "Yu Chen", "Wenjie Cai"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00007", "OA papers": [{"PaperId": "https://openalex.org/W4313048864", "PaperTitle": "Modeling Challenge Covariances and Design Dependency for Efficient Attacks on Strong PUFs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hubei Engineering University": 0.6666666666666666, "Services Computing Technology and System Lab, National Engineering Research Center for Big Data Technology and System": 1.3333333333333333, "Huazhong University of Science and Technology": 1.8333333333333333, "Cluster and Grid Computing Lab, School of Computer Science and Technology": 0.6666666666666666, "College of Public Administration": 0.5}, "Authors": ["Hongfei Wang", "Wei Liu", "Hailong Jin", "Yu Chen", "Wenjie Cai"]}]}, {"DBLP title": "Wafer Map Defect Classification Based on the Fusion of Pattern and Pixel Information.", "DBLP authors": ["Yiwen Liao", "Rapha\u00ebl Latty", "Paul R. Genssler", "Hussam Amrouch", "Bin Yang"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00006", "OA papers": [{"PaperId": "https://openalex.org/W4312335100", "PaperTitle": "Wafer Map Defect Classification Based on the Fusion of Pattern and Pixel Information", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Stuttgart": 4.0, "Applied Research and Venture Team, Advantest Europe GmbH,Germany": 1.0}, "Authors": ["Yiwen Liao", "Rapha\u00ebl Latty", "Paul R. Genssler", "Hussam Amrouch", "Bin Yang"]}]}, {"DBLP title": "DIST: Deterministic In-System Test with X-masking.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer", "Bartosz Wlodarczak"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00008", "OA papers": [{"PaperId": "https://openalex.org/W4312625540", "PaperTitle": "DIST: Deterministic In-System Test with X-masking", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Siemens (United States)": 2.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer", "Bartosz Wlodarczak"]}]}, {"DBLP title": "Reliability Study of 14 nm Scan Chains and Its Application to Hardware Security.", "DBLP authors": ["Franco Stellari", "Peilin Song"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00009", "OA papers": [{"PaperId": "https://openalex.org/W4312416836", "PaperTitle": "Reliability Study of 14 nm Scan Chains and Its Application to Hardware Security", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM T.J. Watson Research Center,Yorktown Heights,NY,USA,10598": 2.0}, "Authors": ["Franco Stellari", "Peilin Song"]}]}, {"DBLP title": "Neural Fault Analysis for SAT-based ATPG.", "DBLP authors": ["Junhua Huang", "Hui-Ling Zhen", "Naixing Wang", "Hui Mao", "Mingxuan Yuan", "Yu Huang"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00010", "OA papers": [{"PaperId": "https://openalex.org/W4312956866", "PaperTitle": "Neural Fault Analysis for SAT-based ATPG", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Huawei Technologies (Sweden)": 4.0, "Silicon Technologies (United States)": 2.0}, "Authors": ["Junhua Huang", "Hui-Ling Zhen", "Naixing Wang", "Hui Mao", "Mingxuan Yuan", "Yu Huang"]}]}, {"DBLP title": "TAMED: Transitional Approaches for LFI Resilient State Machine Encoding.", "DBLP authors": ["Muhtadi Choudhury", "Minyan Gao", "Shahin Tajik", "Domenic Forte"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00011", "OA papers": [{"PaperId": "https://openalex.org/W4312967511", "PaperTitle": "TAMED: Transitional Approaches for LFI Resilient State Machine Encoding", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 3.0, "Worcester Polytechnic Institute": 1.0}, "Authors": ["Muhtadi Choudhury", "Minyan Gao", "Shahin Tajik", "Domenic Forte"]}]}, {"DBLP title": "Configurable BISR Chain For Fast Repair Data Loading.", "DBLP authors": ["Wei Zou", "Benoit Nadeau-Dostie"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00012", "OA papers": [{"PaperId": "https://openalex.org/W4313176808", "PaperTitle": "Configurable BISR Chain For Fast Repair Data Loading", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Siemens Digital Industries Software,Wilsonville,Oregon,United States": 1.0, "Siemens (Canada)": 1.0}, "Authors": ["Wei Zou", "Benoit Nadeau-Dostie"]}]}, {"DBLP title": "A Practical Online Error Detection Method for Functional Safety Using Three-Site Implications.", "DBLP authors": ["Kazuya Loki", "Yasuyuki Kai", "Kohei Miyase", "Seiji Kajihara"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00013", "OA papers": [{"PaperId": "https://openalex.org/W4313024461", "PaperTitle": "A Practical Online Error Detection Method for Functional Safety Using Three-Site Implications", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ROHM": 1.0, "Kyushu Institute of Technology": 3.0}, "Authors": ["Kazuya Loki", "Yasuyuki Kai", "Kohei Miyase", "Seiji Kajihara"]}]}, {"DBLP title": "Transient Fault Pruning for Effective Candidate Reduction in Functional Debugging.", "DBLP authors": ["Dun-An Yang", "Jing-Jia Liou", "Harry H. Chen"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00014", "OA papers": [{"PaperId": "https://openalex.org/W4312800614", "PaperTitle": "Transient Fault Pruning for Effective Candidate Reduction in Functional Debugging", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Dun-An Yang", "Jing-Jia Liou", "Harry H. Chen"]}]}, {"DBLP title": "Scan-Based Test Chip Design with XOR-based C-testable Functional Blocks.", "DBLP authors": ["Yan-Fu Chen", "Duo-Yao Kang", "Kuen-Jong Lee"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00015", "OA papers": [{"PaperId": "https://openalex.org/W4312666282", "PaperTitle": "Scan-Based Test Chip Design with XOR-based C-testable Functional Blocks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Yan-Fu Chen", "Duo-Yao Kang", "Kuen-Jong Lee"]}]}, {"DBLP title": "Fault Modeling and Testing of Memristor-Based Spiking Neural Networks.", "DBLP authors": ["Kuan-Wei Hou", "Hsueh-Hung Cheng", "Chi Tung", "Cheng-Wen Wu", "Juin-Ming Lu"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00016", "OA papers": [{"PaperId": "https://openalex.org/W4312328715", "PaperTitle": "Fault Modeling and Testing of Memristor-Based Spiking Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 4.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Kuan-Wei Hou", "Hsueh-Hung Cheng", "C.-K. Tung Tung", "Cheng-Wen Wu", "Juin-Ming Lu"]}]}, {"DBLP title": "RCANet: Root Cause Analysis via Latent Variable Interaction Modeling for Yield Improvement.", "DBLP authors": ["Xiaopeng Zhang", "Shoubo Hu", "Zhitang Chen", "Shengyu Zhu", "Evangeline F. Y. Young", "Pengyun Li", "Cheng Chen", "Yu Huang", "Jianye Hao"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00017", "OA papers": [{"PaperId": "https://openalex.org/W4312349846", "PaperTitle": "RCANet: Root Cause Analysis via Latent Variable Interaction Modeling for Yield Improvement", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 2.0, "Huawei Technologies (Sweden)": 4.0, "Silicon Technologies (United States)": 3.0}, "Authors": ["Xiaopeng Zhang", "Shoubo Hu", "Zhitang Chen", "Shengyu Zhu", "Evangeline F. Y. Young", "Pengyun Li", "Cheng Chen", "Yu Huang", "Jianye Hao"]}]}, {"DBLP title": "Compression-Aware ATPG.", "DBLP authors": ["Xing Wang", "Zezhong Wang", "Naixing Wang", "Weiwei Zhang", "Yu Huang"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00018", "OA papers": [{"PaperId": "https://openalex.org/W4312954589", "PaperTitle": "Compression-Aware ATPG", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"HiSilicon Technologies Co., Ltd.,China": 5.0}, "Authors": ["Xing Wang", "Zezhong Wang", "Naixing Wang", "Weiwei Zhang", "Yu Huang"]}]}, {"DBLP title": "Fault Diagnosis for Resistive Random-Access Memory and Monolithic Inter-tier Vias in Monolithic 3D Integration.", "DBLP authors": ["Shao-Chun Hung", "Arjun Chaudhuri", "Sanmitra Banerjee", "Krishnendu Chakrabarty"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00019", "OA papers": [{"PaperId": "https://openalex.org/W4312566924", "PaperTitle": "Fault Diagnosis for Resistive Random-Access Memory and Monolithic Inter-tier Vias in Monolithic 3D Integration", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 4.0}, "Authors": ["Shao-Chun Hung", "Arjun Chaudhuri", "Sanmitra Banerjee", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Existence of Single-Event Double-Node Upsets (SEDU) in Radiation-Hardened Latches for Sub-65nm CMOS Technologies.", "DBLP authors": ["Sam M.-H. Hsiao", "Lowry P.-T. Wang", "Aaron C.-W. Liang", "Charles H.-P. Wen"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00020", "OA papers": [{"PaperId": "https://openalex.org/W4312695062", "PaperTitle": "Existence of Single-Event Double-Node Upsets (SEDU) in Radiation-Hardened Latches for Sub-65nm CMOS Technologies", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Sam M.-H. Hsiao", "Lowry P.-T. Wang", "Aaron C.-W. Liang", "Charles H.-P. Wen"]}]}, {"DBLP title": "Just-Enough Stress Test for Infant-Mortality Screening Using Speed Binning.", "DBLP authors": ["Chen-Lin Tsai", "Shi-Yu Huang"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00021", "OA papers": [{"PaperId": "https://openalex.org/W4312772066", "PaperTitle": "Just-Enough Stress Test for Infant-Mortality Screening Using Speed Binning", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Chen-Lin Tsai", "Shi-Yu Huang"]}]}, {"DBLP title": "Automatic Structural Test Generation for Analog Circuits using Neural Twins.", "DBLP authors": ["Jonti Talukdar", "Arjun Chaudhuri", "Mayukh Bhattacharya", "Krishnendu Chakrabarty"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00022", "OA papers": [{"PaperId": "https://openalex.org/W4312757087", "PaperTitle": "Automatic Structural Test Generation for Analog Circuits using Neural Twins", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 3.0, "Synopsys (United States)": 1.0}, "Authors": ["Jonti Talukdar", "Arjun Chaudhuri", "Mayukh Bhattacharya", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "ADWIL: A Zero-Overhead Analog Device Watermarking Using Inherent IP Features.", "DBLP authors": ["Upoma Das", "Md Rafid Muttaki", "Mark M. Tehranipoor", "Farimah Farahmandi"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00023", "OA papers": [{"PaperId": "https://openalex.org/W4313045517", "PaperTitle": "ADWIL: A Zero-Overhead Analog Device Watermarking Using Inherent IP Features", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Upoma Das", "Rafid Muttaki", "Mohammad Tehranipoor", "Farimah Farahmandi"]}]}, {"DBLP title": "RTL-FSMx: Fast and Accurate Finite State Machine Extraction at the RTL for Security Applications.", "DBLP authors": ["Rasheed Kibria", "M. Sazadur Rahman", "Farimah Farahmandi", "Mark M. Tehranipoor"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00024", "OA papers": [{"PaperId": "https://openalex.org/W4312795547", "PaperTitle": "RTL-FSMx: Fast and Accurate Finite State Machine Extraction at the RTL for Security Applications", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Rasheed Kibria", "M. Sazadur Rahman", "Farimah Farahmandi", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Diagnosing Double Faulty Chains through Failing Bit Separation.", "DBLP authors": ["Cheng-Sian Kuo", "Bing-Han Hsieh", "James Chien-Mo Li", "Chris Nigh", "Gaurav Bhargava", "Mason Chern"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00025", "OA papers": [{"PaperId": "https://openalex.org/W4313135564", "PaperTitle": "Diagnosing Double Faulty Chains through Failing Bit Separation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 3.0, "Qualcomm (United States)": 2.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Cheng-Sian Kuo", "Bing-Han Hsieh", "James Chien-Mo Li", "Chris Nigh", "Gaurav Bhargava", "Mason Chern"]}]}, {"DBLP title": "Efficient and Robust Resistive Open Defect Detection Based on Unsupervised Deep Learning.", "DBLP authors": ["Yiwen Liao", "Zahra Paria Najafi-Haghi", "Hans-Joachim Wunderlich", "Bin Yang"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00026", "OA papers": [{"PaperId": "https://openalex.org/W4312712232", "PaperTitle": "Efficient and Robust Resistive Open Defect Detection Based on Unsupervised Deep Learning", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Stuttgart": 4.0}, "Authors": ["Yiwen Liao", "Zahra Paria Najafi-Haghi", "Hans-Joachim Wunderlich", "Bin Yang"]}]}, {"DBLP title": "DeepTPI: Test Point Insertion with Deep Reinforcement Learning.", "DBLP authors": ["Zhengyuan Shi", "Min Li", "Sadaf Khan", "Liuzheng Wang", "Naixing Wang", "Yu Huang", "Qiang Xu"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00027", "OA papers": [{"PaperId": "https://openalex.org/W4312725592", "PaperTitle": "DeepTPI: Test Point Insertion with Deep Reinforcement Learning", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 4.0, "HiSilicon Technologies Co., Ltd.,China": 3.0}, "Authors": ["Zhengyuan Shi", "Shelley D. Minteer", "Sadaf Khan", "Liuzheng Wang", "Naixing Wang", "Yu Huang", "Qiang Xu"]}]}, {"DBLP title": "PPA Optimization of Test Points in Automotive Designs.", "DBLP authors": ["Brian Foutz", "Sarthak Singhal", "Prateek Kumar Rai", "Krishna Chakravadhanula", "Vivek Chickermane", "Bharath Nandakumar", "Sameer Chillarige", "Christos Papameletis", "Satish Ravichandran"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00028", "OA papers": [{"PaperId": "https://openalex.org/W4312252572", "PaperTitle": "PPA Optimization of Test Points in Automotive Designs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cadence Design Systems (United States)": 9.0}, "Authors": ["Brian Foutz", "Sarthak Singhal", "Prateek Kumar Rai", "Krishna Chakravadhanula", "Vivek Chickermane", "Bharath Nandakumar", "Sameer Chillarige", "Christos Papameletis", "Satish Ravichandran"]}]}, {"DBLP title": "ML-Assisted VminBinning with Multiple Guard Bands for Low Power Consumption.", "DBLP authors": ["Wei-Chen Lin", "Chun Chen", "Chao-Ho Hsieh", "James Chien-Mo Li", "Eric Jia-Wei Fang", "Sung S.-Y. Hsueh"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00029", "OA papers": [{"PaperId": "https://openalex.org/W4312988666", "PaperTitle": "ML-Assisted V<sub>min</sub>Binning with Multiple Guard Bands for Low Power Consumption", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 4.0, "MediaTek (Taiwan)": 2.0}, "Authors": ["Wei-Chen Lin", "Chun Chen", "Chao-Ho Hsieh", "James Chien-Mo Li", "Eric Fang", "Sung S.-Y. Hsueh"]}]}, {"DBLP title": "Reusing IEEE 1687-Compatible Instruments and Sub-Networks over a System Bus.", "DBLP authors": ["Farrokh Ghani Zadegan", "Zilin Zhang", "Kim Peters\u00e9n", "Erik Larsson"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00030", "OA papers": [{"PaperId": "https://openalex.org/W4312259713", "PaperTitle": "Reusing IEEE 1687-Compatible Instruments and Sub-Networks over a System Bus", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ericsson (Sweden)": 3.0, "Lund University": 1.0}, "Authors": ["Farrokh Ghani Zadegan", "Zilin Zhang", "Kim Petersen", "Erik Larsson"]}]}, {"DBLP title": "Unsupervised Learning-based Early Anomaly Detection in AMS Circuits of Automotive SoCs.", "DBLP authors": ["Ayush Arunachalam", "Athulya Kizhakkayil", "Shamik Kundu", "Arnab Raha", "Suvadeep Banerjee", "Robert Jin", "Fei Su", "Kanad Basu"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00031", "OA papers": [{"PaperId": "https://openalex.org/W4312293526", "PaperTitle": "Unsupervised Learning-based Early Anomaly Detection in AMS Circuits of Automotive SoCs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Texas at Dallas": 4.0, "Intel (United Kingdom)": 3.0, "NXP (Germany)": 1.0}, "Authors": ["Ayush Arunachalam", "Athulya Kizhakkayil", "Shamik Kundu", "Arnab Raha", "Suvadeep Banerjee", "Robert Jin", "Fei Su", "Kanad Basu"]}]}, {"DBLP title": "Compact Functional Test Generation for Memristive Deep Learning Implementations using Approximate Gradient Ranking.", "DBLP authors": ["Soyed Tuhin Ahmed", "Mehdi B. Tahoori"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00032", "OA papers": [{"PaperId": "https://openalex.org/W4312454012", "PaperTitle": "Compact Functional Test Generation for Memristive Deep Learning Implementations using Approximate Gradient Ranking", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Soyed Mohiuddin Ahmed", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Multi-die Parallel Test Fabric for Scalability and Pattern Reusability.", "DBLP authors": ["Arani Sinha", "Yonsang Cho", "Jon Easter", "Meizel V. Leiva Rojas"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00033", "OA papers": [{"PaperId": "https://openalex.org/W4312828798", "PaperTitle": "Multi-die Parallel Test Fabric for Scalability and Pattern Reusability", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United Kingdom)": 4.0}, "Authors": ["Arani Sinha", "Yonsang Cho", "Jon Easter", "Meizel V. Leiva Rojas"]}]}, {"DBLP title": "A Path Selection Flow for Functional Path Ring Oscillators using Physical Design Data.", "DBLP authors": ["Tobias Kilian", "Markus Hanel", "Daniel Tille", "Martin Huch", "Ulf Schlichtmann"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00034", "OA papers": [{"PaperId": "https://openalex.org/W4312686584", "PaperTitle": "A Path Selection Flow for Functional Path Ring Oscillators using Physical Design Data", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 3.0, "Technical University of Munich": 2.0}, "Authors": ["Tobias Kilian", "Markus Hanel", "Daniel Tille", "Martin Huch", "Ulf Schlichtmann"]}]}, {"DBLP title": "ML-Assisted Bug Emulation Experiments for Post-Silicon Multi-Debug of AMS Circuits.", "DBLP authors": ["Jun-Yang Lei", "Abhijit Chatterjee"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00035", "OA papers": [{"PaperId": "https://openalex.org/W4312413594", "PaperTitle": "ML-Assisted Bug Emulation Experiments for Post-Silicon Multi-Debug of AMS Circuits", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Jun-Yang Lei", "Abhijit Chatterjee"]}]}, {"DBLP title": "A Multi-level Approach to Evaluate the Impact of GPU Permanent Faults on CNN's Reliability.", "DBLP authors": ["Josie E. Rodriguez Condia", "Juan-David Guerrero-Balaguera", "Fernando F. Dos Santos", "Matteo Sonza Reorda", "Paolo Rech"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00036", "OA papers": [{"PaperId": "https://openalex.org/W4312356560", "PaperTitle": "A Multi-level Approach to Evaluate the Impact of GPU Permanent Faults on CNN's Reliability", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 3.0, "University of Rennes": 0.5, "French Institute for Research in Computer Science and Automation": 0.5, "University of Trento": 1.0}, "Authors": ["Josie E. Rodriguez Condia", "Juan-David Guerrero-Balaguera", "Fernando dos Santos", "Matteo Sonza Reorda", "Paolo Rech"]}]}, {"DBLP title": "Language Driven Analytics for Failure Pattern Feedforward and Feedback.", "DBLP authors": ["Min Jian Yang", "Yueling Zeng", "Li-C. Wang"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00037", "OA papers": [{"PaperId": "https://openalex.org/W4313121460", "PaperTitle": "Language Driven Analytics for Failure Pattern Feedforward and Feedback", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Min Jian Yang", "Yueling Jenny Zeng", "Li-C. Wang"]}]}, {"DBLP title": "DEFCON: Defect Acceleration through Content Optimization.", "DBLP authors": ["Suriyaprakash Natarajan", "Abhijit Sathaye", "Chaitali Oak", "Nipun Chaplot", "Suvadeep Banerjee"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00038", "OA papers": [{"PaperId": "https://openalex.org/W4312253616", "PaperTitle": "DEFCON: Defect Acceleration through Content Optimization", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Suriyaprakash Natarajan", "Abhijit Sathaye", "Chaitali Oak", "Nipun Chaplot", "Suvadeep Banerjee"]}]}, {"DBLP title": "Test Generation for an Iterative Design Flow with RTL Changes.", "DBLP authors": ["Jerin Joe", "Nilanjan Mukherjee", "Irith Pomeranz", "Janusz Rajski"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00039", "OA papers": [{"PaperId": "https://openalex.org/W4312545597", "PaperTitle": "Test Generation for an Iterative Design Flow with RTL Changes", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 2.0, "Siemens Digital Industries Software,Wilsonville,Oregon,USA": 2.0}, "Authors": ["Jerin Joe", "Nilanjan Mukherjee", "Irith Pomeranz", "Janusz Rajski"]}]}, {"DBLP title": "PEPR: Pseudo-Exhaustive Physically-Aware Region Testing.", "DBLP authors": ["Wei Li", "Chris Nigh", "Danielle Duvalsaint", "Subhasish Mitra", "Ronald D. Blanton"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00083", "OA papers": [{"PaperId": "https://openalex.org/W4313160059", "PaperTitle": "PEPR: Pseudo-Exhaustive Physically-Aware Region Testing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 4.0, "Stanford University": 1.0}, "Authors": ["Wei Li", "Chris Nigh", "Danielle Duvalsaint", "Subhasish Mitra", "Ronald E. Blanton"]}]}, {"DBLP title": "Error Model (EM) - A New Way of Doing Fault Simulation.", "DBLP authors": ["Nirmal R. Saxena", "Atieh Lotfi"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00040", "OA papers": [{"PaperId": "https://openalex.org/W4312335373", "PaperTitle": "Error Model (EM)\u2015A New Way of Doing Fault Simulation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nvidia (United States)": 2.0}, "Authors": ["Nirmal Saxena", "Atieh Lotfi"]}]}, {"DBLP title": "Comprehensive Power-Aware ATPG Methodology for Complex Low-Power Designs.", "DBLP authors": ["Khader S. Abdel-Hafez", "Michael Dsouza", "Likith Kumar Manchukonda", "Elddie Tsai", "Karthikeyan Natarajan", "Ting-Pu Tai", "Wenhao Hsueh", "Smith Lai"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00041", "OA papers": [{"PaperId": "https://openalex.org/W4312400951", "PaperTitle": "Comprehensive Power-Aware ATPG Methodology for Complex Low-Power Designs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (United States)": 4.0, "Synopsys,Hsinchu,Taiwan": 2.0, "MediaTek (Taiwan)": 2.0}, "Authors": ["Khader Abdel-Hafez", "Michael Dsouza", "Likith Kumar Manchukonda", "Elddie Tsai", "Karthikeyan Natarajan", "Ting-Pu Tai", "Wenhao Hsueh", "Smith Lai"]}]}, {"DBLP title": "Scaling physically aware logic diagnosis to complex high volume 7nm server processors.", "DBLP authors": ["Bharath Nandakumar", "Madhur Maheshwari", "Sameer Chillarige", "Robert Redburn", "Jeff Zimmerman", "Nicholai L'Esperance", "Edward Dziarcak"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00042", "OA papers": [{"PaperId": "https://openalex.org/W4313038335", "PaperTitle": "Scaling physically aware logic diagnosis to complex high volume 7nm server processors", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cadence Design Systems (India)": 3.0, "IBM,Essex,US": 4.0}, "Authors": ["Bharath Nandakumar", "Madhur Maheshwari", "Sameer Chillarige", "Robert C. Redburn", "Jeff Zimmerman", "Nicholai L' Esperance", "Edward Dziarcak"]}]}, {"DBLP title": "Using Custom Fault Models to Improve Understanding of Silicon Failures.", "DBLP authors": ["Subhadip Kundu", "Gaurav Bhargava", "Lesly Endrinal", "Lavakumar Ranganathan"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00043", "OA papers": [{"PaperId": "https://openalex.org/W4312261428", "PaperTitle": "Using Custom Fault Models to Improve Understanding of Silicon Failures", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"QCT Mobile SIM Bangalore, Qualcomm India Pvt. Ltd.": 1.0, "Qualcomm (United Kingdom)": 3.0}, "Authors": ["Subhadip Kundu", "Gaurav Bhargava", "Lesly Endrinal", "Lavakumar Ranganathan"]}]}, {"DBLP title": "An innovative Strategy to Quickly Grade Functional Test Programs.", "DBLP authors": ["Francesco Angione", "Paolo Bernardi", "A. Calabrese", "L. Cardone", "A. Niccoletti", "Davide Piumatti", "Stefano Quer", "Davide Appello", "Vincenzo Tancorre", "Roberto Ugioli"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00044", "OA papers": [{"PaperId": "https://openalex.org/W4312794515", "PaperTitle": "An innovative Strategy to Quickly Grade Functional Test Programs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 7.0, "STMicroelectronics (Italy)": 3.0}, "Authors": ["Paolo Bernardi", "Paolo Bernardi", "A. Calabrese", "L. Cardone", "A. Niccoletti", "D. Piumatti", "S. Quer", "D. Appello", "V. Tancorre", "Roberto Ugioli"]}]}, {"DBLP title": "Probeless DfT Scheme for Testing 20k I/Os of an Automotive Micro-LED Headlamp Driver IC.", "DBLP authors": ["Hans Martin von Staudt", "Luai Tarek Elnawawy", "Sarah Wang", "Larry Ping", "Jung Woo Choi"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00045", "OA papers": [{"PaperId": "https://openalex.org/W4312661088", "PaperTitle": "Probeless DfT Scheme for Testing 20k I/Os of an Automotive Micro-LED Headlamp Driver IC", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dialog Semiconductor (Germany)": 2.0, "Dialog Semiconductor-A Renesas Company,Campbell,CA,USA": 3.0}, "Authors": ["Hans Martin von Staudt", "Luai Tarek Elnawawy", "Sarah Wang", "Larry Ping", "Jung Woo Choi"]}]}, {"DBLP title": "Understanding Vmin Failures for Improved Testing of Timing Marginalities.", "DBLP authors": ["Adit D. Singh"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00046", "OA papers": [{"PaperId": "https://openalex.org/W4312536027", "PaperTitle": "Understanding Vmin Failures for Improved Testing of Timing Marginalities", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Auburn University": 1.0}, "Authors": ["Adit D. Singh"]}]}, {"DBLP title": "IEEE P1687.1: Extending the Network Boundaries for Test.", "DBLP authors": ["Michael Laisne", "Alfred L. Crouch", "Michele Portolan", "Martin Keim", "Hans Martin von Staudt", "Bradford G. Van Treuren", "Jeff Rearick", "Songlin Zuo"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00084", "OA papers": [{"PaperId": "https://openalex.org/W4312427921", "PaperTitle": "IEEE P1687.1: Extending the Network Boundaries for Test", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dialog Semiconductor (United Kingdom)": 1.0, "Amida Technology Solutions, Inc.,Austin,TX": 1.0, "Grenoble Institute of Technology": 1.0, "Digital Science (United States)": 0.5, "Siemens (United States)": 0.5, "Dialog Semiconductor (Germany)": 1.0, "VT Enterprises Consulting Services,Lambertville,NJ": 1.0, "Advanced Micro Devices (United States)": 1.0, "Meta (United States)": 1.0}, "Authors": ["Michael Laisne", "Alfred Crouch", "Michele Portolan", "Martin Keim", "Hans-Martin von Staudt", "B.G. Van Treuren", "Jeff Rearick", "Songlin Zuo"]}]}, {"DBLP title": "Fine-Grained Built-In Self-Repair Techniques for NAND Flash Memories.", "DBLP authors": ["Shyue-Kung Lu", "Shi-Chun Tseng", "Kohei Miyase"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00047", "OA papers": [{"PaperId": "https://openalex.org/W4312771112", "PaperTitle": "Fine-Grained Built-In Self-Repair Techniques for NAND Flash Memories", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University of Science and Technology": 1.5, "Kyushu Institute of Technology": 1.5}, "Authors": ["Shyue-Kung Lu", "Shi-Chun Tseng", "Kohei Miyase"]}]}, {"DBLP title": "Accelerating RRAM Testing with a Low-cost Computation-in-Memory based DFT.", "DBLP authors": ["Abhairaj Singh", "Moritz Fieback", "Rajendra Bishnoi", "Filip Bradaric", "Anteneh Gebregiorgis", "Rajiv V. Joshi", "Said Hamdioui"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00085", "OA papers": [{"PaperId": "https://openalex.org/W4312534851", "PaperTitle": "Accelerating RRAM Testing with a Low-cost Computation-in-Memory based DFT", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Delft University of Technology": 6.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Abhairaj Singh", "Moritz Fieback", "Rajendra Bishnoi", "Filip Bradaric", "Anteneh Gebregiorgis", "Rajiv V. Joshi", "Said Hamdioui"]}]}, {"DBLP title": "New R&R Methodology in Semiconductor Manufacturing Electrical Testing.", "DBLP authors": ["Lorella Bordogna", "Fabio Brembilla", "Alberto Pagani", "Marco Spinetta"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00048", "OA papers": [{"PaperId": "https://openalex.org/W4312396666", "PaperTitle": "New R&amp;R Methodology in Semiconductor Manufacturing Electrical Testing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (Italy)": 4.0}, "Authors": ["Lorella Bordogna", "Fabio Brembilla", "Alberto Pagani", "Marco Spinetta"]}]}, {"DBLP title": "Industry Evaluation of Reversible Scan Chain Diagnosis.", "DBLP authors": ["Soumya Mittal", "Szczepan Urban", "Kun Young Chung", "Jakub Janicki", "Wu-Tung Cheng", "Martin Parley", "Manish Sharma", "Shaun Nicholson"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00049", "OA papers": [{"PaperId": "https://openalex.org/W4312624305", "PaperTitle": "Industry Evaluation of Reversible Scan Chain Diagnosis", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Qualcomm Technologies, Inc.,San Diego,CA,USA,92121": 4.0, "Siemens EDA,Pozna&#x0144;,Poland": 2.0, "Siemens EDA,Wilsonville,OR,USA,97070": 2.0}, "Authors": ["Soumya Mittal", "Szczepan Urban", "Kun Young Chung", "Jakub Janicki", "Wu-Tung Cheng", "Martin Parley", "Manish Sharma", "Shaun Nicholson"]}]}, {"DBLP title": "Defect-Directed Stress Testing Based on Inline Inspection Results.", "DBLP authors": ["Chen He", "Paul Grosch", "Onder Anilturk", "Joyce Witowski", "Carl Ford", "Rahul Kalyan", "John C. Robinson", "David W. Price", "Jay Rathert", "Barry Saville", "Dave Lee"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00050", "OA papers": [{"PaperId": "https://openalex.org/W4312671979", "PaperTitle": "Defect-Directed Stress Testing Based on Inline Inspection Results", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NXP Semiconductor,Austin,Texas,USA": 6.0, "KLA Corporation,Milpitas,California,USA": 5.0}, "Authors": ["Chen He", "Paul Grosch", "Onder Anilturk", "Joyce Witowski", "Carl Ford", "Rahul Kalyan", "John C. Robinson", "David W. Price", "Jay Rathert", "Barry Saville", "Dave Lee"]}]}, {"DBLP title": "Application of Sampling in Industrial Analog Defect Simulation.", "DBLP authors": ["Mayukh Bhattacharya", "Beatrice Solignac", "Michael D\u00fcrr"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00051", "OA papers": [{"PaperId": "https://openalex.org/W4312470641", "PaperTitle": "Application of Sampling in Industrial Analog Defect Simulation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (United States)": 2.0, "Custom Design and Manufacturing Group Synopsys, Inc.,Montbonnot,France": 1.0}, "Authors": ["Mayukh Bhattacharya", "Beatrice Solignac", "Michael Durr"]}]}, {"DBLP title": "Low Capture Power At-Speed Test with Local Hot Spot Analysis to Reduce Over-Test.", "DBLP authors": ["Ankush Srivastava", "Jais Abraham"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00052", "OA papers": [{"PaperId": "https://openalex.org/W4312726176", "PaperTitle": "Low Capture Power At-Speed Test with Local Hot Spot Analysis to Reduce Over-Test", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Qualcomm India Pvt Ltd,Bangalore,India": 2.0}, "Authors": ["Ankush Srivastava", "Jais Abraham"]}]}, {"DBLP title": "Challenges for High Volume Testing of Embedded IO Interfaces in Disaggregated Microprocessor Products.", "DBLP authors": ["Esteban Garita-Rodr\u00edguez", "Renato Rimolo-Donadio", "Rafael Zamora-Salazar"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00053", "OA papers": [{"PaperId": "https://openalex.org/W4312780915", "PaperTitle": "Challenges for High Volume Testing of Embedded IO Interfaces in Disaggregated Microprocessor Products", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"MDCX Analog IO Test. Intel Corporation,Belen,Costa Rica": 3.0}, "Authors": ["Esteban Garita-Rodriguez", "Renato Rimolo-Donadio", "Rafael Zamora-Salazar"]}]}, {"DBLP title": "Achieving Automotive Safety Requirements through Functional In-Field Self-Test for Deep Learning Accelerators.", "DBLP authors": ["Takumi Uezono", "Yi He", "Yanjing Li"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00054", "OA papers": [{"PaperId": "https://openalex.org/W4312787592", "PaperTitle": "Achieving Automotive Safety Requirements through Functional In-Field Self-Test for Deep Learning Accelerators", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hitachi (Japan)": 1.0, "University of Chicago": 2.0}, "Authors": ["Takumi Uezono", "Yi He", "Yanjing Li"]}]}, {"DBLP title": "Transforming an $n$-Detection Test Set into a Test Set for a Variety of Fault Models.", "DBLP authors": ["Irith Pomeranz"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00055", "OA papers": [{"PaperId": "https://openalex.org/W4313187415", "PaperTitle": "Transforming an $n$-Detection Test Set into a Test Set for a Variety of Fault Models", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Hardware Root of Trust for SSN-basedDFT Ecosystems.", "DBLP authors": ["Janusz Rajski", "Maciej Trawka", "Jerzy Tyszer", "Bartosz Wlodarczak"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00056", "OA papers": [{"PaperId": "https://openalex.org/W4312718210", "PaperTitle": "Hardware Root of Trust for SSN-basedDFT Ecosystems", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Siemens (United States)": 2.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Janusz Rajski", "Maciej Trawka", "Jerzy Tyszer", "Bartosz Wlodarczak"]}]}, {"DBLP title": "A Comprehensive Learning-Based Flow for Cell-Aware Model Generation.", "DBLP authors": ["P. D'Hondt", "Aymen Ladhar", "Patrick Girard", "Arnaud Virazel"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00057", "OA papers": [{"PaperId": "https://openalex.org/W4312333565", "PaperTitle": "A Comprehensive Learning-Based Flow for Cell-Aware Model Generation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (France)": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "University of Montpellier": 1.0}, "Authors": ["P. d'Hondt", "A. Ladhar", "P. Girard", "A. Virazel"]}]}, {"DBLP title": "DFT-Enhanced Test Scheme for Spin-Transfer-Torque (STT) MRAMs.", "DBLP authors": ["Ze-Wei Pan", "Jin-Fu Li"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00058", "OA papers": [{"PaperId": "https://openalex.org/W4312347845", "PaperTitle": "DFT-Enhanced Test Scheme for Spin-Transfer-Torque (STT) MRAMs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 2.0}, "Authors": ["Ze-Wei Pan", "Jin-Fu Li"]}]}, {"DBLP title": "GreyConE: Greybox Fuzzing + Concolic Execution Guided Test Generation for High Level Designs.", "DBLP authors": ["Mukta Debnath", "Animesh Basak Chowdhury", "Debasri Saha", "Susmita Sur-Kolay"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00059", "OA papers": [{"PaperId": "https://openalex.org/W4312355434", "PaperTitle": "GreyConE: Greybox Fuzzing + Concolic Execution Guided Test Generation for High Level Designs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Statistical Institute": 2.0, "New York University": 1.0, "University of Calcutta": 1.0}, "Authors": ["Mukta Rani Debnath", "Animesh Basak Chowdhury", "Debasri Saha", "Susmita Sur-Kolay"]}]}, {"DBLP title": "Efficient Low Cost Alternative Testing of Analog Crossbar Arrays for Deep Neural Networks.", "DBLP authors": ["Kwondo Ma", "Anurup Saha", "Chandramouli N. Amarnath", "Abhijit Chatterjee"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00060", "OA papers": [{"PaperId": "https://openalex.org/W4312490678", "PaperTitle": "Efficient Low Cost Alternative Testing of Analog Crossbar Arrays for Deep Neural Networks", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Kwondo Ma", "Anurup Saha", "Chandramouli N. Amarnath", "Abhijit Chatterjee"]}]}, {"DBLP title": "RIBoNN: Designing Robust In-Memory Binary Neural Network Accelerators.", "DBLP authors": ["Shamik Kundu", "Akul Malhotra", "Arnab Raha", "Sumeet Kumar Gupta", "Kanad Basu"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00061", "OA papers": [{"PaperId": "https://openalex.org/W4312630057", "PaperTitle": "RIBoNN: Designing Robust In-Memory Binary Neural Network Accelerators", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Texas at Dallas,TX": 2.0, "Purdue University West Lafayette": 1.0, "Intel (United States)": 2.0}, "Authors": ["Shamik Kundu", "Akul Malhotra", "Arnab Raha", "Sumeet K. Gupta", "Kanad Basu"]}]}, {"DBLP title": "Optimal Order Polynomial Transformation for Calibrating Systematic Errors in Multisite Testing.", "DBLP authors": ["Praise O. Farayola", "Isaac Bruce", "Shravan K. Chaganti", "Abalhassan Sheikh", "Srivaths Ravi", "Degang Chen"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00062", "OA papers": [{"PaperId": "https://openalex.org/W4313126309", "PaperTitle": "Optimal Order Polynomial Transformation for Calibrating Systematic Errors in Multisite Testing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Iowa State University": 3.0, "Texas Instruments (United States)": 3.0}, "Authors": ["Praise O. Farayola", "Isaac Bruce", "Shravan K. Chaganti", "Abalhassan Sheikh", "Srivaths Ravi", "Degang Chen"]}]}, {"DBLP title": "Low Cost High Accuracy Stimulus Generator for On-chip Spectral Testing.", "DBLP authors": ["Kushagra Bhatheja", "Shravan K. Chaganti", "Degang Chen", "Xiankun Robert Jin", "Chris C. Dao", "Juxiang Ren", "Abhishek Kumar", "Daniel Correa", "Mark Lehmann", "Thomas Rodriguez", "Eric Kingham", "Joel R. Knight", "Allan Dobbin", "Scott W. Herrin", "Doug Garrity"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00063", "OA papers": [{"PaperId": "https://openalex.org/W4312719148", "PaperTitle": "Low Cost High Accuracy Stimulus Generator for On-chip Spectral Testing", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iowa State University": 3.0, "NXP (Germany)": 12.0}, "Authors": ["Kushagra Bhatheja", "Shravan K. Chaganti", "Degang Chen", "Xiankun Robert Jin", "Chris C. Dao", "Juxiang Ren", "Abhishek Kumar", "Daniel Correa", "Mark Lehmann", "Thomas Rodriguez", "Eric Kingham", "Joel R Knight", "Allan Dobbin", "Scott W Herrin", "Doug Garrity"]}]}, {"DBLP title": "The Impact of On-chip Training to Adversarial Attacks in Memristive Crossbar Arrays.", "DBLP authors": ["Bijay Raj Paudel", "Spyros Tragoudas"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00064", "OA papers": [{"PaperId": "https://openalex.org/W4313066223", "PaperTitle": "The Impact of On-chip Training to Adversarial Attacks in Memristive Crossbar Arrays", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Bijay Raj Paudel", "Spyros Tragoudas"]}]}, {"DBLP title": "Runtime Fault Diagnostics for GPU Tensor Cores.", "DBLP authors": ["Saurabh Hukerikar", "Nirmal R. Saxena"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00065", "OA papers": [{"PaperId": "https://openalex.org/W4312863009", "PaperTitle": "Runtime Fault Diagnostics for GPU Tensor Cores", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nvidia (United States)": 2.0}, "Authors": ["Saurabh Hukerikar", "Nirmal Saxena"]}]}, {"DBLP title": "Fault-coverage Maximizing March Tests for Memory Testing.", "DBLP authors": ["Feng Yun", "Yunkun Lin", "Lou Yunfei", "Lei Gao", "Vaibhav Gera", "Boxuan Li", "Vennela Chowdary Nekkanti", "Aditya Rajendra Pharande", "Kunal Sheth", "Meghana Thommondru", "Guizhong Ye", "Sandeep Gupta"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00066", "OA papers": [{"PaperId": "https://openalex.org/W4312700743", "PaperTitle": "Fault-coverage Maximizing March Tests for Memory Testing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 12.0}, "Authors": ["Feng Yun", "Yunkun Lin", "Lou Yunfei", "Lei Gao", "Vaibhav Gera", "Boxuan Li", "Vennela Chowdary Nekkanti", "Aditya Rajendra Pharande", "Kunal Sheth", "Meghana Thommondru", "Guizhong Ye", "Sandeep Gupta"]}]}, {"DBLP title": "Analyzing the Electromigration Challenges of Computation in Resistive Memories.", "DBLP authors": ["Mahta Mayahinia", "Mehdi B. Tahoori", "Manu Perumkunnil", "Kristof Croes", "Francky Catthoor"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00067", "OA papers": [{"PaperId": "https://openalex.org/W4313032976", "PaperTitle": "Analyzing the Electromigration Challenges of Computation in Resistive Memories", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Imec": 1.0, "KU Leuven": 1.0}, "Authors": ["Mahta Mayahinia", "Mehdi Tahoori", "M. Perumkunnil", "Kristof Croes", "Francky Catthoor"]}]}, {"DBLP title": "Circuit-to-Circuit Attacks in SoCs via Trojan-Infected IEEE 1687 Test Infrastructure.", "DBLP authors": ["Michele Portolan", "Antonios Pavlidis", "Giorgio Di Natale", "Eric Faehn", "Haralampos-G. Stratigopoulos"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00068", "OA papers": [{"PaperId": "https://openalex.org/W4312199825", "PaperTitle": "Circuit-to-Circuit Attacks in SoCs via Trojan-Infected IEEE 1687 Test Infrastructure", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Institute of Technology": 2.0, "STMicroelectronics (France)": 1.0}, "Authors": ["Portolan, Michele", "Antonios N. Pavlidis", "Di Natale, Giorgio", "Eric Faehn", "Stratigopoulos, Haralampos-G."]}]}, {"DBLP title": "Enhanced Data Pattern to Detect Defects in Flash Memory Address Decoder.", "DBLP authors": ["Weng Joe Soh", "Chen He"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00069", "OA papers": [{"PaperId": "https://openalex.org/W4312532932", "PaperTitle": "Enhanced Data Pattern to Detect Defects in Flash Memory Address Decoder", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Automotive Processing NXP Semiconductors,Kuala Lumpur,Malaysia": 1.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Weng Joe Soh", "Chen He"]}]}, {"DBLP title": "Wafer Defect Pattern Classification with Explainable-Decision Tree Technique.", "DBLP authors": ["Ken Chau-Cheung Cheng", "Katherine Shu-Min Li", "Sying-Jyan Wang", "Andrew Yi-Ann Huang", "Chen-Shiun Lee", "Leon Li-Yang Chen", "Peter Yi-Yu Liao", "Nova Cheng-Yen Tsai"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00070", "OA papers": [{"PaperId": "https://openalex.org/W4312268731", "PaperTitle": "Wafer Defect Pattern Classification with Explainable-Decision Tree Technique", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP Semiconductors Taiwan Ltd.,Department of Wafer Test,Kaohsiung,Taiwan": 5.0, "National Sun Yat-sen University": 3.0}, "Authors": ["Ken Cheng", "Katherine Shu-Min Li", "Sying-Jyan Wang", "Andrew T. Huang", "Chen-Shiun Lee", "Leon Li-Yang Chen", "Peter Liao", "Nova Cheng-Yen Tsai"]}]}, {"DBLP title": "Yield-Enhanced Probe Head Cleaning with AI-Driven Image and Signal Integrity Pattern Recognition for Wafer Test.", "DBLP authors": ["Nadun Sinhabahu", "Katherine Shu-Min Li", "Jian-De Li", "J. R. Wang", "Sying-Jyan Wang"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00071", "OA papers": [{"PaperId": "https://openalex.org/W4312795657", "PaperTitle": "Yield-Enhanced Probe Head Cleaning with AI-Driven Image and Signal Integrity Pattern Recognition for Wafer Test", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP Semiconductors Taiwan Ltd.,Department of New Product Integration,Kaohsiung,Taiwan": 2.0, "National Sun Yat-sen University": 1.0, "National Chung Hsing University": 2.0}, "Authors": ["Nadun Sinhabahu", "Katherine Shu-Min Li", "Jian-De Li", "J.R. Wang", "Sying-Jyan Wang"]}]}, {"DBLP title": "Virtual Prototyping: Closing the digital gap between product requirements and post-Si verification.", "DBLP authors": ["Thomas Nirmaier", "Manuel Harrant", "Marc Huppmann", "Wendy You", "Georg Pelz"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00072", "OA papers": [{"PaperId": "https://openalex.org/W4312710482", "PaperTitle": "Virtual Prototyping: Closing the digital gap between product requirements and post-Si verification", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 5.0}, "Authors": ["Thomas Nirmaier", "Manuel Harrant", "Marc Huppmann", "Wendy You", "Georg Pelz"]}]}, {"DBLP title": "4.5 Gsps MIPI D-PHY Receiver Circuit for Automatic Test Equipment.", "DBLP authors": ["Seongkwan Lee", "Cheolmin Park", "Minho Kang", "Jun Yeon Won", "HyungSun Ryu", "Jaemoo Choi", "Byunghyun Yim"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00073", "OA papers": [{"PaperId": "https://openalex.org/W4312374967", "PaperTitle": "4.5 Gsps MIPI D-PHY Receiver Circuit for Automatic Test Equipment", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Samsung (South Korea)": 7.0}, "Authors": ["Seongkwan Mark Lee", "Cheolmin Park", "Minho Kang", "Jun Yeon Won", "Hyung-Sun Ryu", "Jaemoo Choi", "Byung-hyun Yim"]}]}, {"DBLP title": "Improvements in Automated IC Socket Pin Defect Detection.", "DBLP authors": ["Vijayakumar Thangamariappan", "Nidhi Agrawal", "Jason Kim", "Constantinos Xanthopoulos", "Ken Butler", "Ira Leventhal", "Joe Xiao"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00074", "OA papers": [{"PaperId": "https://openalex.org/W4312889910", "PaperTitle": "Improvements in Automated IC Socket Pin Defect Detection", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advantest America Inc.,San Jose,CA,USA": 3.0, "Advantest America Inc.,Austin,TX,USA": 2.0, "Advantest America Inc.,Dallas,TX,USA": 1.0, "Essai Inc., Advantest Group,Fremont,CA,USA": 1.0}, "Authors": ["Vijayakumar Thangamariappan", "Nidhi Agrawal", "Jason Kim", "Constantinos Xanthopoulos", "Ken Butler", "Ira Leventhal", "Joe Xiao"]}]}, {"DBLP title": "Accurate Failure Rate Prediction Based on Gaussian Process Using WAT Data.", "DBLP authors": ["Makoto Eiki", "Tomoki Nakamura", "Masuo Kajiyama", "Michiko Inoue", "Michihiro Shintani"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00075", "OA papers": [{"PaperId": "https://openalex.org/W4312896218", "PaperTitle": "Accurate Failure Rate Prediction Based on Gaussian Process Using WAT Data", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sony Semiconductor Manufacturing Corporation,Nagasaki,Japan,854-0065": 2.5, "Nara Institute of Science and Technology": 1.5, "Kyoto Institute of Technology": 1.0}, "Authors": ["Makoto Eiki", "Tomoki Nakamura", "Masuo Kajiyama", "Michiko Inoue", "Michihiro Shintani"]}]}, {"DBLP title": "Optimization of Tests for Managing Silicon Defects in Data Centers.", "DBLP authors": ["David P. Lerner", "Benson Inkley", "Shubhada H. Sahasrabudhe", "Ethan Hansen", "Luis D. Rojas Munoz", "Arjan van de Ven"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00076", "OA papers": [{"PaperId": "https://openalex.org/W4312425733", "PaperTitle": "Optimization of Tests for Managing Silicon Defects in Data Centers", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 5.0, "Intel Corporation,San Jose,Costa Rica": 1.0}, "Authors": ["David P. Lerner", "Benson Inkley", "Shubhada H. Sahasrabudhe", "Ethan Hansen", "Luis D. Rojas Munoz", "Arjan van de Ven"]}]}, {"DBLP title": "Zero Trust Approach to IC Manufacturing and Testing.", "DBLP authors": ["Brian Buras", "Constantinos Xanthopoulos", "Ken Butler", "Jason Kim"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00077", "OA papers": [{"PaperId": "https://openalex.org/W4312572783", "PaperTitle": "Zero Trust Approach to IC Manufacturing and Testing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Applied Research Advantest America Inc.,Austin,TX": 4.0}, "Authors": ["Brian Buras", "Constantinos Xanthopoulos", "Ken Butler", "Jason Kim"]}]}, {"DBLP title": "Improving structural coverage of functional tests with checkpoint signature computation.", "DBLP authors": ["Benjamin Niewenhuis", "Devanathan Varadarajan"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00078", "OA papers": [{"PaperId": "https://openalex.org/W4312789787", "PaperTitle": "Improving structural coverage of functional tests with checkpoint signature computation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas Instruments (United States)": 2.0}, "Authors": ["Benjamin Niewenhuis", "Devanathan Varadarajan"]}]}, {"DBLP title": "Fault Resilience Techniques for Flash Memory of DNN Accelerators.", "DBLP authors": ["Shyue-Kung Lu", "Yu-Sheng Wu", "Jin-Hua Hong", "Kohei Miyase"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00079", "OA papers": [{"PaperId": "https://openalex.org/W4312952780", "PaperTitle": "Fault Resilience Techniques for Flash Memory of DNN Accelerators", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "National University of Kaohsiung": 1.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Shyue-Kung Lu", "Yu-Sheng Wu", "Jin-Hua Hong", "Kohei Miyase"]}]}, {"DBLP title": "Improving Test Quality of Memory Chips by a Decision Tree-Based Screening Method.", "DBLP authors": ["Ya-Chi Cheng", "Pai-Yu Tan", "Cheng-Wen Wu", "Ming-Der Shieh", "Chien-Hui Chuang", "Gordon Liao"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00080", "OA papers": [{"PaperId": "https://openalex.org/W4313016725", "PaperTitle": "Improving Test Quality of Memory Chips by a Decision Tree-Based Screening Method", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 2.5, "National Tsing Hua University": 1.5, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 2.0}, "Authors": ["Ya-Chi Cheng", "Pai-Yu Tan", "Cheng-Wen Wu", "Ming-Der Shieh", "Chien-Hui Chuang", "Gordon Liao"]}]}, {"DBLP title": "Next Generation Design For Testability, Debug and Reliability Using Formal Techniques.", "DBLP authors": ["Sebastian Huhn", "Rolf Drechsler"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00086", "OA papers": [{"PaperId": "https://openalex.org/W4312963562", "PaperTitle": "Next Generation Design For Testability, Debug and Reliability Using Formal Techniques", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 1.0, "German Research Centre for Artificial Intelligence": 1.0}, "Authors": ["Sebastian Huhn", "Rolf Drechsler"]}]}, {"DBLP title": "Testing of Analog Circuits using Statistical and Machine Learning Techniques.", "DBLP authors": ["Supriyo Srimani", "Hafizur Rahaman"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00087", "OA papers": [{"PaperId": "https://openalex.org/W4312951181", "PaperTitle": "Testing of Analog Circuits using Statistical and Machine Learning Techniques", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0}, "Authors": ["Supriyo Srimani", "Hafizur Rahaman"]}]}, {"DBLP title": "AI-Driven Assurance of Hardware IP against Reverse Engineering Attacks.", "DBLP authors": ["Prabuddha Chakraborty", "Swarup Bhunia"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00081", "OA papers": [{"PaperId": "https://openalex.org/W4313002051", "PaperTitle": "AI-Driven Assurance of Hardware IP against Reverse Engineering Attacks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Prabuddha Chakraborty", "Swarup Bhunia"]}]}, {"DBLP title": "High-Coverage DfT and Reliability Enhancements for Automotive Floating Gate OTP Beyond AEC-Q100.", "DBLP authors": ["Hans Martin von Staudt", "Franz Schuler", "Rohitaswa Bhattacharya", "Justin Wei-Lin Cheng", "Cheng-Da Huang", "Parker Chih-Chun Chen"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00088", "OA papers": [{"PaperId": "https://openalex.org/W4313055050", "PaperTitle": "High-Coverage DfT and Reliability Enhancements for Automotive Floating Gate OTP Beyond AEC-Q100", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dialog Semiconductor (Germany)": 3.0, "Foxnum Technology (Taiwan)": 3.0}, "Authors": ["Hans Martin Von Staudt", "Franz Schuler", "Rohitaswa Bhattacharya", "Justin Wei-Lin Cheng", "Cheng-Da Huang", "Parker Chih-Chun Chen"]}]}, {"DBLP title": "A Novel Protection Technique for Embedded Memories with Optimized PPA.", "DBLP authors": ["Costas Argyrides", "Vilas Sridharan", "Hayk Danoyan", "Gurgen Harutyunyan", "Yervant Zorian"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00089", "OA papers": [{"PaperId": "https://openalex.org/W4312594545", "PaperTitle": "A Novel Protection Technique for Embedded Memories with Optimized PPA", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"AMD": 2.0, "Synopsys (Switzerland)": 3.0}, "Authors": ["Costas Argyrides", "Vilas Sridharan", "Hayk Danoyan", "G. Harutyunyan", "Yervant Zorian"]}]}, {"DBLP title": "In-field Data Collection System through Logic BIST for large Automotive Systems-on-Chip.", "DBLP authors": ["Gabriele Filipponi", "Giusy Iaria", "Matteo Sonza Reorda", "Davide Appello", "Giuseppe Garozzo", "Vincenzo Tancorre"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00090", "OA papers": [{"PaperId": "https://openalex.org/W4312227289", "PaperTitle": "In-field Data Collection System through Logic BIST for large Automotive Systems-on-Chip", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 3.0, "STMicroelectronics (Italy)": 3.0}, "Authors": ["G. Filipponi", "G. Iaria", "M. Sonza Reorda", "D. Appello", "G. Garozzo", "V. Tancorre"]}]}, {"DBLP title": "An Efficient Test Strategy for Detection of Electromigration Impact in Advanced FinFET Memories.", "DBLP authors": ["Mahta Mayahinia", "Mehdi B. Tahoori", "Gurgen Harutyunyan", "Grigor Tshagharyan", "Karen Amirkhanyan"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00091", "OA papers": [{"PaperId": "https://openalex.org/W4312553717", "PaperTitle": "An Efficient Test Strategy for Detection of Electromigration Impact in Advanced FinFET Memories", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Synopsys (Switzerland)": 3.0}, "Authors": ["Mahta Mayahinia", "Mehdi Tahoori", "G. Harutyunyan", "G. Tshagharyan", "Karen Amirkhanyan"]}]}, {"DBLP title": "High Speed IO Access for Test forms the foundation for Silicon Lifecycle Management.", "DBLP authors": ["Amit Pandey", "Brendan Tully", "Karthikeyan Natarajan"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00092", "OA papers": [{"PaperId": "https://openalex.org/W4312597647", "PaperTitle": "High Speed IO Access for Test forms the foundation for Silicon Lifecycle Management", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Amazon (United States)": 2.0, "Synopsys,Sunnyvale,California": 1.0}, "Authors": ["Amit Pandey", "Brendan Tully", "Karthikeyan Natarajan"]}]}, {"DBLP title": "In search of Vmin for dynamic power managmenet and reliable operation in mission mode.", "DBLP authors": ["Firooz Massoudi"], "year": 2022, "doi": "https://doi.org/10.1109/ITC50671.2022.00093", "OA papers": [{"PaperId": "https://openalex.org/W4312743287", "PaperTitle": "In search of Vmin for dynamic power managmenet and reliable operation in mission mode", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (United States)": 1.0}, "Authors": ["Firooz Massoudi"]}]}]