

================================================================
== Vitis HLS Report for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'
================================================================
* Date:           Sun Nov  3 13:42:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.735 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_10  |       51|       51|         3|          1|          1|    50|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    101|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     123|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     123|    157|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U317  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln153_fu_170_p2     |         +|   0|  0|  14|           6|           1|
    |icmp_ln153_fu_164_p2    |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln156_fu_213_p2    |      icmp|   0|  0|  39|          32|          32|
    |select_ln156_fu_217_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 101|          46|          72|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ch_1    |   9|          2|    6|         12|
    |ch_fu_60                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_load_reg_278                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |buf_1_addr_reg_249                |   6|   0|    6|          0|
    |buf_1_addr_reg_249_pp0_iter1_reg  |   6|   0|    6|          0|
    |buf_2_addr_reg_255                |   6|   0|    6|          0|
    |buf_2_addr_reg_255_pp0_iter1_reg  |   6|   0|    6|          0|
    |buf_3_addr_reg_261                |   6|   0|    6|          0|
    |buf_3_addr_reg_261_pp0_iter1_reg  |   6|   0|    6|          0|
    |buf_addr_reg_243                  |   6|   0|    6|          0|
    |buf_addr_reg_243_pp0_iter1_reg    |   6|   0|    6|          0|
    |ch_fu_60                          |   6|   0|    6|          0|
    |tmp_1_reg_272                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 123|   0|  123|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10|  return value|
|buf_3_address0  |  out|    6|   ap_memory|                                         buf_3|         array|
|buf_3_ce0       |  out|    1|   ap_memory|                                         buf_3|         array|
|buf_3_q0        |   in|   32|   ap_memory|                                         buf_3|         array|
|buf_3_address1  |  out|    6|   ap_memory|                                         buf_3|         array|
|buf_3_ce1       |  out|    1|   ap_memory|                                         buf_3|         array|
|buf_3_we1       |  out|    1|   ap_memory|                                         buf_3|         array|
|buf_3_d1        |  out|   32|   ap_memory|                                         buf_3|         array|
|buf_2_address0  |  out|    6|   ap_memory|                                         buf_2|         array|
|buf_2_ce0       |  out|    1|   ap_memory|                                         buf_2|         array|
|buf_2_q0        |   in|   32|   ap_memory|                                         buf_2|         array|
|buf_2_address1  |  out|    6|   ap_memory|                                         buf_2|         array|
|buf_2_ce1       |  out|    1|   ap_memory|                                         buf_2|         array|
|buf_2_we1       |  out|    1|   ap_memory|                                         buf_2|         array|
|buf_2_d1        |  out|   32|   ap_memory|                                         buf_2|         array|
|buf_1_address0  |  out|    6|   ap_memory|                                         buf_1|         array|
|buf_1_ce0       |  out|    1|   ap_memory|                                         buf_1|         array|
|buf_1_q0        |   in|   32|   ap_memory|                                         buf_1|         array|
|buf_1_address1  |  out|    6|   ap_memory|                                         buf_1|         array|
|buf_1_ce1       |  out|    1|   ap_memory|                                         buf_1|         array|
|buf_1_we1       |  out|    1|   ap_memory|                                         buf_1|         array|
|buf_1_d1        |  out|   32|   ap_memory|                                         buf_1|         array|
|buf_r_address0  |  out|    6|   ap_memory|                                         buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                                         buf_r|         array|
|buf_r_q0        |   in|   32|   ap_memory|                                         buf_r|         array|
|buf_r_address1  |  out|    6|   ap_memory|                                         buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                                         buf_r|         array|
|buf_r_we1       |  out|    1|   ap_memory|                                         buf_r|         array|
|buf_r_d1        |  out|   32|   ap_memory|                                         buf_r|         array|
|empty           |   in|    2|     ap_none|                                         empty|        scalar|
|acc_address1    |  out|    6|   ap_memory|                                           acc|         array|
|acc_ce1         |  out|    1|   ap_memory|                                           acc|         array|
|acc_we1         |  out|    1|   ap_memory|                                           acc|         array|
|acc_d1          |  out|   32|   ap_memory|                                           acc|         array|
|acc_q1          |   in|   32|   ap_memory|                                           acc|         array|
+----------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ch = alloca i32 1" [./../hw_library/pool.h:153]   --->   Operation 6 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln153 = store i6 0, i6 %ch" [./../hw_library/pool.h:153]   --->   Operation 13 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then124"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ch_1 = load i6 %ch" [./../hw_library/pool.h:153]   --->   Operation 15 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%icmp_ln153 = icmp_eq  i6 %ch_1, i6 50" [./../hw_library/pool.h:153]   --->   Operation 16 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln153 = add i6 %ch_1, i6 1" [./../hw_library/pool.h:153]   --->   Operation 17 'add' 'add_ln153' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %if.then124.split, void %for.inc168.exitStub" [./../hw_library/pool.h:153]   --->   Operation 18 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i6 %ch_1" [./../hw_library/pool.h:153]   --->   Operation 19 'zext' 'zext_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 20 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 21 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 22 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 23 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [./../hw_library/pool.h:156]   --->   Operation 24 'load' 'buf_load' <Predicate = (!icmp_ln153 & tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [./../hw_library/pool.h:156]   --->   Operation 25 'load' 'buf_1_load' <Predicate = (!icmp_ln153 & tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [./../hw_library/pool.h:156]   --->   Operation 26 'load' 'buf_2_load' <Predicate = (!icmp_ln153 & tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [./../hw_library/pool.h:156]   --->   Operation 27 'load' 'buf_3_load' <Predicate = (!icmp_ln153 & tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 28 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%acc_load = load i6 %acc_addr" [./../hw_library/pool.h:156]   --->   Operation 29 'load' 'acc_load' <Predicate = (!icmp_ln153)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 30 [1/1] (1.86ns)   --->   "%switch_ln156 = switch i2 %tmp, void %arrayidx12811.case.3, i2 0, void %arrayidx12811.case.0, i2 1, void %arrayidx12811.case.1, i2 2, void %arrayidx12811.case.2" [./../hw_library/pool.h:156]   --->   Operation 30 'switch' 'switch_ln156' <Predicate = (!icmp_ln153)> <Delay = 1.86>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%store_ln157 = store i32 4293967297, i6 %acc_addr" [./../hw_library/pool.h:157]   --->   Operation 31 'store' 'store_ln157' <Predicate = (!icmp_ln153)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln153 = store i6 %add_ln153, i6 %ch" [./../hw_library/pool.h:153]   --->   Operation 32 'store' 'store_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.then124" [./../hw_library/pool.h:153]   --->   Operation 33 'br' 'br_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [./../hw_library/pool.h:156]   --->   Operation 34 'load' 'buf_load' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [./../hw_library/pool.h:156]   --->   Operation 35 'load' 'buf_1_load' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [./../hw_library/pool.h:156]   --->   Operation 36 'load' 'buf_2_load' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [./../hw_library/pool.h:156]   --->   Operation 37 'load' 'buf_3_load' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_load, i2 1, i32 %buf_1_load, i2 2, i32 %buf_2_load, i2 3, i32 %buf_3_load, i32 0, i2 %tmp" [./../hw_library/pool.h:156]   --->   Operation 38 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%acc_load = load i6 %acc_addr" [./../hw_library/pool.h:156]   --->   Operation 39 'load' 'acc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln154 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/pool.h:154]   --->   Operation 40 'specpipeline' 'specpipeline_ln154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln153 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [./../hw_library/pool.h:153]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [./../hw_library/pool.h:153]   --->   Operation 42 'specloopname' 'specloopname_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.55ns)   --->   "%icmp_ln156 = icmp_sgt  i32 %tmp_1, i32 %acc_load" [./../hw_library/pool.h:156]   --->   Operation 43 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.69ns)   --->   "%select_ln156 = select i1 %icmp_ln156, i32 %tmp_1, i32 %acc_load" [./../hw_library/pool.h:156]   --->   Operation 44 'select' 'select_ln156' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i6 %buf_2_addr" [./../hw_library/pool.h:156]   --->   Operation 45 'store' 'store_ln156' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 46 'br' 'br_ln156' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i6 %buf_1_addr" [./../hw_library/pool.h:156]   --->   Operation 47 'store' 'store_ln156' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 48 'br' 'br_ln156' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i6 %buf_addr" [./../hw_library/pool.h:156]   --->   Operation 49 'store' 'store_ln156' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 50 'br' 'br_ln156' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i6 %buf_3_addr" [./../hw_library/pool.h:156]   --->   Operation 51 'store' 'store_ln156' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 52 'br' 'br_ln156' <Predicate = (tmp == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[32]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ch                      (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
tmp                     (read             ) [ 0111]
store_ln153             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
ch_1                    (load             ) [ 0000]
icmp_ln153              (icmp             ) [ 0110]
add_ln153               (add              ) [ 0000]
br_ln153                (br               ) [ 0000]
zext_ln153              (zext             ) [ 0000]
buf_addr                (getelementptr    ) [ 0111]
buf_1_addr              (getelementptr    ) [ 0111]
buf_2_addr              (getelementptr    ) [ 0111]
buf_3_addr              (getelementptr    ) [ 0111]
acc_addr                (getelementptr    ) [ 0110]
switch_ln156            (switch           ) [ 0000]
store_ln157             (store            ) [ 0000]
store_ln153             (store            ) [ 0000]
br_ln153                (br               ) [ 0000]
buf_load                (load             ) [ 0000]
buf_1_load              (load             ) [ 0000]
buf_2_load              (load             ) [ 0000]
buf_3_load              (load             ) [ 0000]
tmp_1                   (sparsemux        ) [ 0101]
acc_load                (load             ) [ 0101]
specpipeline_ln154      (specpipeline     ) [ 0000]
speclooptripcount_ln153 (speclooptripcount) [ 0000]
specloopname_ln153      (specloopname     ) [ 0000]
icmp_ln156              (icmp             ) [ 0000]
select_ln156            (select           ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="ch_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2" slack="0"/>
<pin id="66" dir="0" index="1" bw="2" slack="0"/>
<pin id="67" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buf_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="buf_1_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_2_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="buf_3_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2"/>
<pin id="148" dir="0" index="4" bw="6" slack="0"/>
<pin id="149" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="0"/>
<pin id="151" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2"/>
<pin id="144" dir="0" index="4" bw="6" slack="0"/>
<pin id="145" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
<pin id="147" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2"/>
<pin id="140" dir="0" index="4" bw="6" slack="0"/>
<pin id="141" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
<pin id="143" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_2_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2"/>
<pin id="152" dir="0" index="4" bw="6" slack="0"/>
<pin id="153" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
<pin id="155" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_3_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="acc_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="6" slack="0"/>
<pin id="135" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="137" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load/1 store_ln157/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln153_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="ch_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln153_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln153_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln153_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln153_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="0" index="4" bw="32" slack="0"/>
<pin id="196" dir="0" index="5" bw="2" slack="0"/>
<pin id="197" dir="0" index="6" bw="32" slack="0"/>
<pin id="198" dir="0" index="7" bw="1" slack="0"/>
<pin id="199" dir="0" index="8" bw="32" slack="0"/>
<pin id="200" dir="0" index="9" bw="1" slack="0"/>
<pin id="201" dir="0" index="10" bw="2" slack="1"/>
<pin id="202" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln156_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln156_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln156/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="ch_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="1"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="239" class="1005" name="icmp_ln153_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="243" class="1005" name="buf_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="1"/>
<pin id="245" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="buf_1_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="1"/>
<pin id="251" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="buf_2_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="buf_3_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="1"/>
<pin id="263" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="acc_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="1"/>
<pin id="269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="acc_load_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="70" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="77" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="84" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="91" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="122" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="189"><net_src comp="170" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="205"><net_src comp="98" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="207"><net_src comp="104" pin="3"/><net_sink comp="190" pin=4"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="209"><net_src comp="110" pin="3"/><net_sink comp="190" pin=6"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="211"><net_src comp="116" pin="3"/><net_sink comp="190" pin=8"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="190" pin=9"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="217" pin="3"/><net_sink comp="110" pin=4"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="104" pin=4"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="98" pin=4"/></net>

<net id="226"><net_src comp="217" pin="3"/><net_sink comp="116" pin=4"/></net>

<net id="230"><net_src comp="60" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="237"><net_src comp="64" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="190" pin=10"/></net>

<net id="242"><net_src comp="164" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="70" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="252"><net_src comp="77" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="258"><net_src comp="84" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="264"><net_src comp="91" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="270"><net_src comp="122" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="275"><net_src comp="190" pin="11"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="281"><net_src comp="129" pin="7"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="217" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_3 | {3 }
	Port: buf_2 | {3 }
	Port: buf_1 | {3 }
	Port: buf_r | {3 }
	Port: acc | {1 }
 - Input state : 
	Port: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 : buf_3 | {1 2 }
	Port: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 : buf_2 | {1 2 }
	Port: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 : buf_1 | {1 2 }
	Port: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 : buf_r | {1 2 }
	Port: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 : empty | {1 }
	Port: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 : acc | {1 2 }
  - Chain level:
	State 1
		store_ln153 : 1
		ch_1 : 1
		icmp_ln153 : 2
		add_ln153 : 2
		br_ln153 : 3
		zext_ln153 : 2
		buf_addr : 3
		buf_1_addr : 3
		buf_2_addr : 3
		buf_3_addr : 3
		buf_load : 4
		buf_1_load : 4
		buf_2_load : 4
		buf_3_load : 4
		acc_addr : 3
		acc_load : 4
		store_ln157 : 4
		store_ln153 : 3
	State 2
		tmp_1 : 1
	State 3
		select_ln156 : 1
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln153_fu_164  |    0    |    14   |
|          |  icmp_ln156_fu_213  |    0    |    39   |
|----------|---------------------|---------|---------|
|  select  | select_ln156_fu_217 |    0    |    32   |
|----------|---------------------|---------|---------|
| sparsemux|     tmp_1_fu_190    |    0    |    20   |
|----------|---------------------|---------|---------|
|    add   |   add_ln153_fu_170  |    0    |    14   |
|----------|---------------------|---------|---------|
|   read   |    tmp_read_fu_64   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln153_fu_176  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   119   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| acc_addr_reg_267 |    6   |
| acc_load_reg_278 |   32   |
|buf_1_addr_reg_249|    6   |
|buf_2_addr_reg_255|    6   |
|buf_3_addr_reg_261|    6   |
| buf_addr_reg_243 |    6   |
|    ch_reg_227    |    6   |
|icmp_ln153_reg_239|    1   |
|   tmp_1_reg_272  |   32   |
|    tmp_reg_234   |    2   |
+------------------+--------+
|       Total      |   103  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_98 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_104 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   103  |   164  |
+-----------+--------+--------+--------+
