/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  reg [4:0] _02_;
  reg [11:0] _03_;
  reg [8:0] _04_;
  wire [9:0] _05_;
  reg [5:0] _06_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [11:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [25:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = ~(celloutsig_0_11z[2] & celloutsig_0_13z);
  assign celloutsig_0_20z = ~(celloutsig_0_5z & celloutsig_0_3z[2]);
  assign celloutsig_0_27z = ~(celloutsig_0_12z[8] & celloutsig_0_11z[9]);
  assign celloutsig_0_68z = ~celloutsig_0_64z;
  assign celloutsig_1_0z = ~in_data[181];
  assign celloutsig_0_13z = ~in_data[86];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_36z[4:0], celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_32z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_25z[7:4], celloutsig_0_0z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 12'h000;
    else _03_ <= { celloutsig_0_52z[7:4], celloutsig_0_1z, celloutsig_0_46z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 9'h000;
    else _04_ <= celloutsig_0_7z[15:7];
  reg [9:0] _17_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 10'h000;
    else _17_ <= { celloutsig_1_2z[4:2], celloutsig_1_0z, celloutsig_1_2z };
  assign { _05_[9:7], _00_, _05_[5:0] } = _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 6'h00;
    else _06_ <= celloutsig_0_2z[11:6];
  assign celloutsig_1_6z = { celloutsig_1_2z[5:3], celloutsig_1_5z } & { _05_[9:7], celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[41:36], celloutsig_0_0z } & { in_data[25:21], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_2z[14:12], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z } & celloutsig_0_2z[14:3];
  assign celloutsig_0_21z = celloutsig_0_14z[4:1] & _06_[3:0];
  assign celloutsig_1_9z = _05_[4:1] == celloutsig_1_2z[4:1];
  assign celloutsig_0_34z = celloutsig_0_8z[21:5] >= { celloutsig_0_11z[7:4], celloutsig_0_11z };
  assign celloutsig_0_48z = _01_[8:0] >= { celloutsig_0_8z[20:13], celloutsig_0_40z };
  assign celloutsig_0_69z = { _04_[8:7], celloutsig_0_3z } >= { _02_, celloutsig_0_68z, celloutsig_0_62z };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z } >= { in_data[179:175], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_2z[3:1] >= in_data[112:110];
  assign celloutsig_0_32z = { celloutsig_0_8z[14:13], celloutsig_0_10z } >= _06_[5:1];
  assign celloutsig_0_40z = celloutsig_0_33z[5:0] > celloutsig_0_1z[6:1];
  assign celloutsig_0_29z = celloutsig_0_7z[22:14] > celloutsig_0_8z[10:2];
  assign celloutsig_1_19z = { celloutsig_1_17z[15:10], celloutsig_1_18z, celloutsig_1_11z } && in_data[190:183];
  assign celloutsig_0_64z = ! celloutsig_0_30z;
  assign celloutsig_0_5z = celloutsig_0_4z[8:0] < { celloutsig_0_4z[1:0], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[136:130], celloutsig_1_0z } < in_data[123:116];
  assign celloutsig_0_22z = celloutsig_0_2z[16:5] < { _06_[2:0], celloutsig_0_12z };
  assign celloutsig_0_6z = celloutsig_0_1z[3] & ~(celloutsig_0_3z[4]);
  assign celloutsig_0_17z = celloutsig_0_9z[1] & ~(celloutsig_0_13z);
  assign celloutsig_0_4z = { in_data[39:33], celloutsig_0_3z } * { in_data[23:17], celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_1z[5:1] * celloutsig_0_1z[4:0];
  assign celloutsig_0_30z = celloutsig_0_3z[2:0] * celloutsig_0_9z[9:7];
  assign celloutsig_0_52z = - { celloutsig_0_33z[4:3], celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_48z, celloutsig_0_15z };
  assign celloutsig_0_7z = - { in_data[31:26], celloutsig_0_2z };
  assign celloutsig_1_8z = - celloutsig_1_4z[6:1];
  assign celloutsig_1_17z = - { celloutsig_1_8z, celloutsig_1_9z, _05_[9:7], _00_, _05_[5:0] };
  assign celloutsig_0_2z = - in_data[41:25];
  assign celloutsig_1_4z = { in_data[171:169], _05_[9:7], _00_, _05_[5:0], celloutsig_1_0z, _05_[9:7], _00_, _05_[5:0], celloutsig_1_1z, celloutsig_1_0z } | in_data[165:140];
  assign celloutsig_0_8z = in_data[50:27] | { in_data[14:9], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_9z = celloutsig_0_8z[23:11] | { celloutsig_0_4z[5:1], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_9z[11:6], celloutsig_0_29z, celloutsig_0_5z } | celloutsig_0_9z[8:1];
  assign celloutsig_0_28z = & { celloutsig_0_24z, celloutsig_0_9z[7:3] };
  assign celloutsig_0_31z = & celloutsig_0_8z[12:4];
  assign celloutsig_0_0z = | in_data[3:0];
  assign celloutsig_1_5z = | in_data[150:148];
  assign celloutsig_0_62z = celloutsig_0_40z & _03_[7];
  assign celloutsig_1_7z = celloutsig_1_5z & celloutsig_1_2z[5];
  assign celloutsig_0_35z = ^ { celloutsig_0_7z[13:7], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_17z };
  assign celloutsig_0_46z = ^ celloutsig_0_8z[23:3];
  assign celloutsig_1_2z = in_data[121:116] >>> in_data[110:105];
  assign celloutsig_0_10z = celloutsig_0_3z[3:1] >>> { celloutsig_0_7z[20:19], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_1z[4:3], celloutsig_0_1z } >>> celloutsig_0_7z[20:12];
  assign celloutsig_0_23z = { celloutsig_0_7z[9:8], celloutsig_0_22z } >>> celloutsig_0_7z[8:6];
  assign celloutsig_0_25z = { in_data[45:30], celloutsig_0_22z } >>> { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_0_36z = { celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_19z } ^ celloutsig_0_14z[6:0];
  assign celloutsig_0_11z = { celloutsig_0_8z[18:9], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z } ^ celloutsig_0_8z[15:3];
  assign celloutsig_0_15z = { celloutsig_0_12z[6:1], celloutsig_0_13z } ^ celloutsig_0_14z[10:4];
  assign celloutsig_0_24z = ~((celloutsig_0_0z & celloutsig_0_21z[2]) | celloutsig_0_7z[6]);
  assign _05_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
