library verilog;
use verilog.vl_types.all;
entity mux is
    port(
        dataa           : in     vl_logic_vector(31 downto 0);
        datab           : in     vl_logic_vector(31 downto 0);
        \out\           : out    vl_logic_vector(31 downto 0);
        op              : in     vl_logic;
        rst             : in     vl_logic
    );
end mux;
