

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl24/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:24 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8bd7ad9c56d0614f771c29a101d426d4  /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/bh
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=apps/bh/./main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/bh
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/bh "
Parsing file _cuobjdump_complete_output_v5t2gC
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: apps/bh/./main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: apps/bh/./main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "stepd" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "maxdepthd" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "blkcntd" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20InitializationKernelPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding dominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: reconvergence points for _Z20InitializationKernelPi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20InitializationKernelPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20InitializationKernelPi'.
GPGPU-Sim PTX: allocating global region for "bottomd" from 0x10c to 0x110 (global memory space)
GPGPU-Sim PTX: allocating global region for "radiusd" from 0x110 to 0x114 (global memory space)
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_54_non_const_smaxx112" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_78_non_const_smaxy2160" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_102_non_const_smaxz4208" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_42_non_const_sminx6256" from 0x1800 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_66_non_const_sminy8304" from 0x2000 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_90_non_const_sminz10352" from 0x2800 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d0 (_1.ptx:131) @%p1 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:168) mov.u64 %rd11, __cuda___cuda_local_var_40037_54_non_const_smaxx112;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x190 (_1.ptx:166) @%p2 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:168) mov.u64 %rd11, __cuda___cuda_local_var_40037_54_non_const_smaxx112;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x250 (_1.ptx:200) @%p3 bra $Lt_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:236) shr.s32 %r10, %r5, 31;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x368 (_1.ptx:243) @%p4 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (_1.ptx:244) mov.u32 %r15, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x380 (_1.ptx:246) @%p5 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:397) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x468 (_1.ptx:283) @%p6 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:397) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x480 (_1.ptx:286) @%p7 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:327) sub.f32 %f22, %f1, %f2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x570 (_1.ptx:324) @%p8 bra $Lt_1_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:327) sub.f32 %f22, %f1, %f2;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z12ClearKernel1iiPVi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding dominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: reconvergence points for _Z12ClearKernel1iiPVi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7e8 (_1.ptx:431) @%p2 bra $Lt_2_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (_1.ptx:450) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x848 (_1.ptx:447) @%p3 bra $Lt_2_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (_1.ptx:450) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ClearKernel1iiPVi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ClearKernel1iiPVi'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x900 (_1.ptx:509) @%p1 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:854) mov.u64 %rd49, maxdepthd;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x940 (_1.ptx:518) @%p2 bra $Lt_3_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:588) mul.lo.s32 %r20, %r14, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa08 (_1.ptx:551) @!%p3 bra $Lt_3_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (_1.ptx:556) setp.lt.f32 %p4, %f3, %f7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa28 (_1.ptx:557) @!%p4 bra $Lt_3_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (_1.ptx:562) setp.lt.f32 %p5, %f4, %f9;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa48 (_1.ptx:563) @!%p5 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (_1.ptx:573) add.f32 %f18, %f2, %f17;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa68 (_1.ptx:568) bra.uni $Lt_3_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (_1.ptx:573) add.f32 %f18, %f2, %f17;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xab0 (_1.ptx:582) bra.uni $Lt_3_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:588) mul.lo.s32 %r20, %r14, 8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb00 (_1.ptx:595) @%p6 bra $Lt_3_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (_1.ptx:661) mov.u32 %r26, -2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb98 (_1.ptx:621) @!%p7 bra $Lt_3_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_1.ptx:626) setp.gt.f32 %p8, %f7, %f26;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xbb8 (_1.ptx:627) @!%p8 bra $Lt_3_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:632) setp.gt.f32 %p9, %f9, %f25;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xbd8 (_1.ptx:633) @!%p9 bra $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf0 (_1.ptx:639) add.f32 %f27, %f17, %f27;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xc40 (_1.ptx:652) @%p10 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (_1.ptx:653) mov.s32 %r17, %r23;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xc90 (_1.ptx:663) @%p11 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xcc0 (_1.ptx:670) @%p12 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xd08 (_1.ptx:680) @%p13 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xd30 (_1.ptx:687) bra.uni $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xd70 (_1.ptx:697) @%p14 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xdf8 (_1.ptx:719) @%p15 bra $Lt_3_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (_1.ptx:728) mov.u32 %r46, -1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe38 (_1.ptx:730) @%p16 bra $Lt_3_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:740) max.s32 %r39, %r43, %r39;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xf70 (_1.ptx:779) @!%p19 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf88 (_1.ptx:784) setp.gt.f32 %p20, %f7, %f26;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xf90 (_1.ptx:785) @!%p20 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa8 (_1.ptx:790) setp.gt.f32 %p21, %f9, %f25;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xfb0 (_1.ptx:791) @!%p21 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (_1.ptx:797) add.f32 %f27, %f17, %f27;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1018 (_1.ptx:810) @%p22 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1020 (_1.ptx:811) mov.s32 %r17, %r23;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10c0 (_1.ptx:838) @%p23 bra $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (_1.ptx:847) setp.lt.s32 %p24, %r7, %r8;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1100 (_1.ptx:848) @%p24 bra $Lt_3_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1108 (_1.ptx:849) bra.uni $Lt_3_18434;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1108 (_1.ptx:849) bra.uni $Lt_3_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:854) mov.u64 %rd49, maxdepthd;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z12ClearKernel2iPViPVf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding dominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: reconvergence points for _Z12ClearKernel2iPViPVf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11b0 (_1.ptx:892) @%p2 bra $Lt_4_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1240 (_1.ptx:917) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1238 (_1.ptx:914) @%p3 bra $Lt_4_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1240 (_1.ptx:917) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ClearKernel2iPViPVf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ClearKernel2iPViPVf'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40306_31_non_const_child12544" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40307_33_non_const_mass16640" from 0x1000 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: reconvergence points for _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12e0 (_1.ptx:964) @%p2 bra $Lt_5_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1640 (_1.ptx:1110) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1330 (_1.ptx:976) @!%p3 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (_1.ptx:1104) add.s32 %r15, %r15, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13b0 (_1.ptx:997) @%p4 bra $Lt_5_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13f8 (_1.ptx:1006) @!%p5 bra $Lt_5_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1400 (_1.ptx:1007) bra.uni $Lt_5_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1428 (_1.ptx:1015) @%p6 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1440 (_1.ptx:1020) @%p7 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (_1.ptx:1104) add.s32 %r15, %r15, %r4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x14d0 (_1.ptx:1042) @%p8 bra $Lt_5_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1590 (_1.ptx:1077) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x14f0 (_1.ptx:1046) @%p9 bra $Lt_5_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1540 (_1.ptx:1063) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1520 (_1.ptx:1054) bra.uni $Lt_5_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1540 (_1.ptx:1063) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x15a0 (_1.ptx:1079) @%p10 bra $Lt_5_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a8 (_1.ptx:1080) mov.f32 %f13, %f5;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1638 (_1.ptx:1107) @%p11 bra $Lt_5_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1640 (_1.ptx:1110) mov.s32 %r15, %r12;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1660 (_1.ptx:1114) @%p12 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1668 (_1.ptx:1115) setp.gt.s32 %p13, %r12, %r13;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1670 (_1.ptx:1116) @%p13 bra $Lt_5_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (_1.ptx:1326) exit;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x16c0 (_1.ptx:1127) @!%p14 bra $Lt_5_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1307) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x16e8 (_1.ptx:1133) bra.uni $Lt_5_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1307) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1700 (_1.ptx:1137) @%p15 bra $Lt_5_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1910 (_1.ptx:1225) mov.u32 %r34, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1780 (_1.ptx:1158) @%p16 bra $Lt_5_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d8 (_1.ptx:1173) add.u64 %rd45, %rd45, 4;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x17c8 (_1.ptx:1167) @!%p17 bra $Lt_5_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d8 (_1.ptx:1173) add.u64 %rd45, %rd45, 4;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x17f0 (_1.ptx:1176) @%p18 bra $Lt_5_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f8 (_1.ptx:1177) bra.uni $Lt_5_27650;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x17f8 (_1.ptx:1177) bra.uni $Lt_5_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1910 (_1.ptx:1225) mov.u32 %r34, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1848 (_1.ptx:1192) @%p19 bra $L_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (_1.ptx:1204) mov.u32 %r33, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1870 (_1.ptx:1197) @!%p20 bra $L_5_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (_1.ptx:1204) mov.u32 %r33, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1880 (_1.ptx:1200) bra.uni $L_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (_1.ptx:1204) mov.u32 %r33, 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x18a0 (_1.ptx:1206) @%p21 bra $Lt_5_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1221) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x18e8 (_1.ptx:1215) @!%p22 bra $Lt_5_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1221) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1908 (_1.ptx:1223) @%p23 bra $Lt_5_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1910 (_1.ptx:1225) mov.u32 %r34, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1920 (_1.ptx:1227) @%p24 bra $Lt_5_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1307) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x19a8 (_1.ptx:1248) @%p25 bra $Lt_5_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a68 (_1.ptx:1283) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1252) @%p26 bra $Lt_5_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a18 (_1.ptx:1269) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1260) bra.uni $Lt_5_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a18 (_1.ptx:1269) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1a78 (_1.ptx:1285) @%p27 bra $Lt_5_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a80 (_1.ptx:1286) mov.f32 %f13, %f5;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1b08 (_1.ptx:1310) @%p28 bra $Lt_5_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b50 (_1.ptx:1322) setp.le.s32 %p29, %r15, %r13;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1323) @%p29 bra $Lt_5_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (_1.ptx:1326) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z10SortKerneliiPiS_PViS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding dominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: reconvergence points for _Z10SortKerneliiPiS_PViS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1361) @%p1 bra $Lt_6_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc0 (_1.ptx:1442) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c18 (_1.ptx:1371) @%p2 bra $Lt_6_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db0 (_1.ptx:1438) setp.le.s32 %p7, %r1, %r13;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c80 (_1.ptx:1387) @%p3 bra $Lt_6_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d68 (_1.ptx:1427) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c90 (_1.ptx:1389) @%p4 bra $Lt_6_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd0 (_1.ptx:1401) add.s32 %r20, %r20, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1404) @%p5 bra $Lt_6_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d68 (_1.ptx:1427) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d30 (_1.ptx:1415) bra.uni $Lt_6_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d68 (_1.ptx:1427) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d88 (_1.ptx:1431) @%p6 bra $Lt_6_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d90 (_1.ptx:1433) sub.s32 %r13, %r13, %r4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1db8 (_1.ptx:1439) @%p7 bra $Lt_6_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc0 (_1.ptx:1442) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10SortKerneliiPiS_PViS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10SortKerneliiPiS_PViS_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40488_33_non_const_dq20904" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40487_58_non_const_node21928" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40487_40_non_const_pos22952" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1de0 (_1.ptx:1482) @%p1 bra $Lt_7_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2008 (_1.ptx:1564) mov.u64 %rd1, __cuda___cuda_local_var_40488_33_non_const_dq20904;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e58 (_1.ptx:1500) @%p2 bra $Lt_7_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f78 (_1.ptx:1543) mov.s32 %r15, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f58 (_1.ptx:1536) @%p3 bra $Lt_7_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f60 (_1.ptx:1537) bra.uni $Lt_7_11778;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f60 (_1.ptx:1537) bra.uni $Lt_7_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f78 (_1.ptx:1543) mov.s32 %r15, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1fe8 (_1.ptx:1557) @%p4 bra $Lt_7_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2008 (_1.ptx:1564) mov.u64 %rd1, __cuda___cuda_local_var_40488_33_non_const_dq20904;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2030 (_1.ptx:1570) @%p5 bra $Lt_7_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:1851) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2060 (_1.ptx:1576) @%p6 bra $Lt_7_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a8 (_1.ptx:1588) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x20f0 (_1.ptx:1599) @%p7 bra $Lt_7_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:1851) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2210 (_1.ptx:1642) @!%p8 bra $Lt_7_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2260 (_1.ptx:1655) cvt.s64.s32 %rd54, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x22b8 (_1.ptx:1669) @%p9 bra $Lt_7_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_1.ptx:1759) sub.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2308 (_1.ptx:1683) @%p10 bra $Lt_7_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2390 (_1.ptx:1704) @%p11 bra $Lt_7_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x23f0 (_1.ptx:1716) @%p14 bra $Lt_7_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2448 (_1.ptx:1733) bra.uni $Lt_7_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2450 (_1.ptx:1735) @!%p8 bra $Lt_7_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2478 (_1.ptx:1744) add.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2498 (_1.ptx:1749) bra.uni $Lt_7_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x24b8 (_1.ptx:1756) @%p15 bra $Lt_7_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_1.ptx:1759) sub.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x24d8 (_1.ptx:1762) @%p16 bra $Lt_7_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e0 (_1.ptx:1763) ld.volatile.global.s32 %r55, [stepd];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x24f8 (_1.ptx:1766) @%p17 bra $Lt_7_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b8 (_1.ptx:1827) mov.s32 %r66, %r4;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2748 (_1.ptx:1847) @%p18 bra $Lt_7_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:1851) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2798 (_1.ptx:1886) @%p1 bra $Lt_8_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a8 (_1.ptx:1968) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x29a0 (_1.ptx:1965) @%p2 bra $Lt_8_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a8 (_1.ptx:1968) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_gDtXTw"
Running: cat _ptx_gDtXTw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Oj3Q3r
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Oj3Q3r --output-file  /dev/null 2> _ptx_gDtXTwinfo"
GPGPU-Sim PTX: Kernel '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_' : regs=31, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' : regs=24, lmem=0, smem=3072, cmem=180
GPGPU-Sim PTX: Kernel '_Z10SortKerneliiPiS_PViS_' : regs=19, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: Kernel '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_' : regs=26, lmem=0, smem=8192, cmem=112
GPGPU-Sim PTX: Kernel '_Z12ClearKernel2iPViPVf' : regs=11, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_' : regs=20, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z12ClearKernel1iiPVi' : regs=10, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' : regs=20, lmem=0, smem=12288, cmem=156
GPGPU-Sim PTX: Kernel '_Z20InitializationKernelPi' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_gDtXTw _ptx2_Oj3Q3r _ptx_gDtXTwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_ : hostFun 0x0x401860, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10SortKerneliiPiS_PViS_ : hostFun 0x0x401950, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_ : hostFun 0x0x401a70, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ClearKernel2iPViPVf : hostFun 0x0x401f60, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_ : hostFun 0x0x401c00, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ClearKernel1iiPVi : hostFun 0x0x401ee0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_ : hostFun 0x0x401e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20InitializationKernelPi : hostFun 0x0x401ea0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a500; deviceAddress = stepd; deviceName = stepd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global stepd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a504; deviceAddress = bottomd; deviceName = bottomd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global bottomd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a508; deviceAddress = maxdepthd; deviceName = maxdepthd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global maxdepthd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a50c; deviceAddress = blkcntd; deviceName = blkcntd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global blkcntd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a510; deviceAddress = radiusd; deviceName = radiusd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global radiusd hostVar to name mapping
CUDA BarnesHut v3.1 [Fermi]
Copyright (c) 2013, Texas State University-San Marcos. All rights reserved.
configuration: 50000 bodies, 2 time steps
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20InitializationKernelPi' to stream 0, gridDim= (1,1,1) blockDim = (1,1,1) 
kernel '_Z20InitializationKernelPi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20InitializationKernelPi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 1 (ipc= 0.0) sim_rate=1 (inst/sec) elapsed = 0:0:00:01 / Tue Mar 22 13:23:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (836,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z20InitializationKernelPi').
GPGPU-Sim uArch: GPU detected kernel '_Z20InitializationKernelPi' finished on shader 1.
kernel_name = _Z20InitializationKernelPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 837
gpu_sim_insn = 10
gpu_ipc =       0.0119
gpu_tot_sim_cycle = 837
gpu_tot_sim_insn = 10
gpu_tot_ipc =       0.0119
gpu_tot_issued_cta = 1
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=10

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5
	L1I_total_cache_misses = 1
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4
	L1D_total_cache_misses = 4
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1
	L1C_total_cache_misses = 1
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 320
gpgpu_n_tot_w_icount = 10
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 4
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 4
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1402	W0_Scoreboard:290	W1:10	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 160 {40:4,}
traffic_breakdown_coretomem[INST_ACC_R] = 8 {8:1,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32 {8:4,}
traffic_breakdown_memtocore[INST_ACC_R] = 136 {136:1,}
maxmrqlatency = 13 
maxdqlatency = 0 
maxmflatency = 275 
max_icnt2mem_latency = 10 
max_icnt2sh_latency = 836 
mrq_lat_table:4 	0 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0       790         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8/3 = 2.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 4
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 4
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        137    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        194    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none         126    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        265         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       252         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1097 n_act=2 n_pre=1 n_req=2 n_rd=4 n_write=0 bw_util=0.007246
n_activity=92 dram_eff=0.08696
bk0: 4a 1060i bk1: 0a 1103i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1098 n_act=1 n_pre=0 n_req=4 n_rd=2 n_write=3 bw_util=0.009058
n_activity=47 dram_eff=0.2128
bk0: 2a 1067i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0326087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1100 n_act=1 n_pre=0 n_req=2 n_rd=2 n_write=1 bw_util=0.005435
n_activity=40 dram_eff=0.15
bk0: 0a 1104i bk1: 0a 1105i bk2: 0a 1105i bk3: 0a 1105i bk4: 0a 1105i bk5: 2a 1082i bk6: 0a 1103i bk7: 0a 1103i bk8: 0a 1103i bk9: 0a 1103i bk10: 0a 1103i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00634058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1104 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 1104i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1104 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 1104i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1104 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 1104i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6
L2_total_cache_misses = 4
L2_total_cache_miss_rate = 0.6667
L2_total_cache_pending_hits = 2
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=12
icnt_total_pkts_simt_to_mem=10
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.83333
	minimum = 6
	maximum = 10
Network latency average = 6.83333
	minimum = 6
	maximum = 10
Slowest packet = 1
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000530997
	minimum = 0 (at node 0)
	maximum = 0.00716846 (at node 1)
Accepted packet rate average = 0.000530997
	minimum = 0 (at node 0)
	maximum = 0.00716846 (at node 1)
Injected flit rate average = 0.000973494
	minimum = 0 (at node 0)
	maximum = 0.0119474 (at node 1)
Accepted flit rate average= 0.000973494
	minimum = 0 (at node 0)
	maximum = 0.0143369 (at node 1)
Injected packet length average = 1.83333
Accepted packet length average = 1.83333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.83333 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Network latency average = 6.83333 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Flit latency average = 6 (1 samples)
	minimum = 6 (1 samples)
	maximum = 6 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000530997 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00716846 (1 samples)
Accepted packet rate average = 0.000530997 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00716846 (1 samples)
Injected flit rate average = 0.000973494 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0119474 (1 samples)
Accepted flit rate average = 0.000973494 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0143369 (1 samples)
Injected packet size average = 1.83333 (1 samples)
Accepted packet size average = 1.83333 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 10 (inst/sec)
gpgpu_simulation_rate = 837 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' to stream 0, gridDim= (45,1,1) blockDim = (512,1,1) 
kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: cycles simulated: 1337  inst.: 31114 (ipc=62.2) sim_rate=707 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:23:50 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(21,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 1837  inst.: 144042 (ipc=144.0) sim_rate=3200 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:23:51 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,0,0) tid=(341,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(20,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(26,0,0) tid=(405,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(42,0,0) tid=(341,0,0)
GPGPU-Sim uArch: cycles simulated: 3337  inst.: 638666 (ipc=255.5) sim_rate=13884 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:23:52 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(19,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 4337  inst.: 873994 (ipc=249.7) sim_rate=18595 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:23:53 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(21,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(21,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(17,0,0) tid=(309,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(36,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 5837  inst.: 1410682 (ipc=282.1) sim_rate=29389 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:23:54 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(14,0,0) tid=(389,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(18,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(21,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(15,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(9,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(28,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 6837  inst.: 2001882 (ipc=333.6) sim_rate=40854 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:23:55 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(17,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(26,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(16,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(22,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(23,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(13,0,0) tid=(357,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(6,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 7837  inst.: 2696250 (ipc=385.2) sim_rate=53925 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:23:56 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(37,0,0) tid=(277,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(33,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(26,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(18,0,0) tid=(421,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(37,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(34,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 8837  inst.: 3390866 (ipc=423.9) sim_rate=66487 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:23:57 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(34,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(463,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(32,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(23,0,0) tid=(504,0,0)
GPGPU-Sim uArch: cycles simulated: 9837  inst.: 4008261 (ipc=445.4) sim_rate=77081 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:23:58 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(42,0,0) tid=(431,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(20,0,0) tid=(272,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(40,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(28,0,0) tid=(476,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(7,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9911,837), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9967,837), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9983,837), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9995,837), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10837  inst.: 4478320 (ipc=447.8) sim_rate=84496 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:23:59 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10015,837), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10016,837), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10033,837), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10034,837), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10056,837), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10115,837), 2 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(33,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10160,837), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10165,837), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10238,837), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10239,837), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10277,837), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10278,837), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10301,837), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10302,837), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10304,837), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10332,837), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10341,837), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10383,837), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10403,837), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10409,837), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10430,837), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10469,837), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10505,837), 1 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(40,0,0) tid=(381,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10517,837), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10521,837), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10532,837), 1 CTAs running
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(33,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11179,837), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11199,837), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11204,837), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11216,837), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11269,837), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11288,837), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11392,837), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11407,837), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11413,837), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11419,837), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11425,837), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11428,837), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11431,837), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11434,837), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17794,837), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: GPU detected kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' finished on shader 13.
kernel_name = _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 17795
gpu_sim_insn = 4737023
gpu_ipc =     266.1997
gpu_tot_sim_cycle = 18632
gpu_tot_sim_insn = 4737033
gpu_tot_ipc =     254.2418
gpu_tot_issued_cta = 46
gpu_stall_dramfull = 2068
gpu_stall_icnt2sh    = 19135
gpu_total_sim_rate=87722

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88773
	L1I_total_cache_misses = 2532
	L1I_total_cache_miss_rate = 0.0285
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4464
L1D_cache:
	L1D_cache_core[0]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3188
	L1D_cache_core[1]: Access = 454, Miss = 313, Miss_rate = 0.689, Pending_hits = 21, Reservation_fails = 3333
	L1D_cache_core[2]: Access = 498, Miss = 354, Miss_rate = 0.711, Pending_hits = 21, Reservation_fails = 3105
	L1D_cache_core[3]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 3267
	L1D_cache_core[4]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 3321
	L1D_cache_core[5]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 3349
	L1D_cache_core[6]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 3400
	L1D_cache_core[7]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 3340
	L1D_cache_core[8]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 3253
	L1D_cache_core[9]: Access = 483, Miss = 342, Miss_rate = 0.708, Pending_hits = 21, Reservation_fails = 3321
	L1D_cache_core[10]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3080
	L1D_cache_core[11]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3065
	L1D_cache_core[12]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3108
	L1D_cache_core[13]: Access = 737, Miss = 337, Miss_rate = 0.457, Pending_hits = 21, Reservation_fails = 3156
	L1D_cache_core[14]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3039
	L1D_total_cache_accesses = 7410
	L1D_total_cache_misses = 5033
	L1D_total_cache_miss_rate = 0.6792
	L1D_total_cache_pending_hits = 315
	L1D_total_cache_reservation_fails = 48325
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 3155
	L1C_total_cache_misses = 465
	L1C_total_cache_miss_rate = 0.1474
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1526
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2690
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 465
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 86241
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2532
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4464
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 
gpgpu_n_tot_thrd_icount = 5058432
gpgpu_n_tot_w_icount = 158076
gpgpu_n_stall_shd_mem = 49851
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4789
gpgpu_n_mem_write_global = 290
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 219436
gpgpu_n_store_insn = 290
gpgpu_n_shmem_insn = 414180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 92435
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1526
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1526
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48325
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83189	W0_Idle:47402	W0_Scoreboard:66061	W1:3546	W2:1215	W3:0	W4:1215	W5:0	W6:0	W7:0	W8:1215	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1230	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:149655
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37952 {8:4744,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11600 {40:290,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 645184 {136:4744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2320 {8:290,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 543 
maxdqlatency = 0 
maxmflatency = 863 
averagemflatency = 354 
max_icnt2mem_latency = 196 
max_icnt2sh_latency = 18631 
mrq_lat_table:1448 	119 	220 	393 	632 	739 	736 	410 	72 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	385 	4330 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4653 	208 	295 	81 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	971 	2748 	1070 	30 	0 	0 	4 	0 	0 	0 	270 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         5         0         0         0         0         0         0        32        32        21        16        12        24        11        11 
dram[1]:         4         6         0         0         0         0         0         0        32        32        20        25        20        26        10        15 
dram[2]:         7         4         0         0         0         0         0         0        31        32        15        20        18        22        13        14 
dram[3]:         7         3         0         0         0         0         0         0        28        32        15        18        15        23         7        12 
dram[4]:         6         7         0         0         0         0         2         0        32        32        23        12        17        19        10         9 
dram[5]:         7         5         0         0         0         0         0         0        32        30        17        19        15        28         9        12 
maximum service time to same row:
dram[0]:      3917     11796         0         0         0         0      1829      1788      1794      1806      4312      1857      3000      2860      3235      3222 
dram[1]:      3544      5072         0         0         0         0      1832      1785      1797      1810      4379      1889      3175      3089      3463      3377 
dram[2]:      4322      5116         0         0         0       790      1834       244      1081      1797      1832      4351      3078      3132      3446      3197 
dram[3]:      4818      4922         0         0         0         0      1838      1791      1801      1801      1837      4233      3065      3063      3402      3312 
dram[4]:      5025      5094         0         0         0         0     15902      1794     14240     14362     12229      4632      3128      3151      3429      3469 
dram[5]:      6972      5087         0         0         0         0      1782      1797      1801      1281      1854      4453      3163      3200      3628      3591 
average row accesses per activate:
dram[0]:  3.600000  2.800000      -nan      -nan      -nan      -nan  2.000000  2.000000  9.555555  9.777778  3.961539  4.173913  3.428571  4.363636  2.232558  2.133333 
dram[1]:  4.000000  2.600000      -nan      -nan      -nan      -nan  2.000000  4.000000  6.769231 17.600000  4.333333  7.384615  4.173913  6.857143  3.310345  3.840000 
dram[2]:  2.285714  6.000000      -nan      -nan      -nan  2.000000  2.000000  4.000000  7.333333 17.600000  3.096774  6.058824  3.692308  5.333333  3.840000  3.096774 
dram[3]:  3.000000  3.000000      -nan      -nan      -nan      -nan  2.000000  4.000000 12.571428 17.600000  4.000000  4.904762  3.096774  4.800000  2.526316  2.317073 
dram[4]:  2.800000  3.000000      -nan      -nan      -nan      -nan  3.500000  4.000000  7.500000 15.000000  4.260870  4.521739  2.823529  4.571429  3.428571  2.848485 
dram[5]:  2.800000  2.400000      -nan      -nan      -nan      -nan  2.000000  4.000000 12.571428  4.500000  5.052631  4.904762  3.200000  7.384615  2.742857  2.473684 
average row locality = 4770/1137 = 4.195251
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        14         0         0         0         0         2         2        86        88        98        96        96        96        96        96 
dram[1]:        17        13         0         0         0         0         2         3        87        88        98        96        96        96        96        96 
dram[2]:        16        12         0         0         0         1         2         4        88        88        96        98        96        96        96        96 
dram[3]:        15        12         0         0         0         0         2         4        88        88        96        98        96        96        96        95 
dram[4]:        14        12         0         0         0         0         3         4        89        89        97        98        96        96        96        94 
dram[5]:        14        12         0         0         0         0         2         4        88        90        96        98        96        96        96        94 
total reads: 4725
min_bank_accesses = 0!
chip skew: 789/786 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0         0 
dram[1]:         3         0         0         0         0         0         0         1         1         0         6         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0 
dram[4]:         0         0         0         0         0         0         4         0         1         1         1         6         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 13/5 = 2.60
average mf latency per bank:
dram[0]:        479       232    none      none      none      none         307       294       314       352       393       375       309       382       317       330
dram[1]:        571       271    none      none      none      none         340       210       373       420       428       473       415       432       371       387
dram[2]:        271       266    none      none      none         126       311       806       368       402       371       479       364       371       398       332
dram[3]:        238       293    none      none      none      none         348       302       353       394       363       478       358       365       329       332
dram[4]:        231       274    none      none      none      none         382       342       353       420       378       442       312       325       298       322
dram[5]:        238       285    none      none      none      none         293       347       400       439       458       435       388       457       329       369
maximum mf latency per bank:
dram[0]:        336       301         0         0         0         0       312       314       484       542       595       632       395       635       439       543
dram[1]:        283       335         0         0         0         0       357       316       554       559       574       775       678       575       530       648
dram[2]:        406       285         0         0         0       252       319       344       524       596       584       707       611       524       673       550
dram[3]:        311       316         0         0         0         0       358       324       520       577       617       689       504       645       617       529
dram[4]:        281       287         0         0         0         0       353       383       528       638       652       705       389       440       391       491
dram[5]:        297       296         0         0         0         0       314       381       507       618       805       643       561       863       460       673

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24593 n_nop=22590 n_act=217 n_pre=205 n_req=793 n_rd=1576 n_write=5 bw_util=0.1286
n_activity=6204 dram_eff=0.5097
bk0: 36a 24246i bk1: 28a 24342i bk2: 0a 24556i bk3: 0a 24583i bk4: 0a 24599i bk5: 0a 24618i bk6: 4a 24605i bk7: 4a 24627i bk8: 172a 23837i bk9: 176a 23488i bk10: 196a 22233i bk11: 192a 21963i bk12: 192a 22780i bk13: 192a 22348i bk14: 192a 21978i bk15: 192a 21962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.74167
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24593 n_nop=22700 n_act=159 n_pre=147 n_req=799 n_rd=1576 n_write=11 bw_util=0.1291
n_activity=5959 dram_eff=0.5326
bk0: 34a 24241i bk1: 26a 24341i bk2: 0a 24556i bk3: 0a 24582i bk4: 0a 24608i bk5: 0a 24625i bk6: 4a 24608i bk7: 6a 24617i bk8: 174a 23725i bk9: 176a 23513i bk10: 196a 22640i bk11: 192a 22311i bk12: 192a 22860i bk13: 192a 22429i bk14: 192a 22422i bk15: 192a 22387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.13642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24593 n_nop=22668 n_act=177 n_pre=164 n_req=795 n_rd=1578 n_write=6 bw_util=0.1288
n_activity=6091 dram_eff=0.5201
bk0: 32a 24229i bk1: 24a 24432i bk2: 0a 24559i bk3: 0a 24581i bk4: 0a 24602i bk5: 2a 24593i bk6: 4a 24607i bk7: 8a 24621i bk8: 176a 23744i bk9: 176a 23441i bk10: 192a 22153i bk11: 196a 22144i bk12: 192a 22637i bk13: 192a 22676i bk14: 192a 22484i bk15: 192a 22163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.88102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24593 n_nop=22632 n_act=198 n_pre=186 n_req=791 n_rd=1572 n_write=5 bw_util=0.1282
n_activity=6042 dram_eff=0.522
bk0: 30a 24270i bk1: 24a 24371i bk2: 0a 24553i bk3: 0a 24578i bk4: 0a 24604i bk5: 0a 24615i bk6: 4a 24598i bk7: 8a 24603i bk8: 176a 23856i bk9: 176a 23650i bk10: 192a 22368i bk11: 196a 22015i bk12: 192a 22586i bk13: 192a 22485i bk14: 192a 21941i bk15: 190a 22093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.0501
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24593 n_nop=22632 n_act=192 n_pre=180 n_req=801 n_rd=1576 n_write=13 bw_util=0.1292
n_activity=5975 dram_eff=0.5319
bk0: 28a 24288i bk1: 24a 24375i bk2: 0a 24550i bk3: 0a 24576i bk4: 0a 24598i bk5: 0a 24613i bk6: 6a 24565i bk7: 8a 24620i bk8: 178a 23781i bk9: 178a 23588i bk10: 194a 22633i bk11: 196a 22293i bk12: 192a 22726i bk13: 192a 22658i bk14: 192a 22647i bk15: 188a 22422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.40955
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24593 n_nop=22638 n_act=195 n_pre=183 n_req=791 n_rd=1572 n_write=5 bw_util=0.1282
n_activity=6123 dram_eff=0.5151
bk0: 28a 24278i bk1: 24a 24345i bk2: 0a 24550i bk3: 0a 24585i bk4: 0a 24601i bk5: 0a 24619i bk6: 4a 24613i bk7: 8a 24624i bk8: 176a 23893i bk9: 180a 23208i bk10: 192a 22451i bk11: 196a 22288i bk12: 192a 22567i bk13: 192a 22357i bk14: 192a 22340i bk15: 188a 21997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.18135

========= L2 cache stats =========
L2_cache_bank[0]: Access = 498, Miss = 396, Miss_rate = 0.795, Pending_hits = 6, Reservation_fails = 153
L2_cache_bank[1]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106
L2_cache_bank[2]: Access = 520, Miss = 396, Miss_rate = 0.762, Pending_hits = 9, Reservation_fails = 164
L2_cache_bank[3]: Access = 406, Miss = 392, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 329
L2_cache_bank[4]: Access = 436, Miss = 394, Miss_rate = 0.904, Pending_hits = 8, Reservation_fails = 149
L2_cache_bank[5]: Access = 454, Miss = 395, Miss_rate = 0.870, Pending_hits = 3, Reservation_fails = 137
L2_cache_bank[6]: Access = 421, Miss = 393, Miss_rate = 0.933, Pending_hits = 2, Reservation_fails = 14
L2_cache_bank[7]: Access = 438, Miss = 393, Miss_rate = 0.897, Pending_hits = 3, Reservation_fails = 141
L2_cache_bank[8]: Access = 416, Miss = 395, Miss_rate = 0.950, Pending_hits = 3, Reservation_fails = 178
L2_cache_bank[9]: Access = 438, Miss = 393, Miss_rate = 0.897, Pending_hits = 4, Reservation_fails = 145
L2_cache_bank[10]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[11]: Access = 453, Miss = 394, Miss_rate = 0.870, Pending_hits = 3, Reservation_fails = 360
L2_total_cache_accesses = 5264
L2_total_cache_misses = 4725
L2_total_cache_miss_rate = 0.8976
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 1930
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1627
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 110
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 193
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.085

icnt_total_pkts_mem_to_simt=24965
icnt_total_pkts_simt_to_mem=5599
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4191
	minimum = 6
	maximum = 110
Network latency average = 12.6949
	minimum = 6
	maximum = 83
Slowest packet = 719
Flit latency average = 12.1377
	minimum = 6
	maximum = 79
Slowest flit = 1189
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0218871
	minimum = 0.018095 (at node 1)
	maximum = 0.0290531 (at node 17)
Accepted packet rate average = 0.0218871
	minimum = 0.018095 (at node 1)
	maximum = 0.0290531 (at node 17)
Injected flit rate average = 0.0635676
	minimum = 0.0192751 (at node 1)
	maximum = 0.126665 (at node 17)
Accepted flit rate average= 0.0635676
	minimum = 0.0220287 (at node 16)
	maximum = 0.0997471 (at node 3)
Injected packet length average = 2.90434
Accepted packet length average = 2.90434
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1262 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Network latency average = 9.76414 (2 samples)
	minimum = 6 (2 samples)
	maximum = 46.5 (2 samples)
Flit latency average = 9.06884 (2 samples)
	minimum = 6 (2 samples)
	maximum = 42.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0112091 (2 samples)
	minimum = 0.00904749 (2 samples)
	maximum = 0.0181108 (2 samples)
Accepted packet rate average = 0.0112091 (2 samples)
	minimum = 0.00904749 (2 samples)
	maximum = 0.0181108 (2 samples)
Injected flit rate average = 0.0322705 (2 samples)
	minimum = 0.00963754 (2 samples)
	maximum = 0.0693061 (2 samples)
Accepted flit rate average = 0.0322705 (2 samples)
	minimum = 0.0110143 (2 samples)
	maximum = 0.057042 (2 samples)
Injected packet size average = 2.87897 (2 samples)
Accepted packet size average = 2.87897 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 54 sec (54 sec)
gpgpu_simulation_rate = 87722 (inst/sec)
gpgpu_simulation_rate = 345 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x401ee0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ClearKernel1iiPVi' to stream 0, gridDim= (15,1,1) blockDim = (1024,1,1) 
kernel '_Z12ClearKernel1iiPVi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18632)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18632)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(819,0,0)
GPGPU-Sim uArch: cycles simulated: 19132  inst.: 4898441 (ipc=322.8) sim_rate=89062 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:24:01 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(12,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(6,0,0) tid=(627,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(9,0,0) tid=(467,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(10,0,0) tid=(723,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(5,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 20632  inst.: 5333865 (ipc=298.4) sim_rate=95247 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:24:02 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(10,0,0) tid=(691,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(2,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 22632  inst.: 5589065 (ipc=213.0) sim_rate=98053 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:24:03 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(13,0,0) tid=(339,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 24132  inst.: 5794057 (ipc=192.2) sim_rate=99897 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:24:04 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(10,0,0) tid=(531,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(13,0,0) tid=(531,0,0)
GPGPU-Sim uArch: cycles simulated: 25632  inst.: 6010025 (ipc=181.9) sim_rate=101864 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:24:05 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(9,0,0) tid=(787,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(9,0,0) tid=(787,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(14,0,0) tid=(787,0,0)
GPGPU-Sim uArch: cycles simulated: 27632  inst.: 6302345 (ipc=173.9) sim_rate=105039 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:24:06 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 29632  inst.: 6577865 (ipc=167.3) sim_rate=107833 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:24:07 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(6,0,0) tid=(307,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(9,0,0) tid=(499,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,0,0) tid=(307,0,0)
GPGPU-Sim uArch: cycles simulated: 31632  inst.: 6861833 (ipc=163.4) sim_rate=110674 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:24:08 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(8,0,0) tid=(627,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(7,0,0) tid=(627,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(4,0,0) tid=(627,0,0)
GPGPU-Sim uArch: cycles simulated: 33632  inst.: 7132841 (ipc=159.7) sim_rate=113219 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:24:09 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(5,0,0) tid=(1011,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,0,0) tid=(995,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16521,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(12,0,0) tid=(867,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16933,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: cycles simulated: 35632  inst.: 7402905 (ipc=156.8) sim_rate=115670 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:24:10 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,0,0) tid=(995,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17871,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18307,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18333,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18413,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18452,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18523,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18633,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18680,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18692,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18695,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18700,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18761,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18806,18632), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: GPU detected kernel '_Z12ClearKernel1iiPVi' finished on shader 8.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_' to stream 0, gridDim= (45,1,1) blockDim = (512,1,1) 
kernel_name = _Z12ClearKernel1iiPVi 
kernel_launch_uid = 3 
gpu_sim_cycle = 18807
gpu_sim_insn = 2768592
gpu_ipc =     147.2107
gpu_tot_sim_cycle = 37439
gpu_tot_sim_insn = 7505625
gpu_tot_ipc =     200.4761
gpu_tot_issued_cta = 61
gpu_stall_dramfull = 42842
gpu_stall_icnt2sh    = 19255
gpu_total_sim_rate=117275

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 144533
	L1I_total_cache_misses = 3492
	L1I_total_cache_miss_rate = 0.0242
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4464
L1D_cache:
	L1D_cache_core[0]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 18871
	L1D_cache_core[1]: Access = 1286, Miss = 1145, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 19128
	L1D_cache_core[2]: Access = 1350, Miss = 1206, Miss_rate = 0.893, Pending_hits = 21, Reservation_fails = 19249
	L1D_cache_core[3]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 19110
	L1D_cache_core[4]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 19155
	L1D_cache_core[5]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 19202
	L1D_cache_core[6]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 19693
	L1D_cache_core[7]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 17334
	L1D_cache_core[8]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 19459
	L1D_cache_core[9]: Access = 1315, Miss = 1174, Miss_rate = 0.893, Pending_hits = 21, Reservation_fails = 19452
	L1D_cache_core[10]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 18194
	L1D_cache_core[11]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 18885
	L1D_cache_core[12]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 17101
	L1D_cache_core[13]: Access = 1569, Miss = 1169, Miss_rate = 0.745, Pending_hits = 21, Reservation_fails = 19409
	L1D_cache_core[14]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 18681
	L1D_total_cache_accesses = 19910
	L1D_total_cache_misses = 17533
	L1D_total_cache_miss_rate = 0.8806
	L1D_total_cache_pending_hits = 315
	L1D_total_cache_reservation_fails = 282923
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 4595
	L1C_total_cache_misses = 465
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1526
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4130
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 465
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 234598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 141041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3492
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4464
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
634, 443, 416, 416, 389, 389, 389, 389, 362, 362, 362, 362, 362, 362, 362, 362, 634, 443, 416, 416, 389, 389, 389, 389, 362, 362, 362, 362, 362, 362, 362, 362, 452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 
gpgpu_n_tot_thrd_icount = 7857792
gpgpu_n_tot_w_icount = 245556
gpgpu_n_stall_shd_mem = 284449
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4789
gpgpu_n_mem_write_global = 12790
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 219436
gpgpu_n_store_insn = 400282
gpgpu_n_shmem_insn = 414180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 138515
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1526
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1526
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 282923
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:393644	W0_Idle:188201	W0_Scoreboard:75997	W1:3546	W2:1215	W3:0	W4:1215	W5:0	W6:0	W7:0	W8:1215	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1230	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:6	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:237129
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37952 {8:4744,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1711600 {40:290,136:12500,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 1480 {8:185,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 645184 {136:4744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 102320 {8:12790,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_memtocore[INST_ACC_R] = 25160 {136:185,}
maxmrqlatency = 543 
maxdqlatency = 0 
maxmflatency = 1462 
averagemflatency = 601 
max_icnt2mem_latency = 847 
max_icnt2sh_latency = 37438 
mrq_lat_table:6886 	425 	711 	1274 	3940 	5613 	6797 	3675 	462 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	385 	6353 	10168 	703 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4742 	280 	404 	4776 	1760 	5615 	217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	971 	2748 	1070 	30 	0 	0 	4 	0 	0 	0 	270 	9375 	3141 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	15 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         8        12         8        12         8        38        32        32        32        21        16        12        24        11        11 
dram[1]:         8        10         8        12         8        10        32        44        32        32        20        25        20        26        10        15 
dram[2]:         8        10         8         8         8         8        30        42        31        32        15        20        18        22        13        14 
dram[3]:        12         8        10         8         8         8        42        40        34        32        18        18        16        23        14        12 
dram[4]:         8         8        10         8         8         8        38        38        34        32        23        12        17        19        10         9 
dram[5]:         8        12         8        10         8         8        36        46        32        32        17        22        15        28         9        18 
maximum service time to same row:
dram[0]:      3917     11796      1787      1825      1858      1859      1829      1788      1794      1806      4312      1857      3000      2860      3235      3222 
dram[1]:      3544      5072      1822      1965      1890      2007      1832      1785      1797      1810      4379      1889      3175      3089      3463      3377 
dram[2]:      4322      5116      1963      1870      2102      1145      1834       987      1322      1797      1832      4351      3078      3132      3446      3197 
dram[3]:      4818      4922      1935      1979      2075      2076      1838      1791      1801      1801      1837      4233      3065      3063      3402      3312 
dram[4]:      5025      5094      1842      2023      1926      2068     15902      1794     14240     14362     12229      4632      3128      3151      3429      3469 
dram[5]:      6972      5087      1906      1929      1969      2016      1782      1797      1801      1281      1854      4453      3163      3200      3628      3591 
average row accesses per activate:
dram[0]:  3.605263  3.214286  3.555556  3.121951  3.459460  3.160494  3.585366  3.580247  4.329114  4.467533  3.342592  3.555556  3.450980  3.259259  3.008547  2.793651 
dram[1]:  2.978495  3.103448  3.047619  2.942529  2.976744  3.011765  3.161290  3.700000  3.510204  4.526316  3.290909  3.666667  3.229358  3.666667  3.034483  3.289720 
dram[2]:  2.693069  3.280488  2.844445  3.047619  2.813187  3.185185  3.266667  3.482353  3.583333  4.095238  2.957983  3.683673  3.087719  3.591837  3.008547  3.115044 
dram[3]:  3.226191  3.011236  3.084337  2.909091  3.282051  2.694737  3.721519  3.325843  4.195122  4.195122  3.485148  3.504854  3.142857  3.417476  2.909091  2.830645 
dram[4]:  3.139535  3.011236  3.084337  3.282051  3.413333  3.282051  3.703704  3.482353  4.070588  4.219512  3.436893  3.321101  3.142857  3.485148  3.259259  2.892562 
dram[5]:  2.842105  3.480520  3.084337  3.764706  2.909091  3.200000  3.186813  4.054794  4.144578  3.977011  3.417476  3.967033  3.200000  4.240964  3.008547  3.333333 
average row locality = 29786/8917 = 3.340361
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       146       142       128       128       128       128       148       146       214       216       226       224       224       224       224       224 
dram[1]:       145       142       128       128       128       128       148       149       215       216       226       224       224       224       224       224 
dram[2]:       144       141       128       128       128       129       148       150       216       216       224       226       224       224       224       224 
dram[3]:       143       140       128       128       128       128       148       150       216       216       224       226       224       224       224       223 
dram[4]:       142       140       128       128       128       128       149       150       217       217       225       226       224       224       224       222 
dram[5]:       142       140       128       128       128       128       146       150       216       218       224       226       224       224       224       222 
total reads: 17227
bank skew: 226/128 = 1.77
chip skew: 2874/2868 = 1.00
number of total write accesses:
dram[0]:       128       128       128       128       128       128       146       144       128       128       135       128       128       128       128       128 
dram[1]:       132       128       128       128       128       128       146       147       129       128       136       128       128       128       128       128 
dram[2]:       128       128       128       128       128       129       146       146       128       128       128       135       128       128       128       128 
dram[3]:       128       128       128       128       128       128       146       146       128       128       128       135       128       128       128       128 
dram[4]:       128       128       128       128       128       128       151       146       129       129       129       136       128       128       128       128 
dram[5]:       128       128       128       128       128       128       144       146       128       128       128       135       128       128       128       128 
total reads: 12559
bank skew: 151/128 = 1.18
chip skew: 2100/2089 = 1.01
average mf latency per bank:
dram[0]:        327       315       318       321       324       333       329       327       304       330       345       333       321       344       325       330
dram[1]:        328       339       311       362       321       363       318       347       320       360       350       389       343       373       326       355
dram[2]:        328       327       350       335       345       337       339       340       338       339       350       369       349       348       353       332
dram[3]:        429       377       419       385       427       386       405       377       379       368       406       406       418       379       404       369
dram[4]:        345       356       359       369       355       363       360       347       339       355       359       371       333       352       334       351
dram[5]:        340       357       352       371       355       384       349       367       356       372       390       387       370       396       357       370
maximum mf latency per bank:
dram[0]:       1066      1038      1100       965      1049      1160      1195      1197      1038      1047      1055      1071      1011       974      1107      1078
dram[1]:       1017      1230      1094      1295      1069      1229      1063      1225       958      1387       991      1208      1007      1124       911      1167
dram[2]:       1033       987      1189      1106      1156      1093      1322      1462      1087      1080      1092      1105      1098      1089      1053      1062
dram[3]:       1318      1316      1201      1215      1399      1142      1455      1254      1219      1118      1234      1097      1399      1220      1439      1080
dram[4]:       1113      1302      1147      1266      1219      1361      1320      1457      1150      1143      1126      1285      1110      1302      1113      1379
dram[5]:       1123      1242      1134      1175      1089      1243      1153      1255      1158      1280      1165      1239      1115      1221      1220      1250

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49417 n_nop=36624 n_act=1448 n_pre=1432 n_req=4959 n_rd=5740 n_write=4173 bw_util=0.4012
n_activity=29328 dram_eff=0.676
bk0: 292a 36668i bk1: 284a 35465i bk2: 256a 35770i bk3: 256a 35795i bk4: 256a 35658i bk5: 256a 35333i bk6: 296a 33815i bk7: 292a 34350i bk8: 428a 36892i bk9: 432a 35836i bk10: 452a 34180i bk11: 448a 33391i bk12: 448a 34338i bk13: 448a 32985i bk14: 448a 32658i bk15: 448a 32153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.53953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49417 n_nop=36494 n_act=1504 n_pre=1488 n_req=4971 n_rd=5746 n_write=4185 bw_util=0.4019
n_activity=28873 dram_eff=0.6879
bk0: 290a 36231i bk1: 284a 35757i bk2: 256a 35513i bk3: 256a 35158i bk4: 256a 35480i bk5: 256a 34857i bk6: 296a 33811i bk7: 298a 33598i bk8: 430a 36176i bk9: 432a 35385i bk10: 452a 34560i bk11: 448a 32692i bk12: 448a 33772i bk13: 448a 33477i bk14: 448a 33289i bk15: 448a 33200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.67631
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49417 n_nop=36421 n_act=1543 n_pre=1527 n_req=4966 n_rd=5748 n_write=4178 bw_util=0.4017
n_activity=29206 dram_eff=0.6797
bk0: 288a 36015i bk1: 282a 35298i bk2: 256a 35440i bk3: 256a 35623i bk4: 256a 35613i bk5: 258a 35277i bk6: 296a 33797i bk7: 300a 34264i bk8: 432a 36434i bk9: 432a 35611i bk10: 448a 33075i bk11: 452a 33568i bk12: 448a 33220i bk13: 448a 33662i bk14: 448a 33107i bk15: 448a 33316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.81181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49417 n_nop=36490 n_act=1513 n_pre=1497 n_req=4961 n_rd=5740 n_write=4177 bw_util=0.4014
n_activity=28807 dram_eff=0.6885
bk0: 286a 34540i bk1: 280a 36674i bk2: 256a 35616i bk3: 256a 35082i bk4: 256a 35004i bk5: 256a 35618i bk6: 296a 33874i bk7: 300a 34095i bk8: 432a 36306i bk9: 432a 35960i bk10: 448a 33632i bk11: 452a 32731i bk12: 448a 32721i bk13: 448a 32739i bk14: 448a 32384i bk15: 446a 32644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x8029ba80, atomic=0 1 entries : 0x7f51a7ec3560 :  mf: uid=470522, sid08:w31, part=4, addr=0x8029ba80, load , size=128, unknown  status = IN_PARTITION_DRAM (37436), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49417 n_nop=36550 n_act=1476 n_pre=1460 n_req=4972 n_rd=5744 n_write=4187 bw_util=0.4019
n_activity=29088 dram_eff=0.6828
bk0: 284a 36225i bk1: 280a 35526i bk2: 256a 35713i bk3: 256a 34539i bk4: 256a 35456i bk5: 256a 35364i bk6: 298a 33679i bk7: 300a 33944i bk8: 434a 36884i bk9: 434a 35259i bk10: 450a 33994i bk11: 452a 33332i bk12: 448a 33688i bk13: 448a 33444i bk14: 448a 33301i bk15: 444a 32655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.54285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49417 n_nop=36656 n_act=1434 n_pre=1418 n_req=4957 n_rd=5736 n_write=4173 bw_util=0.401
n_activity=28851 dram_eff=0.6869
bk0: 284a 36335i bk1: 280a 36131i bk2: 256a 35958i bk3: 256a 35927i bk4: 256a 35844i bk5: 256a 34930i bk6: 292a 34457i bk7: 300a 33829i bk8: 432a 36435i bk9: 436a 34921i bk10: 448a 33958i bk11: 452a 33133i bk12: 448a 33260i bk13: 448a 33708i bk14: 448a 32912i bk15: 444a 32305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.08774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1540, Miss = 1438, Miss_rate = 0.934, Pending_hits = 6, Reservation_fails = 156
L2_cache_bank[1]: Access = 1432, Miss = 1432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296
L2_cache_bank[2]: Access = 1562, Miss = 1438, Miss_rate = 0.921, Pending_hits = 9, Reservation_fails = 445
L2_cache_bank[3]: Access = 1463, Miss = 1435, Miss_rate = 0.981, Pending_hits = 3, Reservation_fails = 1209
L2_cache_bank[4]: Access = 1478, Miss = 1436, Miss_rate = 0.972, Pending_hits = 8, Reservation_fails = 818
L2_cache_bank[5]: Access = 1511, Miss = 1438, Miss_rate = 0.952, Pending_hits = 6, Reservation_fails = 697
L2_cache_bank[6]: Access = 1463, Miss = 1435, Miss_rate = 0.981, Pending_hits = 2, Reservation_fails = 410
L2_cache_bank[7]: Access = 1480, Miss = 1435, Miss_rate = 0.970, Pending_hits = 3, Reservation_fails = 143
L2_cache_bank[8]: Access = 1458, Miss = 1437, Miss_rate = 0.986, Pending_hits = 3, Reservation_fails = 269
L2_cache_bank[9]: Access = 1480, Miss = 1435, Miss_rate = 0.970, Pending_hits = 4, Reservation_fails = 432
L2_cache_bank[10]: Access = 1432, Miss = 1432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
L2_cache_bank[11]: Access = 1495, Miss = 1436, Miss_rate = 0.961, Pending_hits = 3, Reservation_fails = 1046
L2_total_cache_accesses = 17794
L2_total_cache_misses = 17227
L2_total_cache_miss_rate = 0.9681
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 6521
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1627
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4494
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 149
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.153

icnt_total_pkts_mem_to_simt=37615
icnt_total_pkts_simt_to_mem=68129
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.257
	minimum = 6
	maximum = 458
Network latency average = 26.7455
	minimum = 6
	maximum = 453
Slowest packet = 11266
Flit latency average = 31.387
	minimum = 6
	maximum = 449
Slowest flit = 33983
Fragmentation average = 1.03516
	minimum = 0
	maximum = 400
Injected packet rate average = 0.0493512
	minimum = 0.0443452 (at node 0)
	maximum = 0.0562025 (at node 18)
Accepted packet rate average = 0.0493512
	minimum = 0.0443452 (at node 0)
	maximum = 0.0562025 (at node 18)
Injected flit rate average = 0.148054
	minimum = 0.0552986 (at node 16)
	maximum = 0.226618 (at node 2)
Accepted flit rate average= 0.148054
	minimum = 0.0447706 (at node 0)
	maximum = 0.277822 (at node 18)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5031 (3 samples)
	minimum = 6 (3 samples)
	maximum = 192.667 (3 samples)
Network latency average = 15.4246 (3 samples)
	minimum = 6 (3 samples)
	maximum = 182 (3 samples)
Flit latency average = 16.5082 (3 samples)
	minimum = 6 (3 samples)
	maximum = 178 (3 samples)
Fragmentation average = 0.345052 (3 samples)
	minimum = 0 (3 samples)
	maximum = 133.333 (3 samples)
Injected packet rate average = 0.0239231 (3 samples)
	minimum = 0.0208134 (3 samples)
	maximum = 0.030808 (3 samples)
Accepted packet rate average = 0.0239231 (3 samples)
	minimum = 0.0208134 (3 samples)
	maximum = 0.030808 (3 samples)
Injected flit rate average = 0.0708649 (3 samples)
	minimum = 0.0248579 (3 samples)
	maximum = 0.121743 (3 samples)
Accepted flit rate average = 0.0708649 (3 samples)
	minimum = 0.0222664 (3 samples)
	maximum = 0.130635 (3 samples)
Injected packet size average = 2.96219 (3 samples)
Accepted packet size average = 2.96219 (3 samples)
Hops average = 1 (3 samples)
