INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/castor/seas_home/s/swang01/Documents/ese532_code/ese532_final_project_code/_x/reports/lzw_compress_hw
	Log files: /mnt/castor/seas_home/s/swang01/Documents/ese532_code/ese532_final_project_code/_x/logs/lzw_compress_hw
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/castor/seas_home/s/swang01/Documents/ese532_code/ese532_final_project_code/lzw_compress_hw.xo.compile_summary, at Sat Dec  7 21:16:59 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Dec  7 21:16:59 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/castor/seas_home/s/swang01/Documents/ese532_code/ese532_final_project_code/_x/reports/lzw_compress_hw/v++_compile_lzw_compress_hw_guidance.html', at Sat Dec  7 21:17:00 2024
INFO: [v++ 60-895]   Target platform: /home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home1/e/ese5320/u96v2_sbc_base/hw/u96v2_sbc_base.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: u96v2_sbc_base
INFO: [v++ 60-242] Creating kernel: 'lzw_compress_hw'

===>The following messages were generated while  performing high-level synthesis for kernel: lzw_compress_hw Log file: /mnt/castor/seas_home/s/swang01/Documents/ese532_code/ese532_final_project_code/_x/lzw_compress_hw/lzw_compress_hw/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_350_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_350_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_355_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_355_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_369_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 85, Depth = 86, loop 'VITIS_LOOP_369_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_402_4'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem' (/mnt/castor/seas_home/s/swang01/Documents/ese532_code/ese532_final_project_code/Server/lzw.cpp:411) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 73, loop 'VITIS_LOOP_402_4'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/castor/seas_home/s/swang01/Documents/ese532_code/ese532_final_project_code/_x/reports/lzw_compress_hw/system_estimate_lzw_compress_hw.xtxt
INFO: [v++ 60-586] Created lzw_compress_hw.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/castor/seas_home/s/swang01/Documents/ese532_code/ese532_final_project_code/lzw_compress_hw.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 53s
INFO: [v++ 60-1653] Closing dispatch client.
