[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr 11 2022, 21:01:09
The image is /home/jy/oscpu/bin/non-output/cpu-tests/prime-cpu-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000188 cmtcnt 2
commit group [01]: pc 0080000190 cmtcnt 2
commit group [02]: pc 0080000198 cmtcnt 2
commit group [03]: pc 00800001a0 cmtcnt 1
commit group [04]: pc 00800001e8 cmtcnt 2
commit group [05]: pc 0080000068 cmtcnt 2
commit group [06]: pc 0080000070 cmtcnt 2
commit group [07]: pc 0080000078 cmtcnt 2
commit group [08]: pc 0080000080 cmtcnt 2
commit group [09]: pc 0080000088 cmtcnt 1
commit group [10]: pc 0080000010 cmtcnt 1 <--
commit group [11]: pc 0080000178 cmtcnt 2
commit group [12]: pc 0080000180 cmtcnt 2
commit group [13]: pc 0080000188 cmtcnt 1
commit group [14]: pc 0080000194 cmtcnt 1
commit group [15]: pc 0080000198 cmtcnt 2

============== Commit Instr Trace ==============
commit inst [00]: pc 008000018c inst 40c585b3 wen 1 dst 0000000b data 0000000000000001
commit inst [01]: pc 0080000190 inst 00d56533 wen 1 dst 0000000a data 0000000000000001
commit inst [02]: pc 0080000194 inst 0016d693 wen 1 dst 0000000d data 0000000000000000
commit inst [03]: pc 0080000198 inst 00165613 wen 1 dst 0000000c data 0000000000000032
commit inst [04]: pc 008000019c inst fe0696e3 wen 0 dst 00000000 data 00000000800001f0
commit inst [05]: pc 00800001a0 inst 00008067 wen 1 dst 00000000 data 00000000800001a4
commit inst [06]: pc 00800001e8 inst 00058513 wen 1 dst 0000000a data 0000000000000001
commit inst [07]: pc 00800001ec inst 00028067 wen 1 dst 00000000 data 00000000800001f0
commit inst [08]: pc 0080000068 inst 0005051b wen 1 dst 0000000a data 0000000000000001
commit inst [09]: pc 008000006c inst 0014041b wen 1 dst 00000008 data 0000000000000065
commit inst [10]: pc 0080000070 inst 02050263 wen 0 dst 00000000 data 00000000800001f0
commit inst [11]: pc 0080000074 inst fe9414e3 wen 0 dst 00000000 data 00000000800001f0
commit inst [12]: pc 0080000078 inst 00291793 wen 1 dst 0000000f data 0000000000000000
commit inst [13]: pc 008000007c inst 00fa07b3 wen 1 dst 0000000f data 0000000000000000
commit inst [14]: pc 0080000080 inst 0007a503 wen 1 dst 0000000a data 0000000000000065
commit inst [15]: pc 0080000084 inst 0019091b wen 1 dst 00000012 data 0000000000000001
commit inst [16]: pc 0080000088 inst 40950533 wen 1 dst 0000000a data 0000000000000000
commit inst [17]: pc 0080000010 inst 00050463 wen 0 dst 00000000 data 00000000800001f0 <--
commit inst [18]: pc 0080000164 inst fff00513 wen 1 dst 0000000a data ffffffffffffffff
commit inst [19]: pc 0080000168 inst 02060c63 wen 0 dst 00000000 data 00000000800001f0
commit inst [20]: pc 008000016c inst 00100693 wen 1 dst 0000000d data 0000000000000001
commit inst [21]: pc 0080000170 inst 00b67a63 wen 0 dst 00000000 data 00000000800001f0
commit inst [22]: pc 0080000174 inst 00c05863 wen 0 dst 00000000 data 00000000800001f0
commit inst [23]: pc 0080000178 inst 00161613 wen 1 dst 0000000c data 00000000000000c8
commit inst [24]: pc 008000017c inst 00169693 wen 1 dst 0000000d data 0000000000000002
commit inst [25]: pc 0080000180 inst feb66ae3 wen 0 dst 00000000 data 00000000800001f0
commit inst [26]: pc 0080000184 inst 00000513 wen 1 dst 0000000a data 0000000000000000
commit inst [27]: pc 0080000188 inst 00c5e663 wen 0 dst 00000000 data 00000000800001f0
commit inst [28]: pc 0080000194 inst 0016d693 wen 1 dst 0000000d data 0000000000000001
commit inst [29]: pc 0080000198 inst 00165613 wen 1 dst 0000000c data 0000000000000064
commit inst [30]: pc 008000019c inst fe0696e3 wen 0 dst 00000000 data 00000000800001f0
commit inst [31]: pc 0080000188 inst 00c5e663 wen 0 dst 00000000 data 00000000800001f0

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
  $0: 0x0000000000000000   ra: 0x00000000800001e8   sp: 0x0000000080008fc0   gp: 0x352fdf98e52fcfc7 
  tp: 0xdcbf0f62626151e5   t0: 0x0000000080000068   t1: 0xf96a00e573cc4cd7   t2: 0xedfc400e6a038067 
  s0: 0x0000000000000065   s1: 0x0000000000000065   a0: 0x0000000000000001   a1: 0x0000000000000001 
  a2: 0x0000000000000032   a3: 0x0000000000000000   a4: 0x0000000000000000   a5: 0x0000000080000430 
  a6: 0xb6b252314923a1d9   a7: 0xd864129fbfcfde1f   s2: 0x0000000000000001   s3: 0x0000000000000097 
  s4: 0x0000000080000430   s5: 0xb1bcba8f7aefabc4   s6: 0xa0e62d20b46b5236   s7: 0xaecbb226c4d1e497 
  s8: 0x88bfc3bc6b955579   s9: 0xd07d9a22a3aa966a  s10: 0xe1be04456234661d  s11: 0x4c23bcb7582560ee 
  t3: 0x9f1221e4922f52ff   t4: 0xe30e9ccab7e1ce94   t5: 0xf3632551678d6045   t6: 0x5f8d2c8d47e26698 
 ft0: 0xf91ff0ef00008293  ft1: 0x0002806740a00533  ft2: 0x0005ca6300008293  ft3: 0xf79ff0ef00054c63 
 ft4: 0x0002806700058513  ft5: 0xfe0558e340b005b3  ft6: 0xf61ff0ef40a00533  ft7: 0x0002806740b00533 
 fs0: 0xf45514e301f29293  fs1: 0x0000079700008067  fa0: 0x0007b50324478793  fa1: 0xff0101130087b583 
 fa2: 0x0000061300000693  fa3: 0x0011342340a585b3  fa4: 0x00813083018000ef  fa5: 0x22a7b42300000797 
 fa6: 0x0000806701010113  fa7: 0xfd0101131a050e63  fs2: 0x00913c2302813023  fs3: 0x0211342301f57793 
 fs4: 0x0131342301213823  fs5: 0x0005049301413023  fs6: 0x0000051300050413  fs7: 0x27f0071314079a63 
 fs8: 0x0007851300058913  fs9: 0x0074f51314b77263 fs10: 0x00060a1300153513 fs11: 0xe35ff0ef00068993 
 ft8: 0x2004b02320048793  ft9: 0x2134b8232144b423 ft10: 0x0084041300043023 ft11: 0xfff00793fe879ce3 
pc: 0x0000000080000090 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
priviledgeMode: 3
     a0 different at pc = 0x008000008c, right= 0x0000000000000001, wrong = 0x0000000000000000
this_pc different at pc = 0x008000008c, right= 0x000000008000008c, wrong = 0x0000000080000010
Core 0: [31mABORT at pc = 0x80000010
[0m[35mtotal guest instructions = 4,689
[0m[35minstrCnt = 4,689, cycleCnt = 10,140, IPC = 0.462426
[0m[34mSeed=0 Guest cycle spent: 10,141 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 30ms
[0m