LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY busSpliterLab6 IS
	PORT ( in1: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			out1 : OUT STD_LOGIC_VECTOR(0 TO 2);
			out2 : OUT STD_LOGIC);		
END busSpliterLab6;
	
ARCHITECTURE Behavior OF busSpliterLab6 IS
BEGIN  
		out1 <= in1(2 DOWNTO 0);
		out2 <= in1(3);
END Behavior;