===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4861 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2626 ( 13.0%)    0.2626 ( 17.7%)  FIR Parser
    0.8697 ( 43.0%)    0.5525 ( 37.2%)  'firrtl.circuit' Pipeline
    0.1147 (  5.7%)    0.0595 (  4.0%)    'firrtl.module' Pipeline
    0.1146 (  5.7%)    0.0594 (  4.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0143 (  0.7%)    0.0143 (  1.0%)    InferWidths
    0.1282 (  6.3%)    0.1282 (  8.6%)    LowerFIRRTLTypes
    0.5657 ( 28.0%)    0.3037 ( 20.4%)    'firrtl.module' Pipeline
    0.0828 (  4.1%)    0.0466 (  3.1%)      ExpandWhens
    0.4828 ( 23.9%)    0.2571 ( 17.3%)      SimpleCanonicalizer
    0.0465 (  2.3%)    0.0465 (  3.1%)    IMConstProp
    0.0036 (  0.2%)    0.0036 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.2015 ( 10.0%)    0.2015 ( 13.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3960 ( 19.6%)    0.2065 ( 13.9%)  'hw.module' Pipeline
    0.0098 (  0.5%)    0.0063 (  0.4%)    HWCleanup
    0.1709 (  8.4%)    0.0873 (  5.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.2153 ( 10.6%)    0.1129 (  7.6%)    SimpleCanonicalizer
    0.0323 (  1.6%)    0.0323 (  2.2%)  HWLegalizeNames
    0.0678 (  3.4%)    0.0371 (  2.5%)  'hw.module' Pipeline
    0.0678 (  3.4%)    0.0371 (  2.5%)    PrettifyVerilog
    0.1927 (  9.5%)    0.1927 ( 13.0%)  Output
    0.0007 (  0.0%)    0.0007 (  0.0%)  Rest
    2.0235 (100.0%)    1.4861 (100.0%)  Total

{
  totalTime: 1.496,
  maxMemory: 92520448
}
