ARM GAS  /tmp/ccxeVkdf.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  28:Core/Src/stm32f1xx_hal_msp.c **** 
  29:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccxeVkdf.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** 
  34:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f1xx_hal_msp.c **** 
  39:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f1xx_hal_msp.c **** 
  44:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f1xx_hal_msp.c **** 
  49:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f1xx_hal_msp.c **** 
  54:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f1xx_hal_msp.c **** /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccxeVkdf.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  /tmp/ccxeVkdf.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_SPI_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_SPI_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 92 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 92 1 is_stmt 0 view .LVU21
 112 0000 10B5     		push	{r4, lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 8
 115              		.cfi_offset 4, -8
 116              		.cfi_offset 14, -4
 117 0002 86B0     		sub	sp, sp, #24
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 93 3 is_stmt 1 view .LVU22
 121              		.loc 1 93 20 is_stmt 0 view .LVU23
 122 0004 0023     		movs	r3, #0
 123 0006 0293     		str	r3, [sp, #8]
 124 0008 0393     		str	r3, [sp, #12]
 125 000a 0493     		str	r3, [sp, #16]
 126 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 127              		.loc 1 94 3 is_stmt 1 view .LVU24
 128              		.loc 1 94 10 is_stmt 0 view .LVU25
 129 000e 0268     		ldr	r2, [r0]
 130              		.loc 1 94 5 view .LVU26
 131 0010 1D4B     		ldr	r3, .L11
 132 0012 9A42     		cmp	r2, r3
 133 0014 01D0     		beq	.L9
 134              	.LVL4:
 135              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
ARM GAS  /tmp/ccxeVkdf.s 			page 5


  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     /* SPI1 DMA Init */
 113:Core/Src/stm32f1xx_hal_msp.c ****     /* SPI1_TX Init */
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA1_Channel3;
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 122:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 123:Core/Src/stm32f1xx_hal_msp.c ****     {
 124:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 125:Core/Src/stm32f1xx_hal_msp.c ****     }
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 132:Core/Src/stm32f1xx_hal_msp.c ****   }
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c **** }
 136              		.loc 1 134 1 view .LVU27
 137 0016 06B0     		add	sp, sp, #24
 138              	.LCFI4:
 139              		.cfi_remember_state
 140              		.cfi_def_cfa_offset 8
 141              		@ sp needed
 142 0018 10BD     		pop	{r4, pc}
 143              	.LVL5:
 144              	.L9:
 145              	.LCFI5:
 146              		.cfi_restore_state
 147              		.loc 1 134 1 view .LVU28
 148 001a 0446     		mov	r4, r0
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 149              		.loc 1 100 5 is_stmt 1 view .LVU29
 150              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 151              		.loc 1 100 5 view .LVU30
 100:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccxeVkdf.s 			page 6


 152              		.loc 1 100 5 view .LVU31
 153 001c 03F56043 		add	r3, r3, #57344
 154 0020 9A69     		ldr	r2, [r3, #24]
 155 0022 42F48052 		orr	r2, r2, #4096
 156 0026 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 100 5 view .LVU32
 158 0028 9A69     		ldr	r2, [r3, #24]
 159 002a 02F48052 		and	r2, r2, #4096
 160 002e 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 161              		.loc 1 100 5 view .LVU33
 162 0030 009A     		ldr	r2, [sp]
 163              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 164              		.loc 1 100 5 view .LVU34
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 165              		.loc 1 102 5 view .LVU35
 166              	.LBB6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 167              		.loc 1 102 5 view .LVU36
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 168              		.loc 1 102 5 view .LVU37
 169 0032 9A69     		ldr	r2, [r3, #24]
 170 0034 42F00402 		orr	r2, r2, #4
 171 0038 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 172              		.loc 1 102 5 view .LVU38
 173 003a 9B69     		ldr	r3, [r3, #24]
 174 003c 03F00403 		and	r3, r3, #4
 175 0040 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 176              		.loc 1 102 5 view .LVU39
 177 0042 019B     		ldr	r3, [sp, #4]
 178              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 179              		.loc 1 102 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 180              		.loc 1 107 5 view .LVU41
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181              		.loc 1 107 25 is_stmt 0 view .LVU42
 182 0044 A023     		movs	r3, #160
 183 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 184              		.loc 1 108 5 is_stmt 1 view .LVU43
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 185              		.loc 1 108 26 is_stmt 0 view .LVU44
 186 0048 0223     		movs	r3, #2
 187 004a 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 188              		.loc 1 109 5 is_stmt 1 view .LVU45
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189              		.loc 1 109 27 is_stmt 0 view .LVU46
 190 004c 0323     		movs	r3, #3
 191 004e 0593     		str	r3, [sp, #20]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 192              		.loc 1 110 5 is_stmt 1 view .LVU47
ARM GAS  /tmp/ccxeVkdf.s 			page 7


 193 0050 02A9     		add	r1, sp, #8
 194 0052 0E48     		ldr	r0, .L11+4
 195              	.LVL6:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 196              		.loc 1 110 5 is_stmt 0 view .LVU48
 197 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL7:
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 199              		.loc 1 114 5 is_stmt 1 view .LVU49
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 200              		.loc 1 114 27 is_stmt 0 view .LVU50
 201 0058 0D48     		ldr	r0, .L11+8
 202 005a 0E4B     		ldr	r3, .L11+12
 203 005c 0360     		str	r3, [r0]
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 204              		.loc 1 115 5 is_stmt 1 view .LVU51
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 205              		.loc 1 115 33 is_stmt 0 view .LVU52
 206 005e 1023     		movs	r3, #16
 207 0060 4360     		str	r3, [r0, #4]
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 208              		.loc 1 116 5 is_stmt 1 view .LVU53
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 209              		.loc 1 116 33 is_stmt 0 view .LVU54
 210 0062 0023     		movs	r3, #0
 211 0064 8360     		str	r3, [r0, #8]
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 212              		.loc 1 117 5 is_stmt 1 view .LVU55
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 213              		.loc 1 117 30 is_stmt 0 view .LVU56
 214 0066 8022     		movs	r2, #128
 215 0068 C260     		str	r2, [r0, #12]
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 216              		.loc 1 118 5 is_stmt 1 view .LVU57
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 217              		.loc 1 118 43 is_stmt 0 view .LVU58
 218 006a 0361     		str	r3, [r0, #16]
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 219              		.loc 1 119 5 is_stmt 1 view .LVU59
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 220              		.loc 1 119 40 is_stmt 0 view .LVU60
 221 006c 4361     		str	r3, [r0, #20]
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 222              		.loc 1 120 5 is_stmt 1 view .LVU61
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 223              		.loc 1 120 28 is_stmt 0 view .LVU62
 224 006e 8361     		str	r3, [r0, #24]
 121:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 225              		.loc 1 121 5 is_stmt 1 view .LVU63
 121:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 226              		.loc 1 121 32 is_stmt 0 view .LVU64
 227 0070 C361     		str	r3, [r0, #28]
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 228              		.loc 1 122 5 is_stmt 1 view .LVU65
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 229              		.loc 1 122 9 is_stmt 0 view .LVU66
 230 0072 FFF7FEFF 		bl	HAL_DMA_Init
ARM GAS  /tmp/ccxeVkdf.s 			page 8


 231              	.LVL8:
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 232              		.loc 1 122 8 view .LVU67
 233 0076 18B9     		cbnz	r0, .L10
 234              	.L7:
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 235              		.loc 1 127 5 is_stmt 1 view .LVU68
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 236              		.loc 1 127 5 view .LVU69
 237 0078 054B     		ldr	r3, .L11+8
 238 007a A364     		str	r3, [r4, #72]
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 239              		.loc 1 127 5 view .LVU70
 240 007c 5C62     		str	r4, [r3, #36]
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 241              		.loc 1 127 5 view .LVU71
 242              		.loc 1 134 1 is_stmt 0 view .LVU72
 243 007e CAE7     		b	.L5
 244              	.L10:
 124:Core/Src/stm32f1xx_hal_msp.c ****     }
 245              		.loc 1 124 7 is_stmt 1 view .LVU73
 246 0080 FFF7FEFF 		bl	Error_Handler
 247              	.LVL9:
 248 0084 F8E7     		b	.L7
 249              	.L12:
 250 0086 00BF     		.align	2
 251              	.L11:
 252 0088 00300140 		.word	1073819648
 253 008c 00080140 		.word	1073809408
 254 0090 00000000 		.word	hdma_spi1_tx
 255 0094 30000240 		.word	1073872944
 256              		.cfi_endproc
 257              	.LFE66:
 259              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 260              		.align	1
 261              		.global	HAL_SPI_MspDeInit
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 265              		.fpu softvfp
 267              	HAL_SPI_MspDeInit:
 268              	.LVL10:
 269              	.LFB67:
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c **** /**
 137:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 138:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 139:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 140:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 141:Core/Src/stm32f1xx_hal_msp.c **** */
 142:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 143:Core/Src/stm32f1xx_hal_msp.c **** {
 270              		.loc 1 143 1 view -0
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 0
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 144:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
ARM GAS  /tmp/ccxeVkdf.s 			page 9


 274              		.loc 1 144 3 view .LVU75
 275              		.loc 1 144 10 is_stmt 0 view .LVU76
 276 0000 0268     		ldr	r2, [r0]
 277              		.loc 1 144 5 view .LVU77
 278 0002 094B     		ldr	r3, .L20
 279 0004 9A42     		cmp	r2, r3
 280 0006 00D0     		beq	.L19
 281 0008 7047     		bx	lr
 282              	.L19:
 143:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 283              		.loc 1 143 1 view .LVU78
 284 000a 10B5     		push	{r4, lr}
 285              	.LCFI6:
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 4, -8
 288              		.cfi_offset 14, -4
 289 000c 0446     		mov	r4, r0
 145:Core/Src/stm32f1xx_hal_msp.c ****   {
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 149:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 150:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 290              		.loc 1 150 5 is_stmt 1 view .LVU79
 291 000e 074A     		ldr	r2, .L20+4
 292 0010 9369     		ldr	r3, [r2, #24]
 293 0012 23F48053 		bic	r3, r3, #4096
 294 0016 9361     		str	r3, [r2, #24]
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 153:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 154:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 155:Core/Src/stm32f1xx_hal_msp.c ****     */
 156:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 295              		.loc 1 156 5 view .LVU80
 296 0018 A021     		movs	r1, #160
 297 001a 0548     		ldr	r0, .L20+8
 298              	.LVL11:
 299              		.loc 1 156 5 is_stmt 0 view .LVU81
 300 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 301              	.LVL12:
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 158:Core/Src/stm32f1xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 302              		.loc 1 159 5 is_stmt 1 view .LVU82
 303 0020 A06C     		ldr	r0, [r4, #72]
 304 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 305              	.LVL13:
 160:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 163:Core/Src/stm32f1xx_hal_msp.c ****   }
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c **** }
 306              		.loc 1 165 1 is_stmt 0 view .LVU83
 307 0026 10BD     		pop	{r4, pc}
 308              	.LVL14:
ARM GAS  /tmp/ccxeVkdf.s 			page 10


 309              	.L21:
 310              		.loc 1 165 1 view .LVU84
 311              		.align	2
 312              	.L20:
 313 0028 00300140 		.word	1073819648
 314 002c 00100240 		.word	1073876992
 315 0030 00080140 		.word	1073809408
 316              		.cfi_endproc
 317              	.LFE67:
 319              		.text
 320              	.Letext0:
 321              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 322              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 323              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 324              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 325              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 326              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 327              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 328              		.file 9 "Core/Inc/main.h"
ARM GAS  /tmp/ccxeVkdf.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccxeVkdf.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccxeVkdf.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccxeVkdf.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccxeVkdf.s:97     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccxeVkdf.s:104    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccxeVkdf.s:252    .text.HAL_SPI_MspInit:0000000000000088 $d
     /tmp/ccxeVkdf.s:260    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccxeVkdf.s:267    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccxeVkdf.s:313    .text.HAL_SPI_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_spi1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
