// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_ber_Loop_dup_cha (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        chan_data_g_V_M_real_V_dout,
        chan_data_g_V_M_real_V_empty_n,
        chan_data_g_V_M_real_V_read,
        chan_data_g_V_M_imag_V_dout,
        chan_data_g_V_M_imag_V_empty_n,
        chan_data_g_V_M_imag_V_read,
        chan_data_i_V_M_real_V_din,
        chan_data_i_V_M_real_V_full_n,
        chan_data_i_V_M_real_V_write,
        chan_data_i_V_M_imag_V_din,
        chan_data_i_V_M_imag_V_full_n,
        chan_data_i_V_M_imag_V_write,
        block_cfg_outputs_dout,
        block_cfg_outputs_empty_n,
        block_cfg_outputs_read,
        chan_data_last_V_dout,
        chan_data_last_V_empty_n,
        chan_data_last_V_read
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [18:0] chan_data_g_V_M_real_V_dout;
input   chan_data_g_V_M_real_V_empty_n;
output   chan_data_g_V_M_real_V_read;
input  [18:0] chan_data_g_V_M_imag_V_dout;
input   chan_data_g_V_M_imag_V_empty_n;
output   chan_data_g_V_M_imag_V_read;
output  [18:0] chan_data_i_V_M_real_V_din;
input   chan_data_i_V_M_real_V_full_n;
output   chan_data_i_V_M_real_V_write;
output  [18:0] chan_data_i_V_M_imag_V_din;
input   chan_data_i_V_M_imag_V_full_n;
output   chan_data_i_V_M_imag_V_write;
input  [31:0] block_cfg_outputs_dout;
input   block_cfg_outputs_empty_n;
output   block_cfg_outputs_read;
input  [0:0] chan_data_last_V_dout;
input   chan_data_last_V_empty_n;
output   chan_data_last_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg block_cfg_outputs_read;
reg chan_data_last_V_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    chan_data_g_V_M_real_V_blk_n;
wire    ap_CS_fsm_state2;
reg    chan_data_g_V_M_imag_V_blk_n;
reg    chan_data_i_V_M_real_V_blk_n;
reg    chan_data_i_V_M_imag_V_blk_n;
reg    block_cfg_outputs_blk_n;
reg    chan_data_last_V_blk_n;
reg    ap_block_state1;
reg    chan_data_g_V_M_real_V0_update;
wire    chan_data_g_V_M_real_V0_status;
wire    chan_data_i_V_M_real_V1_status;
reg    ap_block_state2;
reg    chan_data_i_V_M_real_V1_update;
wire   [0:0] tmp_5_read_fu_162_p2;
wire    ap_CS_fsm_state3;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        block_cfg_outputs_blk_n = block_cfg_outputs_empty_n;
    end else begin
        block_cfg_outputs_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_block_state1 == 1'b0))) begin
        block_cfg_outputs_read = 1'b1;
    end else begin
        block_cfg_outputs_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        chan_data_g_V_M_imag_V_blk_n = chan_data_g_V_M_imag_V_empty_n;
    end else begin
        chan_data_g_V_M_imag_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (ap_block_state2 == 1'b0))) begin
        chan_data_g_V_M_real_V0_update = 1'b1;
    end else begin
        chan_data_g_V_M_real_V0_update = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        chan_data_g_V_M_real_V_blk_n = chan_data_g_V_M_real_V_empty_n;
    end else begin
        chan_data_g_V_M_real_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        chan_data_i_V_M_imag_V_blk_n = chan_data_i_V_M_imag_V_full_n;
    end else begin
        chan_data_i_V_M_imag_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (ap_block_state2 == 1'b0))) begin
        chan_data_i_V_M_real_V1_update = 1'b1;
    end else begin
        chan_data_i_V_M_real_V1_update = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        chan_data_i_V_M_real_V_blk_n = chan_data_i_V_M_real_V_full_n;
    end else begin
        chan_data_i_V_M_real_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        chan_data_last_V_blk_n = chan_data_last_V_empty_n;
    end else begin
        chan_data_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (ap_block_state2 == 1'b0))) begin
        chan_data_last_V_read = 1'b1;
    end else begin
        chan_data_last_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((ap_block_state1 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_block_state2 == 1'b0) & (tmp_5_read_fu_162_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_block_state2 == 1'b0) & (tmp_5_read_fu_162_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == block_cfg_outputs_empty_n));
end

always @ (*) begin
    ap_block_state2 = ((1'b0 == chan_data_g_V_M_real_V0_status) | (1'b0 == chan_data_i_V_M_real_V1_status) | (1'b0 == chan_data_last_V_empty_n));
end

assign chan_data_g_V_M_imag_V_read = chan_data_g_V_M_real_V0_update;

assign chan_data_g_V_M_real_V0_status = (chan_data_g_V_M_real_V_empty_n & chan_data_g_V_M_imag_V_empty_n);

assign chan_data_g_V_M_real_V_read = chan_data_g_V_M_real_V0_update;

assign chan_data_i_V_M_imag_V_din = chan_data_g_V_M_imag_V_dout;

assign chan_data_i_V_M_imag_V_write = chan_data_i_V_M_real_V1_update;

assign chan_data_i_V_M_real_V1_status = (chan_data_i_V_M_real_V_full_n & chan_data_i_V_M_imag_V_full_n);

assign chan_data_i_V_M_real_V_din = chan_data_g_V_M_real_V_dout;

assign chan_data_i_V_M_real_V_write = chan_data_i_V_M_real_V1_update;

assign tmp_5_read_fu_162_p2 = chan_data_last_V_dout;

endmodule //run_ber_Loop_dup_cha
