
DigitalClockUartLcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003388  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08003494  08003494  00004494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034e0  080034e0  0000501c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080034e0  080034e0  0000501c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080034e0  080034e0  0000501c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034e0  080034e0  000044e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080034e4  080034e4  000044e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  080034e8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  2000001c  08003504  0000501c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08003504  000050f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000501c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b252  00000000  00000000  00005045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d1d  00000000  00000000  00010297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  00011fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000086e  00000000  00000000  00012a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d8d  00000000  00000000  000132f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dbcb  00000000  00000000  0002a083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082fcf  00000000  00000000  00037c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bac1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c00  00000000  00000000  000bac60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000bd860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800347c 	.word	0x0800347c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	0800347c 	.word	0x0800347c

0800014c <lcd_init>:

static uint8_t command1[]={0x30,0x30,0x30,0x20,'\0'};
static uint8_t command[]={0x28,0x0E,0x01,0x06,0x80,'\0'};


void lcd_init(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
	//while(command[i]!='\0'){
	//	lcd_write_command(command[i]);
	//	i++;
	//}
	for(i=0;i<4;i++){
 8000156:	2300      	movs	r3, #0
 8000158:	71fb      	strb	r3, [r7, #7]
 800015a:	e00b      	b.n	8000174 <lcd_init+0x28>
		lcd_write_command8bitmode(command1[i]);
 800015c:	79fb      	ldrb	r3, [r7, #7]
 800015e:	4a12      	ldr	r2, [pc, #72]	@ (80001a8 <lcd_init+0x5c>)
 8000160:	5cd3      	ldrb	r3, [r2, r3]
 8000162:	4618      	mov	r0, r3
 8000164:	f000 f824 	bl	80001b0 <lcd_write_command8bitmode>
		HAL_Delay(5);
 8000168:	2005      	movs	r0, #5
 800016a:	f000 fd1b 	bl	8000ba4 <HAL_Delay>
	for(i=0;i<4;i++){
 800016e:	79fb      	ldrb	r3, [r7, #7]
 8000170:	3301      	adds	r3, #1
 8000172:	71fb      	strb	r3, [r7, #7]
 8000174:	79fb      	ldrb	r3, [r7, #7]
 8000176:	2b03      	cmp	r3, #3
 8000178:	d9f0      	bls.n	800015c <lcd_init+0x10>
	}
	for(i=0;i<6;i++){
 800017a:	2300      	movs	r3, #0
 800017c:	71fb      	strb	r3, [r7, #7]
 800017e:	e00b      	b.n	8000198 <lcd_init+0x4c>
		lcd_write_command4bitmode(command[i]);
 8000180:	79fb      	ldrb	r3, [r7, #7]
 8000182:	4a0a      	ldr	r2, [pc, #40]	@ (80001ac <lcd_init+0x60>)
 8000184:	5cd3      	ldrb	r3, [r2, r3]
 8000186:	4618      	mov	r0, r3
 8000188:	f000 f868 	bl	800025c <lcd_write_command4bitmode>
		HAL_Delay(5);
 800018c:	2005      	movs	r0, #5
 800018e:	f000 fd09 	bl	8000ba4 <HAL_Delay>
	for(i=0;i<6;i++){
 8000192:	79fb      	ldrb	r3, [r7, #7]
 8000194:	3301      	adds	r3, #1
 8000196:	71fb      	strb	r3, [r7, #7]
 8000198:	79fb      	ldrb	r3, [r7, #7]
 800019a:	2b05      	cmp	r3, #5
 800019c:	d9f0      	bls.n	8000180 <lcd_init+0x34>
	}
}
 800019e:	bf00      	nop
 80001a0:	bf00      	nop
 80001a2:	3708      	adds	r7, #8
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bd80      	pop	{r7, pc}
 80001a8:	20000000 	.word	0x20000000
 80001ac:	20000008 	.word	0x20000008

080001b0 <lcd_write_command8bitmode>:

void lcd_write_command8bitmode(uint8_t command)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b086      	sub	sp, #24
 80001b4:	af02      	add	r7, sp, #8
 80001b6:	4603      	mov	r3, r0
 80001b8:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = command&0xF0;
 80001ba:	79fb      	ldrb	r3, [r7, #7]
 80001bc:	f023 030f 	bic.w	r3, r3, #15
 80001c0:	73fb      	strb	r3, [r7, #15]
	uint8_t backlight = 0x08;
 80001c2:	2308      	movs	r3, #8
 80001c4:	73bb      	strb	r3, [r7, #14]
	uint8_t en = 0x04;
 80001c6:	2304      	movs	r3, #4
 80001c8:	737b      	strb	r3, [r7, #13]
	uint8_t rw = 0x02;
 80001ca:	2302      	movs	r3, #2
 80001cc:	733b      	strb	r3, [r7, #12]
	uint8_t rs = 0x01;
 80001ce:	2301      	movs	r3, #1
 80001d0:	72fb      	strb	r3, [r7, #11]
	uint8_t packet = (upper_nibble | backlight | en) & ~(rw | rs);
 80001d2:	7bfa      	ldrb	r2, [r7, #15]
 80001d4:	7bbb      	ldrb	r3, [r7, #14]
 80001d6:	4313      	orrs	r3, r2
 80001d8:	b2da      	uxtb	r2, r3
 80001da:	7b7b      	ldrb	r3, [r7, #13]
 80001dc:	4313      	orrs	r3, r2
 80001de:	b2db      	uxtb	r3, r3
 80001e0:	b25a      	sxtb	r2, r3
 80001e2:	7b39      	ldrb	r1, [r7, #12]
 80001e4:	7afb      	ldrb	r3, [r7, #11]
 80001e6:	430b      	orrs	r3, r1
 80001e8:	b2db      	uxtb	r3, r3
 80001ea:	b25b      	sxtb	r3, r3
 80001ec:	43db      	mvns	r3, r3
 80001ee:	b25b      	sxtb	r3, r3
 80001f0:	4013      	ands	r3, r2
 80001f2:	b25b      	sxtb	r3, r3
 80001f4:	b2db      	uxtb	r3, r3
 80001f6:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet, 1, 10);
 80001f8:	f107 020a 	add.w	r2, r7, #10
 80001fc:	230a      	movs	r3, #10
 80001fe:	9300      	str	r3, [sp, #0]
 8000200:	2301      	movs	r3, #1
 8000202:	214e      	movs	r1, #78	@ 0x4e
 8000204:	4814      	ldr	r0, [pc, #80]	@ (8000258 <lcd_write_command8bitmode+0xa8>)
 8000206:	f001 f8b5 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 800020a:	2001      	movs	r0, #1
 800020c:	f000 fcca 	bl	8000ba4 <HAL_Delay>
	packet = (upper_nibble | backlight) & ~(en | rw | rs);
 8000210:	7bfa      	ldrb	r2, [r7, #15]
 8000212:	7bbb      	ldrb	r3, [r7, #14]
 8000214:	4313      	orrs	r3, r2
 8000216:	b2db      	uxtb	r3, r3
 8000218:	b25a      	sxtb	r2, r3
 800021a:	7b79      	ldrb	r1, [r7, #13]
 800021c:	7b3b      	ldrb	r3, [r7, #12]
 800021e:	430b      	orrs	r3, r1
 8000220:	b2d9      	uxtb	r1, r3
 8000222:	7afb      	ldrb	r3, [r7, #11]
 8000224:	430b      	orrs	r3, r1
 8000226:	b2db      	uxtb	r3, r3
 8000228:	b25b      	sxtb	r3, r3
 800022a:	43db      	mvns	r3, r3
 800022c:	b25b      	sxtb	r3, r3
 800022e:	4013      	ands	r3, r2
 8000230:	b25b      	sxtb	r3, r3
 8000232:	b2db      	uxtb	r3, r3
 8000234:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet, 1, 10);
 8000236:	f107 020a 	add.w	r2, r7, #10
 800023a:	230a      	movs	r3, #10
 800023c:	9300      	str	r3, [sp, #0]
 800023e:	2301      	movs	r3, #1
 8000240:	214e      	movs	r1, #78	@ 0x4e
 8000242:	4805      	ldr	r0, [pc, #20]	@ (8000258 <lcd_write_command8bitmode+0xa8>)
 8000244:	f001 f896 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8000248:	2005      	movs	r0, #5
 800024a:	f000 fcab 	bl	8000ba4 <HAL_Delay>
}
 800024e:	bf00      	nop
 8000250:	3710      	adds	r7, #16
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	20000038 	.word	0x20000038

0800025c <lcd_write_command4bitmode>:


void lcd_write_command4bitmode(uint8_t command)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b086      	sub	sp, #24
 8000260:	af02      	add	r7, sp, #8
 8000262:	4603      	mov	r3, r0
 8000264:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = command&0xF0;
 8000266:	79fb      	ldrb	r3, [r7, #7]
 8000268:	f023 030f 	bic.w	r3, r3, #15
 800026c:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = (command<<4)&0xF0;
 800026e:	79fb      	ldrb	r3, [r7, #7]
 8000270:	011b      	lsls	r3, r3, #4
 8000272:	73bb      	strb	r3, [r7, #14]
	uint8_t backlight = 0x08;
 8000274:	2308      	movs	r3, #8
 8000276:	737b      	strb	r3, [r7, #13]
	uint8_t en = 0x04;
 8000278:	2304      	movs	r3, #4
 800027a:	733b      	strb	r3, [r7, #12]
	uint8_t rw = 0x02;
 800027c:	2302      	movs	r3, #2
 800027e:	72fb      	strb	r3, [r7, #11]
	uint8_t rs = 0x01;
 8000280:	2301      	movs	r3, #1
 8000282:	72bb      	strb	r3, [r7, #10]

	//uint8_t packet1 = upper_nibble | backlight ;
	//packet1 = packet1 | en ;
	//packet1 = packet1 &(~(rw|rs))  ;
	uint8_t packet1 = (upper_nibble | backlight | en ) & ~(rw | rs);
 8000284:	7bfa      	ldrb	r2, [r7, #15]
 8000286:	7b7b      	ldrb	r3, [r7, #13]
 8000288:	4313      	orrs	r3, r2
 800028a:	b2da      	uxtb	r2, r3
 800028c:	7b3b      	ldrb	r3, [r7, #12]
 800028e:	4313      	orrs	r3, r2
 8000290:	b2db      	uxtb	r3, r3
 8000292:	b25a      	sxtb	r2, r3
 8000294:	7af9      	ldrb	r1, [r7, #11]
 8000296:	7abb      	ldrb	r3, [r7, #10]
 8000298:	430b      	orrs	r3, r1
 800029a:	b2db      	uxtb	r3, r3
 800029c:	b25b      	sxtb	r3, r3
 800029e:	43db      	mvns	r3, r3
 80002a0:	b25b      	sxtb	r3, r3
 80002a2:	4013      	ands	r3, r2
 80002a4:	b25b      	sxtb	r3, r3
 80002a6:	b2db      	uxtb	r3, r3
 80002a8:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 80002aa:	f107 0209 	add.w	r2, r7, #9
 80002ae:	230a      	movs	r3, #10
 80002b0:	9300      	str	r3, [sp, #0]
 80002b2:	2301      	movs	r3, #1
 80002b4:	214e      	movs	r1, #78	@ 0x4e
 80002b6:	4833      	ldr	r0, [pc, #204]	@ (8000384 <lcd_write_command4bitmode+0x128>)
 80002b8:	f001 f85c 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80002bc:	2002      	movs	r0, #2
 80002be:	f000 fc71 	bl	8000ba4 <HAL_Delay>
	packet1 = (upper_nibble | backlight ) & ~(en | rw | rs);
 80002c2:	7bfa      	ldrb	r2, [r7, #15]
 80002c4:	7b7b      	ldrb	r3, [r7, #13]
 80002c6:	4313      	orrs	r3, r2
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	b25a      	sxtb	r2, r3
 80002cc:	7b39      	ldrb	r1, [r7, #12]
 80002ce:	7afb      	ldrb	r3, [r7, #11]
 80002d0:	430b      	orrs	r3, r1
 80002d2:	b2d9      	uxtb	r1, r3
 80002d4:	7abb      	ldrb	r3, [r7, #10]
 80002d6:	430b      	orrs	r3, r1
 80002d8:	b2db      	uxtb	r3, r3
 80002da:	b25b      	sxtb	r3, r3
 80002dc:	43db      	mvns	r3, r3
 80002de:	b25b      	sxtb	r3, r3
 80002e0:	4013      	ands	r3, r2
 80002e2:	b25b      	sxtb	r3, r3
 80002e4:	b2db      	uxtb	r3, r3
 80002e6:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 80002e8:	f107 0209 	add.w	r2, r7, #9
 80002ec:	230a      	movs	r3, #10
 80002ee:	9300      	str	r3, [sp, #0]
 80002f0:	2301      	movs	r3, #1
 80002f2:	214e      	movs	r1, #78	@ 0x4e
 80002f4:	4823      	ldr	r0, [pc, #140]	@ (8000384 <lcd_write_command4bitmode+0x128>)
 80002f6:	f001 f83d 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80002fa:	2002      	movs	r0, #2
 80002fc:	f000 fc52 	bl	8000ba4 <HAL_Delay>
	uint8_t packet2 = (lower_nibble | backlight | en ) & ~(rw | rs);
 8000300:	7bba      	ldrb	r2, [r7, #14]
 8000302:	7b7b      	ldrb	r3, [r7, #13]
 8000304:	4313      	orrs	r3, r2
 8000306:	b2da      	uxtb	r2, r3
 8000308:	7b3b      	ldrb	r3, [r7, #12]
 800030a:	4313      	orrs	r3, r2
 800030c:	b2db      	uxtb	r3, r3
 800030e:	b25a      	sxtb	r2, r3
 8000310:	7af9      	ldrb	r1, [r7, #11]
 8000312:	7abb      	ldrb	r3, [r7, #10]
 8000314:	430b      	orrs	r3, r1
 8000316:	b2db      	uxtb	r3, r3
 8000318:	b25b      	sxtb	r3, r3
 800031a:	43db      	mvns	r3, r3
 800031c:	b25b      	sxtb	r3, r3
 800031e:	4013      	ands	r3, r2
 8000320:	b25b      	sxtb	r3, r3
 8000322:	b2db      	uxtb	r3, r3
 8000324:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 8000326:	f107 0208 	add.w	r2, r7, #8
 800032a:	230a      	movs	r3, #10
 800032c:	9300      	str	r3, [sp, #0]
 800032e:	2301      	movs	r3, #1
 8000330:	214e      	movs	r1, #78	@ 0x4e
 8000332:	4814      	ldr	r0, [pc, #80]	@ (8000384 <lcd_write_command4bitmode+0x128>)
 8000334:	f001 f81e 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 8000338:	2002      	movs	r0, #2
 800033a:	f000 fc33 	bl	8000ba4 <HAL_Delay>
	packet2 = (lower_nibble | backlight ) & ~(en | rw | rs);
 800033e:	7bba      	ldrb	r2, [r7, #14]
 8000340:	7b7b      	ldrb	r3, [r7, #13]
 8000342:	4313      	orrs	r3, r2
 8000344:	b2db      	uxtb	r3, r3
 8000346:	b25a      	sxtb	r2, r3
 8000348:	7b39      	ldrb	r1, [r7, #12]
 800034a:	7afb      	ldrb	r3, [r7, #11]
 800034c:	430b      	orrs	r3, r1
 800034e:	b2d9      	uxtb	r1, r3
 8000350:	7abb      	ldrb	r3, [r7, #10]
 8000352:	430b      	orrs	r3, r1
 8000354:	b2db      	uxtb	r3, r3
 8000356:	b25b      	sxtb	r3, r3
 8000358:	43db      	mvns	r3, r3
 800035a:	b25b      	sxtb	r3, r3
 800035c:	4013      	ands	r3, r2
 800035e:	b25b      	sxtb	r3, r3
 8000360:	b2db      	uxtb	r3, r3
 8000362:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 8000364:	f107 0208 	add.w	r2, r7, #8
 8000368:	230a      	movs	r3, #10
 800036a:	9300      	str	r3, [sp, #0]
 800036c:	2301      	movs	r3, #1
 800036e:	214e      	movs	r1, #78	@ 0x4e
 8000370:	4804      	ldr	r0, [pc, #16]	@ (8000384 <lcd_write_command4bitmode+0x128>)
 8000372:	f000 ffff 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 8000376:	2002      	movs	r0, #2
 8000378:	f000 fc14 	bl	8000ba4 <HAL_Delay>
}
 800037c:	bf00      	nop
 800037e:	3710      	adds	r7, #16
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	20000038 	.word	0x20000038

08000388 <lcd_write_data4bitmode>:

void lcd_write_data4bitmode(uint8_t *data){
 8000388:	b580      	push	{r7, lr}
 800038a:	b086      	sub	sp, #24
 800038c:	af02      	add	r7, sp, #8
 800038e:	6078      	str	r0, [r7, #4]
	while(*data != '\0')
 8000390:	e08f      	b.n	80004b2 <lcd_write_data4bitmode+0x12a>
	{
	uint8_t upper_nibble = *data&0xF0;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	f023 030f 	bic.w	r3, r3, #15
 800039a:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = (*data<<4)&0xF0;
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	011b      	lsls	r3, r3, #4
 80003a2:	73bb      	strb	r3, [r7, #14]
	uint8_t backlight = 0x08;
 80003a4:	2308      	movs	r3, #8
 80003a6:	737b      	strb	r3, [r7, #13]
	uint8_t en = 0x04;
 80003a8:	2304      	movs	r3, #4
 80003aa:	733b      	strb	r3, [r7, #12]
	uint8_t rw = 0x02;
 80003ac:	2302      	movs	r3, #2
 80003ae:	72fb      	strb	r3, [r7, #11]
	uint8_t rs = 0x01;
 80003b0:	2301      	movs	r3, #1
 80003b2:	72bb      	strb	r3, [r7, #10]
	//uint8_t packet1 = upper_nibble | backlight | rs ;
	//packet1 = packet1 | en ;
	//packet1 = packet1 &(~rw)  ;
	uint8_t packet1 = (upper_nibble | backlight | en | rs) & ~(rw);
 80003b4:	7bfa      	ldrb	r2, [r7, #15]
 80003b6:	7b7b      	ldrb	r3, [r7, #13]
 80003b8:	4313      	orrs	r3, r2
 80003ba:	b2da      	uxtb	r2, r3
 80003bc:	7b3b      	ldrb	r3, [r7, #12]
 80003be:	4313      	orrs	r3, r2
 80003c0:	b2da      	uxtb	r2, r3
 80003c2:	7abb      	ldrb	r3, [r7, #10]
 80003c4:	4313      	orrs	r3, r2
 80003c6:	b2db      	uxtb	r3, r3
 80003c8:	b25a      	sxtb	r2, r3
 80003ca:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80003ce:	43db      	mvns	r3, r3
 80003d0:	b25b      	sxtb	r3, r3
 80003d2:	4013      	ands	r3, r2
 80003d4:	b25b      	sxtb	r3, r3
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 80003da:	f107 0209 	add.w	r2, r7, #9
 80003de:	230a      	movs	r3, #10
 80003e0:	9300      	str	r3, [sp, #0]
 80003e2:	2301      	movs	r3, #1
 80003e4:	214e      	movs	r1, #78	@ 0x4e
 80003e6:	4838      	ldr	r0, [pc, #224]	@ (80004c8 <lcd_write_data4bitmode+0x140>)
 80003e8:	f000 ffc4 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80003ec:	2002      	movs	r0, #2
 80003ee:	f000 fbd9 	bl	8000ba4 <HAL_Delay>
	//packet1 = packet1 &(~en)  ;
	packet1 = (upper_nibble | backlight | rs) & ~(en | rw);
 80003f2:	7bfa      	ldrb	r2, [r7, #15]
 80003f4:	7b7b      	ldrb	r3, [r7, #13]
 80003f6:	4313      	orrs	r3, r2
 80003f8:	b2da      	uxtb	r2, r3
 80003fa:	7abb      	ldrb	r3, [r7, #10]
 80003fc:	4313      	orrs	r3, r2
 80003fe:	b2db      	uxtb	r3, r3
 8000400:	b25a      	sxtb	r2, r3
 8000402:	7b39      	ldrb	r1, [r7, #12]
 8000404:	7afb      	ldrb	r3, [r7, #11]
 8000406:	430b      	orrs	r3, r1
 8000408:	b2db      	uxtb	r3, r3
 800040a:	b25b      	sxtb	r3, r3
 800040c:	43db      	mvns	r3, r3
 800040e:	b25b      	sxtb	r3, r3
 8000410:	4013      	ands	r3, r2
 8000412:	b25b      	sxtb	r3, r3
 8000414:	b2db      	uxtb	r3, r3
 8000416:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet1, 1, 10);
 8000418:	f107 0209 	add.w	r2, r7, #9
 800041c:	230a      	movs	r3, #10
 800041e:	9300      	str	r3, [sp, #0]
 8000420:	2301      	movs	r3, #1
 8000422:	214e      	movs	r1, #78	@ 0x4e
 8000424:	4828      	ldr	r0, [pc, #160]	@ (80004c8 <lcd_write_data4bitmode+0x140>)
 8000426:	f000 ffa5 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800042a:	2002      	movs	r0, #2
 800042c:	f000 fbba 	bl	8000ba4 <HAL_Delay>

	uint8_t packet2 = (lower_nibble | backlight | en | rs) & ~(rw);
 8000430:	7bba      	ldrb	r2, [r7, #14]
 8000432:	7b7b      	ldrb	r3, [r7, #13]
 8000434:	4313      	orrs	r3, r2
 8000436:	b2da      	uxtb	r2, r3
 8000438:	7b3b      	ldrb	r3, [r7, #12]
 800043a:	4313      	orrs	r3, r2
 800043c:	b2da      	uxtb	r2, r3
 800043e:	7abb      	ldrb	r3, [r7, #10]
 8000440:	4313      	orrs	r3, r2
 8000442:	b2db      	uxtb	r3, r3
 8000444:	b25a      	sxtb	r2, r3
 8000446:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800044a:	43db      	mvns	r3, r3
 800044c:	b25b      	sxtb	r3, r3
 800044e:	4013      	ands	r3, r2
 8000450:	b25b      	sxtb	r3, r3
 8000452:	b2db      	uxtb	r3, r3
 8000454:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 8000456:	f107 0208 	add.w	r2, r7, #8
 800045a:	230a      	movs	r3, #10
 800045c:	9300      	str	r3, [sp, #0]
 800045e:	2301      	movs	r3, #1
 8000460:	214e      	movs	r1, #78	@ 0x4e
 8000462:	4819      	ldr	r0, [pc, #100]	@ (80004c8 <lcd_write_data4bitmode+0x140>)
 8000464:	f000 ff86 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 8000468:	2002      	movs	r0, #2
 800046a:	f000 fb9b 	bl	8000ba4 <HAL_Delay>
	packet2 = (lower_nibble | backlight | rs) & ~(en | rw);
 800046e:	7bba      	ldrb	r2, [r7, #14]
 8000470:	7b7b      	ldrb	r3, [r7, #13]
 8000472:	4313      	orrs	r3, r2
 8000474:	b2da      	uxtb	r2, r3
 8000476:	7abb      	ldrb	r3, [r7, #10]
 8000478:	4313      	orrs	r3, r2
 800047a:	b2db      	uxtb	r3, r3
 800047c:	b25a      	sxtb	r2, r3
 800047e:	7b39      	ldrb	r1, [r7, #12]
 8000480:	7afb      	ldrb	r3, [r7, #11]
 8000482:	430b      	orrs	r3, r1
 8000484:	b2db      	uxtb	r3, r3
 8000486:	b25b      	sxtb	r3, r3
 8000488:	43db      	mvns	r3, r3
 800048a:	b25b      	sxtb	r3, r3
 800048c:	4013      	ands	r3, r2
 800048e:	b25b      	sxtb	r3, r3
 8000490:	b2db      	uxtb	r3, r3
 8000492:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, &packet2, 1, 10);
 8000494:	f107 0208 	add.w	r2, r7, #8
 8000498:	230a      	movs	r3, #10
 800049a:	9300      	str	r3, [sp, #0]
 800049c:	2301      	movs	r3, #1
 800049e:	214e      	movs	r1, #78	@ 0x4e
 80004a0:	4809      	ldr	r0, [pc, #36]	@ (80004c8 <lcd_write_data4bitmode+0x140>)
 80004a2:	f000 ff67 	bl	8001374 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80004a6:	2002      	movs	r0, #2
 80004a8:	f000 fb7c 	bl	8000ba4 <HAL_Delay>

	data++;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	3301      	adds	r3, #1
 80004b0:	607b      	str	r3, [r7, #4]
	while(*data != '\0')
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	781b      	ldrb	r3, [r3, #0]
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	f47f af6b 	bne.w	8000392 <lcd_write_data4bitmode+0xa>
	}
}
 80004bc:	bf00      	nop
 80004be:	bf00      	nop
 80004c0:	3710      	adds	r7, #16
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	20000038 	.word	0x20000038

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d2:	f000 fb05 	bl	8000ae0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d6:	f000 f863 	bl	80005a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004da:	f000 f957 	bl	800078c <MX_GPIO_Init>
  MX_I2C1_Init();
 80004de:	f000 f8b3 	bl	8000648 <MX_I2C1_Init>
  MX_RTC_Init();
 80004e2:	f000 f8df 	bl	80006a4 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80004e6:	f000 f927 	bl	8000738 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t hours,min,sec;

  uint8_t time[11]={'0','0',':','0','0',':','0','0','\0','\n','\r'};
 80004ea:	4a29      	ldr	r2, [pc, #164]	@ (8000590 <main+0xc4>)
 80004ec:	463b      	mov	r3, r7
 80004ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80004f0:	c303      	stmia	r3!, {r0, r1}
 80004f2:	801a      	strh	r2, [r3, #0]
 80004f4:	3302      	adds	r3, #2
 80004f6:	0c12      	lsrs	r2, r2, #16
 80004f8:	701a      	strb	r2, [r3, #0]

  lcd_init();
 80004fa:	f7ff fe27 	bl	800014c <lcd_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //counter_time = RTC_ReadTimeCounter(hrtc);

	  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 80004fe:	2201      	movs	r2, #1
 8000500:	4924      	ldr	r1, [pc, #144]	@ (8000594 <main+0xc8>)
 8000502:	4825      	ldr	r0, [pc, #148]	@ (8000598 <main+0xcc>)
 8000504:	f002 f93a 	bl	800277c <HAL_RTC_GetTime>
	  hours = gTime.Hours;
 8000508:	4b22      	ldr	r3, [pc, #136]	@ (8000594 <main+0xc8>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	73fb      	strb	r3, [r7, #15]
	  min = gTime.Minutes;
 800050e:	4b21      	ldr	r3, [pc, #132]	@ (8000594 <main+0xc8>)
 8000510:	785b      	ldrb	r3, [r3, #1]
 8000512:	73bb      	strb	r3, [r7, #14]
	  sec= gTime.Seconds;
 8000514:	4b1f      	ldr	r3, [pc, #124]	@ (8000594 <main+0xc8>)
 8000516:	789b      	ldrb	r3, [r3, #2]
 8000518:	737b      	strb	r3, [r7, #13]
	  time[0] = ((hours&0xF0)>>4)+0x30;
 800051a:	7bfb      	ldrb	r3, [r7, #15]
 800051c:	091b      	lsrs	r3, r3, #4
 800051e:	b2db      	uxtb	r3, r3
 8000520:	3330      	adds	r3, #48	@ 0x30
 8000522:	b2db      	uxtb	r3, r3
 8000524:	703b      	strb	r3, [r7, #0]
	  time[1] = (hours&0x0F)+0x30;
 8000526:	7bfb      	ldrb	r3, [r7, #15]
 8000528:	f003 030f 	and.w	r3, r3, #15
 800052c:	b2db      	uxtb	r3, r3
 800052e:	3330      	adds	r3, #48	@ 0x30
 8000530:	b2db      	uxtb	r3, r3
 8000532:	707b      	strb	r3, [r7, #1]
	  time[3] = ((min&0xF0)>>4)+0x30;
 8000534:	7bbb      	ldrb	r3, [r7, #14]
 8000536:	091b      	lsrs	r3, r3, #4
 8000538:	b2db      	uxtb	r3, r3
 800053a:	3330      	adds	r3, #48	@ 0x30
 800053c:	b2db      	uxtb	r3, r3
 800053e:	70fb      	strb	r3, [r7, #3]
	  time[4] = (min&0x0F)+0x30;
 8000540:	7bbb      	ldrb	r3, [r7, #14]
 8000542:	f003 030f 	and.w	r3, r3, #15
 8000546:	b2db      	uxtb	r3, r3
 8000548:	3330      	adds	r3, #48	@ 0x30
 800054a:	b2db      	uxtb	r3, r3
 800054c:	713b      	strb	r3, [r7, #4]
	  time[6] = ((sec&0xF0)>>4)+0x30;
 800054e:	7b7b      	ldrb	r3, [r7, #13]
 8000550:	091b      	lsrs	r3, r3, #4
 8000552:	b2db      	uxtb	r3, r3
 8000554:	3330      	adds	r3, #48	@ 0x30
 8000556:	b2db      	uxtb	r3, r3
 8000558:	71bb      	strb	r3, [r7, #6]
	  time[7] = (sec&0x0F)+0x30;
 800055a:	7b7b      	ldrb	r3, [r7, #13]
 800055c:	f003 030f 	and.w	r3, r3, #15
 8000560:	b2db      	uxtb	r3, r3
 8000562:	3330      	adds	r3, #48	@ 0x30
 8000564:	b2db      	uxtb	r3, r3
 8000566:	71fb      	strb	r3, [r7, #7]

	  HAL_UART_Transmit(&huart1, time, 10, 1000);
 8000568:	4639      	mov	r1, r7
 800056a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800056e:	220a      	movs	r2, #10
 8000570:	480a      	ldr	r0, [pc, #40]	@ (800059c <main+0xd0>)
 8000572:	f002 fd83 	bl	800307c <HAL_UART_Transmit>
	  //if()
	  lcd_write_command4bitmode(0x80);
 8000576:	2080      	movs	r0, #128	@ 0x80
 8000578:	f7ff fe70 	bl	800025c <lcd_write_command4bitmode>
	  lcd_write_data4bitmode(time);
 800057c:	463b      	mov	r3, r7
 800057e:	4618      	mov	r0, r3
 8000580:	f7ff ff02 	bl	8000388 <lcd_write_data4bitmode>

	  HAL_Delay(1000);
 8000584:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000588:	f000 fb0c 	bl	8000ba4 <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 800058c:	bf00      	nop
 800058e:	e7b6      	b.n	80004fe <main+0x32>
 8000590:	08003494 	.word	0x08003494
 8000594:	200000e8 	.word	0x200000e8
 8000598:	2000008c 	.word	0x2000008c
 800059c:	200000a0 	.word	0x200000a0

080005a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b094      	sub	sp, #80	@ 0x50
 80005a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005aa:	2228      	movs	r2, #40	@ 0x28
 80005ac:	2100      	movs	r1, #0
 80005ae:	4618      	mov	r0, r3
 80005b0:	f002 ff38 	bl	8003424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b4:	f107 0314 	add.w	r3, r7, #20
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80005d0:	230a      	movs	r3, #10
 80005d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d4:	2301      	movs	r3, #1
 80005d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d8:	2310      	movs	r3, #16
 80005da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80005dc:	2301      	movs	r3, #1
 80005de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005e0:	2300      	movs	r3, #0
 80005e2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005e8:	4618      	mov	r0, r3
 80005ea:	f001 fa27 	bl	8001a3c <HAL_RCC_OscConfig>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80005f4:	f000 f936 	bl	8000864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f8:	230f      	movs	r3, #15
 80005fa:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000608:	2300      	movs	r3, #0
 800060a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800060c:	f107 0314 	add.w	r3, r7, #20
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f001 fc94 	bl	8001f40 <HAL_RCC_ClockConfig>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800061e:	f000 f921 	bl	8000864 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000622:	2301      	movs	r3, #1
 8000624:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000626:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800062a:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	4618      	mov	r0, r3
 8000630:	f001 fe14 	bl	800225c <HAL_RCCEx_PeriphCLKConfig>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800063a:	f000 f913 	bl	8000864 <Error_Handler>
  }
}
 800063e:	bf00      	nop
 8000640:	3750      	adds	r7, #80	@ 0x50
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800064c:	4b12      	ldr	r3, [pc, #72]	@ (8000698 <MX_I2C1_Init+0x50>)
 800064e:	4a13      	ldr	r2, [pc, #76]	@ (800069c <MX_I2C1_Init+0x54>)
 8000650:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000652:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000654:	4a12      	ldr	r2, [pc, #72]	@ (80006a0 <MX_I2C1_Init+0x58>)
 8000656:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000658:	4b0f      	ldr	r3, [pc, #60]	@ (8000698 <MX_I2C1_Init+0x50>)
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800065e:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000660:	2200      	movs	r2, #0
 8000662:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000664:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000666:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800066a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800066c:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <MX_I2C1_Init+0x50>)
 800066e:	2200      	movs	r2, #0
 8000670:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000672:	4b09      	ldr	r3, [pc, #36]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000674:	2200      	movs	r2, #0
 8000676:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000678:	4b07      	ldr	r3, [pc, #28]	@ (8000698 <MX_I2C1_Init+0x50>)
 800067a:	2200      	movs	r2, #0
 800067c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800067e:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000680:	2200      	movs	r2, #0
 8000682:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000684:	4804      	ldr	r0, [pc, #16]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000686:	f000 fd31 	bl	80010ec <HAL_I2C_Init>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000690:	f000 f8e8 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000694:	bf00      	nop
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000038 	.word	0x20000038
 800069c:	40005400 	.word	0x40005400
 80006a0:	000186a0 	.word	0x000186a0

080006a4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	2100      	movs	r1, #0
 80006ae:	460a      	mov	r2, r1
 80006b0:	801a      	strh	r2, [r3, #0]
 80006b2:	460a      	mov	r2, r1
 80006b4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80006b6:	2300      	movs	r3, #0
 80006b8:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000730 <MX_RTC_Init+0x8c>)
 80006bc:	4a1d      	ldr	r2, [pc, #116]	@ (8000734 <MX_RTC_Init+0x90>)
 80006be:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80006c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000730 <MX_RTC_Init+0x8c>)
 80006c2:	f04f 32ff 	mov.w	r2, #4294967295
 80006c6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80006c8:	4b19      	ldr	r3, [pc, #100]	@ (8000730 <MX_RTC_Init+0x8c>)
 80006ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006ce:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006d0:	4817      	ldr	r0, [pc, #92]	@ (8000730 <MX_RTC_Init+0x8c>)
 80006d2:	f001 ff2f 	bl	8002534 <HAL_RTC_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80006dc:	f000 f8c2 	bl	8000864 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x15;
 80006e0:	2315      	movs	r3, #21
 80006e2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x31;
 80006e4:	2331      	movs	r3, #49	@ 0x31
 80006e6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2201      	movs	r2, #1
 80006f0:	4619      	mov	r1, r3
 80006f2:	480f      	ldr	r0, [pc, #60]	@ (8000730 <MX_RTC_Init+0x8c>)
 80006f4:	f001 ffaa 	bl	800264c <HAL_RTC_SetTime>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80006fe:	f000 f8b1 	bl	8000864 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8000702:	2305      	movs	r3, #5
 8000704:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_NOVEMBER;
 8000706:	2311      	movs	r3, #17
 8000708:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 800070a:	2301      	movs	r3, #1
 800070c:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800070e:	2300      	movs	r3, #0
 8000710:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000712:	463b      	mov	r3, r7
 8000714:	2201      	movs	r2, #1
 8000716:	4619      	mov	r1, r3
 8000718:	4805      	ldr	r0, [pc, #20]	@ (8000730 <MX_RTC_Init+0x8c>)
 800071a:	f002 f907 	bl	800292c <HAL_RTC_SetDate>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8000724:	f000 f89e 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	2000008c 	.word	0x2000008c
 8000734:	40002800 	.word	0x40002800

08000738 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800073c:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <MX_USART1_UART_Init+0x4c>)
 800073e:	4a12      	ldr	r2, [pc, #72]	@ (8000788 <MX_USART1_UART_Init+0x50>)
 8000740:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000742:	4b10      	ldr	r3, [pc, #64]	@ (8000784 <MX_USART1_UART_Init+0x4c>)
 8000744:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000748:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <MX_USART1_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000750:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <MX_USART1_UART_Init+0x4c>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <MX_USART1_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800075c:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <MX_USART1_UART_Init+0x4c>)
 800075e:	220c      	movs	r2, #12
 8000760:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000762:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <MX_USART1_UART_Init+0x4c>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <MX_USART1_UART_Init+0x4c>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800076e:	4805      	ldr	r0, [pc, #20]	@ (8000784 <MX_USART1_UART_Init+0x4c>)
 8000770:	f002 fc34 	bl	8002fdc <HAL_UART_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800077a:	f000 f873 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200000a0 	.word	0x200000a0
 8000788:	40013800 	.word	0x40013800

0800078c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b088      	sub	sp, #32
 8000790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000792:	f107 0310 	add.w	r3, r7, #16
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
 800079e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a0:	4b2d      	ldr	r3, [pc, #180]	@ (8000858 <MX_GPIO_Init+0xcc>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	4a2c      	ldr	r2, [pc, #176]	@ (8000858 <MX_GPIO_Init+0xcc>)
 80007a6:	f043 0310 	orr.w	r3, r3, #16
 80007aa:	6193      	str	r3, [r2, #24]
 80007ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000858 <MX_GPIO_Init+0xcc>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	f003 0310 	and.w	r3, r3, #16
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b8:	4b27      	ldr	r3, [pc, #156]	@ (8000858 <MX_GPIO_Init+0xcc>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	4a26      	ldr	r2, [pc, #152]	@ (8000858 <MX_GPIO_Init+0xcc>)
 80007be:	f043 0304 	orr.w	r3, r3, #4
 80007c2:	6193      	str	r3, [r2, #24]
 80007c4:	4b24      	ldr	r3, [pc, #144]	@ (8000858 <MX_GPIO_Init+0xcc>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	f003 0304 	and.w	r3, r3, #4
 80007cc:	60bb      	str	r3, [r7, #8]
 80007ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d0:	4b21      	ldr	r3, [pc, #132]	@ (8000858 <MX_GPIO_Init+0xcc>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	4a20      	ldr	r2, [pc, #128]	@ (8000858 <MX_GPIO_Init+0xcc>)
 80007d6:	f043 0308 	orr.w	r3, r3, #8
 80007da:	6193      	str	r3, [r2, #24]
 80007dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000858 <MX_GPIO_Init+0xcc>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	f003 0308 	and.w	r3, r3, #8
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ee:	481b      	ldr	r0, [pc, #108]	@ (800085c <MX_GPIO_Init+0xd0>)
 80007f0:	f000 fc64 	bl	80010bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2103      	movs	r1, #3
 80007f8:	4819      	ldr	r0, [pc, #100]	@ (8000860 <MX_GPIO_Init+0xd4>)
 80007fa:	f000 fc5f 	bl	80010bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80007fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000802:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000804:	2301      	movs	r3, #1
 8000806:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080c:	2302      	movs	r3, #2
 800080e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000810:	f107 0310 	add.w	r3, r7, #16
 8000814:	4619      	mov	r1, r3
 8000816:	4811      	ldr	r0, [pc, #68]	@ (800085c <MX_GPIO_Init+0xd0>)
 8000818:	f000 facc 	bl	8000db4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800081c:	2303      	movs	r3, #3
 800081e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000820:	2301      	movs	r3, #1
 8000822:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	2300      	movs	r3, #0
 8000826:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000828:	2302      	movs	r3, #2
 800082a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082c:	f107 0310 	add.w	r3, r7, #16
 8000830:	4619      	mov	r1, r3
 8000832:	480b      	ldr	r0, [pc, #44]	@ (8000860 <MX_GPIO_Init+0xd4>)
 8000834:	f000 fabe 	bl	8000db4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000838:	2304      	movs	r3, #4
 800083a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800083c:	2300      	movs	r3, #0
 800083e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000844:	f107 0310 	add.w	r3, r7, #16
 8000848:	4619      	mov	r1, r3
 800084a:	4805      	ldr	r0, [pc, #20]	@ (8000860 <MX_GPIO_Init+0xd4>)
 800084c:	f000 fab2 	bl	8000db4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000850:	bf00      	nop
 8000852:	3720      	adds	r7, #32
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40021000 	.word	0x40021000
 800085c:	40011000 	.word	0x40011000
 8000860:	40010800 	.word	0x40010800

08000864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000868:	b672      	cpsid	i
}
 800086a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <Error_Handler+0x8>

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b480      	push	{r7}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000876:	4b15      	ldr	r3, [pc, #84]	@ (80008cc <HAL_MspInit+0x5c>)
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	4a14      	ldr	r2, [pc, #80]	@ (80008cc <HAL_MspInit+0x5c>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6193      	str	r3, [r2, #24]
 8000882:	4b12      	ldr	r3, [pc, #72]	@ (80008cc <HAL_MspInit+0x5c>)
 8000884:	699b      	ldr	r3, [r3, #24]
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800088e:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <HAL_MspInit+0x5c>)
 8000890:	69db      	ldr	r3, [r3, #28]
 8000892:	4a0e      	ldr	r2, [pc, #56]	@ (80008cc <HAL_MspInit+0x5c>)
 8000894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000898:	61d3      	str	r3, [r2, #28]
 800089a:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <HAL_MspInit+0x5c>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80008a6:	4b0a      	ldr	r3, [pc, #40]	@ (80008d0 <HAL_MspInit+0x60>)
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	4a04      	ldr	r2, [pc, #16]	@ (80008d0 <HAL_MspInit+0x60>)
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c2:	bf00      	nop
 80008c4:	3714      	adds	r7, #20
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bc80      	pop	{r7}
 80008ca:	4770      	bx	lr
 80008cc:	40021000 	.word	0x40021000
 80008d0:	40010000 	.word	0x40010000

080008d4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b088      	sub	sp, #32
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008dc:	f107 0310 	add.w	r3, r7, #16
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a15      	ldr	r2, [pc, #84]	@ (8000944 <HAL_I2C_MspInit+0x70>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d123      	bne.n	800093c <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f4:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <HAL_I2C_MspInit+0x74>)
 80008f6:	699b      	ldr	r3, [r3, #24]
 80008f8:	4a13      	ldr	r2, [pc, #76]	@ (8000948 <HAL_I2C_MspInit+0x74>)
 80008fa:	f043 0308 	orr.w	r3, r3, #8
 80008fe:	6193      	str	r3, [r2, #24]
 8000900:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <HAL_I2C_MspInit+0x74>)
 8000902:	699b      	ldr	r3, [r3, #24]
 8000904:	f003 0308 	and.w	r3, r3, #8
 8000908:	60fb      	str	r3, [r7, #12]
 800090a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800090c:	23c0      	movs	r3, #192	@ 0xc0
 800090e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000910:	2312      	movs	r3, #18
 8000912:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000914:	2303      	movs	r3, #3
 8000916:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000918:	f107 0310 	add.w	r3, r7, #16
 800091c:	4619      	mov	r1, r3
 800091e:	480b      	ldr	r0, [pc, #44]	@ (800094c <HAL_I2C_MspInit+0x78>)
 8000920:	f000 fa48 	bl	8000db4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000924:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <HAL_I2C_MspInit+0x74>)
 8000926:	69db      	ldr	r3, [r3, #28]
 8000928:	4a07      	ldr	r2, [pc, #28]	@ (8000948 <HAL_I2C_MspInit+0x74>)
 800092a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800092e:	61d3      	str	r3, [r2, #28]
 8000930:	4b05      	ldr	r3, [pc, #20]	@ (8000948 <HAL_I2C_MspInit+0x74>)
 8000932:	69db      	ldr	r3, [r3, #28]
 8000934:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800093c:	bf00      	nop
 800093e:	3720      	adds	r7, #32
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	40005400 	.word	0x40005400
 8000948:	40021000 	.word	0x40021000
 800094c:	40010c00 	.word	0x40010c00

08000950 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a0b      	ldr	r2, [pc, #44]	@ (800098c <HAL_RTC_MspInit+0x3c>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d110      	bne.n	8000984 <HAL_RTC_MspInit+0x34>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000962:	f001 f85f 	bl	8001a24 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000966:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <HAL_RTC_MspInit+0x40>)
 8000968:	69db      	ldr	r3, [r3, #28]
 800096a:	4a09      	ldr	r2, [pc, #36]	@ (8000990 <HAL_RTC_MspInit+0x40>)
 800096c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000970:	61d3      	str	r3, [r2, #28]
 8000972:	4b07      	ldr	r3, [pc, #28]	@ (8000990 <HAL_RTC_MspInit+0x40>)
 8000974:	69db      	ldr	r3, [r3, #28]
 8000976:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800097e:	4b05      	ldr	r3, [pc, #20]	@ (8000994 <HAL_RTC_MspInit+0x44>)
 8000980:	2201      	movs	r2, #1
 8000982:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000984:	bf00      	nop
 8000986:	3710      	adds	r7, #16
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40002800 	.word	0x40002800
 8000990:	40021000 	.word	0x40021000
 8000994:	4242043c 	.word	0x4242043c

08000998 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b088      	sub	sp, #32
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a0:	f107 0310 	add.w	r3, r7, #16
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4a1c      	ldr	r2, [pc, #112]	@ (8000a24 <HAL_UART_MspInit+0x8c>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d131      	bne.n	8000a1c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a28 <HAL_UART_MspInit+0x90>)
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	4a1a      	ldr	r2, [pc, #104]	@ (8000a28 <HAL_UART_MspInit+0x90>)
 80009be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009c2:	6193      	str	r3, [r2, #24]
 80009c4:	4b18      	ldr	r3, [pc, #96]	@ (8000a28 <HAL_UART_MspInit+0x90>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009cc:	60fb      	str	r3, [r7, #12]
 80009ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d0:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <HAL_UART_MspInit+0x90>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	4a14      	ldr	r2, [pc, #80]	@ (8000a28 <HAL_UART_MspInit+0x90>)
 80009d6:	f043 0304 	orr.w	r3, r3, #4
 80009da:	6193      	str	r3, [r2, #24]
 80009dc:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <HAL_UART_MspInit+0x90>)
 80009de:	699b      	ldr	r3, [r3, #24]
 80009e0:	f003 0304 	and.w	r3, r3, #4
 80009e4:	60bb      	str	r3, [r7, #8]
 80009e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ee:	2302      	movs	r3, #2
 80009f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009f2:	2303      	movs	r3, #3
 80009f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f6:	f107 0310 	add.w	r3, r7, #16
 80009fa:	4619      	mov	r1, r3
 80009fc:	480b      	ldr	r0, [pc, #44]	@ (8000a2c <HAL_UART_MspInit+0x94>)
 80009fe:	f000 f9d9 	bl	8000db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a10:	f107 0310 	add.w	r3, r7, #16
 8000a14:	4619      	mov	r1, r3
 8000a16:	4805      	ldr	r0, [pc, #20]	@ (8000a2c <HAL_UART_MspInit+0x94>)
 8000a18:	f000 f9cc 	bl	8000db4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40013800 	.word	0x40013800
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	40010800 	.word	0x40010800

08000a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <NMI_Handler+0x4>

08000a38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <HardFault_Handler+0x4>

08000a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <MemManage_Handler+0x4>

08000a48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <BusFault_Handler+0x4>

08000a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <UsageFault_Handler+0x4>

08000a58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a5c:	bf00      	nop
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr

08000a64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc80      	pop	{r7}
 8000a6e:	4770      	bx	lr

08000a70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bc80      	pop	{r7}
 8000a7a:	4770      	bx	lr

08000a7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a80:	f000 f874 	bl	8000b6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr

08000a94 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a94:	f7ff fff8 	bl	8000a88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a98:	480b      	ldr	r0, [pc, #44]	@ (8000ac8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a9a:	490c      	ldr	r1, [pc, #48]	@ (8000acc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a9c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ad0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa0:	e002      	b.n	8000aa8 <LoopCopyDataInit>

08000aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aa6:	3304      	adds	r3, #4

08000aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aac:	d3f9      	bcc.n	8000aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aae:	4a09      	ldr	r2, [pc, #36]	@ (8000ad4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ab0:	4c09      	ldr	r4, [pc, #36]	@ (8000ad8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab4:	e001      	b.n	8000aba <LoopFillZerobss>

08000ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab8:	3204      	adds	r2, #4

08000aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000abc:	d3fb      	bcc.n	8000ab6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000abe:	f002 fcb9 	bl	8003434 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ac2:	f7ff fd03 	bl	80004cc <main>
  bx lr
 8000ac6:	4770      	bx	lr
  ldr r0, =_sdata
 8000ac8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000acc:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000ad0:	080034e8 	.word	0x080034e8
  ldr r2, =_sbss
 8000ad4:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000ad8:	200000f0 	.word	0x200000f0

08000adc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000adc:	e7fe      	b.n	8000adc <ADC1_2_IRQHandler>
	...

08000ae0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <HAL_Init+0x28>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a07      	ldr	r2, [pc, #28]	@ (8000b08 <HAL_Init+0x28>)
 8000aea:	f043 0310 	orr.w	r3, r3, #16
 8000aee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000af0:	2003      	movs	r0, #3
 8000af2:	f000 f92b 	bl	8000d4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000af6:	200f      	movs	r0, #15
 8000af8:	f000 f808 	bl	8000b0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000afc:	f7ff feb8 	bl	8000870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b00:	2300      	movs	r3, #0
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40022000 	.word	0x40022000

08000b0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b14:	4b12      	ldr	r3, [pc, #72]	@ (8000b60 <HAL_InitTick+0x54>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <HAL_InitTick+0x58>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f000 f935 	bl	8000d9a <HAL_SYSTICK_Config>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	e00e      	b.n	8000b58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2b0f      	cmp	r3, #15
 8000b3e:	d80a      	bhi.n	8000b56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b40:	2200      	movs	r2, #0
 8000b42:	6879      	ldr	r1, [r7, #4]
 8000b44:	f04f 30ff 	mov.w	r0, #4294967295
 8000b48:	f000 f90b 	bl	8000d62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b4c:	4a06      	ldr	r2, [pc, #24]	@ (8000b68 <HAL_InitTick+0x5c>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b52:	2300      	movs	r3, #0
 8000b54:	e000      	b.n	8000b58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000010 	.word	0x20000010
 8000b64:	20000018 	.word	0x20000018
 8000b68:	20000014 	.word	0x20000014

08000b6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b70:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <HAL_IncTick+0x1c>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b05      	ldr	r3, [pc, #20]	@ (8000b8c <HAL_IncTick+0x20>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	4a03      	ldr	r2, [pc, #12]	@ (8000b8c <HAL_IncTick+0x20>)
 8000b7e:	6013      	str	r3, [r2, #0]
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr
 8000b88:	20000018 	.word	0x20000018
 8000b8c:	200000ec 	.word	0x200000ec

08000b90 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  return uwTick;
 8000b94:	4b02      	ldr	r3, [pc, #8]	@ (8000ba0 <HAL_GetTick+0x10>)
 8000b96:	681b      	ldr	r3, [r3, #0]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bc80      	pop	{r7}
 8000b9e:	4770      	bx	lr
 8000ba0:	200000ec 	.word	0x200000ec

08000ba4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bac:	f7ff fff0 	bl	8000b90 <HAL_GetTick>
 8000bb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bbc:	d005      	beq.n	8000bca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000be8 <HAL_Delay+0x44>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bca:	bf00      	nop
 8000bcc:	f7ff ffe0 	bl	8000b90 <HAL_GetTick>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	68fa      	ldr	r2, [r7, #12]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d8f7      	bhi.n	8000bcc <HAL_Delay+0x28>
  {
  }
}
 8000bdc:	bf00      	nop
 8000bde:	bf00      	nop
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000018 	.word	0x20000018

08000bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f003 0307 	and.w	r3, r3, #7
 8000bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c30 <__NVIC_SetPriorityGrouping+0x44>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c02:	68ba      	ldr	r2, [r7, #8]
 8000c04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c1e:	4a04      	ldr	r2, [pc, #16]	@ (8000c30 <__NVIC_SetPriorityGrouping+0x44>)
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	60d3      	str	r3, [r2, #12]
}
 8000c24:	bf00      	nop
 8000c26:	3714      	adds	r7, #20
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bc80      	pop	{r7}
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c38:	4b04      	ldr	r3, [pc, #16]	@ (8000c4c <__NVIC_GetPriorityGrouping+0x18>)
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	0a1b      	lsrs	r3, r3, #8
 8000c3e:	f003 0307 	and.w	r3, r3, #7
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	6039      	str	r1, [r7, #0]
 8000c5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	db0a      	blt.n	8000c7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	b2da      	uxtb	r2, r3
 8000c68:	490c      	ldr	r1, [pc, #48]	@ (8000c9c <__NVIC_SetPriority+0x4c>)
 8000c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6e:	0112      	lsls	r2, r2, #4
 8000c70:	b2d2      	uxtb	r2, r2
 8000c72:	440b      	add	r3, r1
 8000c74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c78:	e00a      	b.n	8000c90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	4908      	ldr	r1, [pc, #32]	@ (8000ca0 <__NVIC_SetPriority+0x50>)
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	f003 030f 	and.w	r3, r3, #15
 8000c86:	3b04      	subs	r3, #4
 8000c88:	0112      	lsls	r2, r2, #4
 8000c8a:	b2d2      	uxtb	r2, r2
 8000c8c:	440b      	add	r3, r1
 8000c8e:	761a      	strb	r2, [r3, #24]
}
 8000c90:	bf00      	nop
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bc80      	pop	{r7}
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	e000e100 	.word	0xe000e100
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b089      	sub	sp, #36	@ 0x24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60f8      	str	r0, [r7, #12]
 8000cac:	60b9      	str	r1, [r7, #8]
 8000cae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	f003 0307 	and.w	r3, r3, #7
 8000cb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	f1c3 0307 	rsb	r3, r3, #7
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	bf28      	it	cs
 8000cc2:	2304      	movcs	r3, #4
 8000cc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	3304      	adds	r3, #4
 8000cca:	2b06      	cmp	r3, #6
 8000ccc:	d902      	bls.n	8000cd4 <NVIC_EncodePriority+0x30>
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	3b03      	subs	r3, #3
 8000cd2:	e000      	b.n	8000cd6 <NVIC_EncodePriority+0x32>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	43da      	mvns	r2, r3
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	401a      	ands	r2, r3
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cec:	f04f 31ff 	mov.w	r1, #4294967295
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf6:	43d9      	mvns	r1, r3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cfc:	4313      	orrs	r3, r2
         );
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3724      	adds	r7, #36	@ 0x24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bc80      	pop	{r7}
 8000d06:	4770      	bx	lr

08000d08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d18:	d301      	bcc.n	8000d1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e00f      	b.n	8000d3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <SysTick_Config+0x40>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3b01      	subs	r3, #1
 8000d24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d26:	210f      	movs	r1, #15
 8000d28:	f04f 30ff 	mov.w	r0, #4294967295
 8000d2c:	f7ff ff90 	bl	8000c50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d30:	4b05      	ldr	r3, [pc, #20]	@ (8000d48 <SysTick_Config+0x40>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d36:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <SysTick_Config+0x40>)
 8000d38:	2207      	movs	r2, #7
 8000d3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	e000e010 	.word	0xe000e010

08000d4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff49 	bl	8000bec <__NVIC_SetPriorityGrouping>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	4603      	mov	r3, r0
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
 8000d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d74:	f7ff ff5e 	bl	8000c34 <__NVIC_GetPriorityGrouping>
 8000d78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d7a:	687a      	ldr	r2, [r7, #4]
 8000d7c:	68b9      	ldr	r1, [r7, #8]
 8000d7e:	6978      	ldr	r0, [r7, #20]
 8000d80:	f7ff ff90 	bl	8000ca4 <NVIC_EncodePriority>
 8000d84:	4602      	mov	r2, r0
 8000d86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d8a:	4611      	mov	r1, r2
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff ff5f 	bl	8000c50 <__NVIC_SetPriority>
}
 8000d92:	bf00      	nop
 8000d94:	3718      	adds	r7, #24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b082      	sub	sp, #8
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f7ff ffb0 	bl	8000d08 <SysTick_Config>
 8000da8:	4603      	mov	r3, r0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
	...

08000db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b08b      	sub	sp, #44	@ 0x2c
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dc6:	e169      	b.n	800109c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	69fa      	ldr	r2, [r7, #28]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	f040 8158 	bne.w	8001096 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	4a9a      	ldr	r2, [pc, #616]	@ (8001054 <HAL_GPIO_Init+0x2a0>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d05e      	beq.n	8000eae <HAL_GPIO_Init+0xfa>
 8000df0:	4a98      	ldr	r2, [pc, #608]	@ (8001054 <HAL_GPIO_Init+0x2a0>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d875      	bhi.n	8000ee2 <HAL_GPIO_Init+0x12e>
 8000df6:	4a98      	ldr	r2, [pc, #608]	@ (8001058 <HAL_GPIO_Init+0x2a4>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d058      	beq.n	8000eae <HAL_GPIO_Init+0xfa>
 8000dfc:	4a96      	ldr	r2, [pc, #600]	@ (8001058 <HAL_GPIO_Init+0x2a4>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d86f      	bhi.n	8000ee2 <HAL_GPIO_Init+0x12e>
 8000e02:	4a96      	ldr	r2, [pc, #600]	@ (800105c <HAL_GPIO_Init+0x2a8>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d052      	beq.n	8000eae <HAL_GPIO_Init+0xfa>
 8000e08:	4a94      	ldr	r2, [pc, #592]	@ (800105c <HAL_GPIO_Init+0x2a8>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d869      	bhi.n	8000ee2 <HAL_GPIO_Init+0x12e>
 8000e0e:	4a94      	ldr	r2, [pc, #592]	@ (8001060 <HAL_GPIO_Init+0x2ac>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d04c      	beq.n	8000eae <HAL_GPIO_Init+0xfa>
 8000e14:	4a92      	ldr	r2, [pc, #584]	@ (8001060 <HAL_GPIO_Init+0x2ac>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d863      	bhi.n	8000ee2 <HAL_GPIO_Init+0x12e>
 8000e1a:	4a92      	ldr	r2, [pc, #584]	@ (8001064 <HAL_GPIO_Init+0x2b0>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d046      	beq.n	8000eae <HAL_GPIO_Init+0xfa>
 8000e20:	4a90      	ldr	r2, [pc, #576]	@ (8001064 <HAL_GPIO_Init+0x2b0>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d85d      	bhi.n	8000ee2 <HAL_GPIO_Init+0x12e>
 8000e26:	2b12      	cmp	r3, #18
 8000e28:	d82a      	bhi.n	8000e80 <HAL_GPIO_Init+0xcc>
 8000e2a:	2b12      	cmp	r3, #18
 8000e2c:	d859      	bhi.n	8000ee2 <HAL_GPIO_Init+0x12e>
 8000e2e:	a201      	add	r2, pc, #4	@ (adr r2, 8000e34 <HAL_GPIO_Init+0x80>)
 8000e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e34:	08000eaf 	.word	0x08000eaf
 8000e38:	08000e89 	.word	0x08000e89
 8000e3c:	08000e9b 	.word	0x08000e9b
 8000e40:	08000edd 	.word	0x08000edd
 8000e44:	08000ee3 	.word	0x08000ee3
 8000e48:	08000ee3 	.word	0x08000ee3
 8000e4c:	08000ee3 	.word	0x08000ee3
 8000e50:	08000ee3 	.word	0x08000ee3
 8000e54:	08000ee3 	.word	0x08000ee3
 8000e58:	08000ee3 	.word	0x08000ee3
 8000e5c:	08000ee3 	.word	0x08000ee3
 8000e60:	08000ee3 	.word	0x08000ee3
 8000e64:	08000ee3 	.word	0x08000ee3
 8000e68:	08000ee3 	.word	0x08000ee3
 8000e6c:	08000ee3 	.word	0x08000ee3
 8000e70:	08000ee3 	.word	0x08000ee3
 8000e74:	08000ee3 	.word	0x08000ee3
 8000e78:	08000e91 	.word	0x08000e91
 8000e7c:	08000ea5 	.word	0x08000ea5
 8000e80:	4a79      	ldr	r2, [pc, #484]	@ (8001068 <HAL_GPIO_Init+0x2b4>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d013      	beq.n	8000eae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e86:	e02c      	b.n	8000ee2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	623b      	str	r3, [r7, #32]
          break;
 8000e8e:	e029      	b.n	8000ee4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	3304      	adds	r3, #4
 8000e96:	623b      	str	r3, [r7, #32]
          break;
 8000e98:	e024      	b.n	8000ee4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	3308      	adds	r3, #8
 8000ea0:	623b      	str	r3, [r7, #32]
          break;
 8000ea2:	e01f      	b.n	8000ee4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	330c      	adds	r3, #12
 8000eaa:	623b      	str	r3, [r7, #32]
          break;
 8000eac:	e01a      	b.n	8000ee4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	689b      	ldr	r3, [r3, #8]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d102      	bne.n	8000ebc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000eb6:	2304      	movs	r3, #4
 8000eb8:	623b      	str	r3, [r7, #32]
          break;
 8000eba:	e013      	b.n	8000ee4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d105      	bne.n	8000ed0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ec4:	2308      	movs	r3, #8
 8000ec6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	69fa      	ldr	r2, [r7, #28]
 8000ecc:	611a      	str	r2, [r3, #16]
          break;
 8000ece:	e009      	b.n	8000ee4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	69fa      	ldr	r2, [r7, #28]
 8000ed8:	615a      	str	r2, [r3, #20]
          break;
 8000eda:	e003      	b.n	8000ee4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000edc:	2300      	movs	r3, #0
 8000ede:	623b      	str	r3, [r7, #32]
          break;
 8000ee0:	e000      	b.n	8000ee4 <HAL_GPIO_Init+0x130>
          break;
 8000ee2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	2bff      	cmp	r3, #255	@ 0xff
 8000ee8:	d801      	bhi.n	8000eee <HAL_GPIO_Init+0x13a>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	e001      	b.n	8000ef2 <HAL_GPIO_Init+0x13e>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	3304      	adds	r3, #4
 8000ef2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	2bff      	cmp	r3, #255	@ 0xff
 8000ef8:	d802      	bhi.n	8000f00 <HAL_GPIO_Init+0x14c>
 8000efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	e002      	b.n	8000f06 <HAL_GPIO_Init+0x152>
 8000f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f02:	3b08      	subs	r3, #8
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	210f      	movs	r1, #15
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	fa01 f303 	lsl.w	r3, r1, r3
 8000f14:	43db      	mvns	r3, r3
 8000f16:	401a      	ands	r2, r3
 8000f18:	6a39      	ldr	r1, [r7, #32]
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f20:	431a      	orrs	r2, r3
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	f000 80b1 	beq.w	8001096 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f34:	4b4d      	ldr	r3, [pc, #308]	@ (800106c <HAL_GPIO_Init+0x2b8>)
 8000f36:	699b      	ldr	r3, [r3, #24]
 8000f38:	4a4c      	ldr	r2, [pc, #304]	@ (800106c <HAL_GPIO_Init+0x2b8>)
 8000f3a:	f043 0301 	orr.w	r3, r3, #1
 8000f3e:	6193      	str	r3, [r2, #24]
 8000f40:	4b4a      	ldr	r3, [pc, #296]	@ (800106c <HAL_GPIO_Init+0x2b8>)
 8000f42:	699b      	ldr	r3, [r3, #24]
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f4c:	4a48      	ldr	r2, [pc, #288]	@ (8001070 <HAL_GPIO_Init+0x2bc>)
 8000f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f50:	089b      	lsrs	r3, r3, #2
 8000f52:	3302      	adds	r3, #2
 8000f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f5c:	f003 0303 	and.w	r3, r3, #3
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	220f      	movs	r2, #15
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	43db      	mvns	r3, r3
 8000f6a:	68fa      	ldr	r2, [r7, #12]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a40      	ldr	r2, [pc, #256]	@ (8001074 <HAL_GPIO_Init+0x2c0>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d013      	beq.n	8000fa0 <HAL_GPIO_Init+0x1ec>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a3f      	ldr	r2, [pc, #252]	@ (8001078 <HAL_GPIO_Init+0x2c4>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d00d      	beq.n	8000f9c <HAL_GPIO_Init+0x1e8>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a3e      	ldr	r2, [pc, #248]	@ (800107c <HAL_GPIO_Init+0x2c8>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d007      	beq.n	8000f98 <HAL_GPIO_Init+0x1e4>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a3d      	ldr	r2, [pc, #244]	@ (8001080 <HAL_GPIO_Init+0x2cc>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d101      	bne.n	8000f94 <HAL_GPIO_Init+0x1e0>
 8000f90:	2303      	movs	r3, #3
 8000f92:	e006      	b.n	8000fa2 <HAL_GPIO_Init+0x1ee>
 8000f94:	2304      	movs	r3, #4
 8000f96:	e004      	b.n	8000fa2 <HAL_GPIO_Init+0x1ee>
 8000f98:	2302      	movs	r3, #2
 8000f9a:	e002      	b.n	8000fa2 <HAL_GPIO_Init+0x1ee>
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e000      	b.n	8000fa2 <HAL_GPIO_Init+0x1ee>
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fa4:	f002 0203 	and.w	r2, r2, #3
 8000fa8:	0092      	lsls	r2, r2, #2
 8000faa:	4093      	lsls	r3, r2
 8000fac:	68fa      	ldr	r2, [r7, #12]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fb2:	492f      	ldr	r1, [pc, #188]	@ (8001070 <HAL_GPIO_Init+0x2bc>)
 8000fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb6:	089b      	lsrs	r3, r3, #2
 8000fb8:	3302      	adds	r3, #2
 8000fba:	68fa      	ldr	r2, [r7, #12]
 8000fbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d006      	beq.n	8000fda <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8000fce:	689a      	ldr	r2, [r3, #8]
 8000fd0:	492c      	ldr	r1, [pc, #176]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	608b      	str	r3, [r1, #8]
 8000fd8:	e006      	b.n	8000fe8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fda:	4b2a      	ldr	r3, [pc, #168]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8000fdc:	689a      	ldr	r2, [r3, #8]
 8000fde:	69bb      	ldr	r3, [r7, #24]
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	4928      	ldr	r1, [pc, #160]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d006      	beq.n	8001002 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ff4:	4b23      	ldr	r3, [pc, #140]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8000ff6:	68da      	ldr	r2, [r3, #12]
 8000ff8:	4922      	ldr	r1, [pc, #136]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	60cb      	str	r3, [r1, #12]
 8001000:	e006      	b.n	8001010 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001002:	4b20      	ldr	r3, [pc, #128]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8001004:	68da      	ldr	r2, [r3, #12]
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	43db      	mvns	r3, r3
 800100a:	491e      	ldr	r1, [pc, #120]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 800100c:	4013      	ands	r3, r2
 800100e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001018:	2b00      	cmp	r3, #0
 800101a:	d006      	beq.n	800102a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800101c:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 800101e:	685a      	ldr	r2, [r3, #4]
 8001020:	4918      	ldr	r1, [pc, #96]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	4313      	orrs	r3, r2
 8001026:	604b      	str	r3, [r1, #4]
 8001028:	e006      	b.n	8001038 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800102a:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 800102c:	685a      	ldr	r2, [r3, #4]
 800102e:	69bb      	ldr	r3, [r7, #24]
 8001030:	43db      	mvns	r3, r3
 8001032:	4914      	ldr	r1, [pc, #80]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8001034:	4013      	ands	r3, r2
 8001036:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d021      	beq.n	8001088 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	490e      	ldr	r1, [pc, #56]	@ (8001084 <HAL_GPIO_Init+0x2d0>)
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	4313      	orrs	r3, r2
 800104e:	600b      	str	r3, [r1, #0]
 8001050:	e021      	b.n	8001096 <HAL_GPIO_Init+0x2e2>
 8001052:	bf00      	nop
 8001054:	10320000 	.word	0x10320000
 8001058:	10310000 	.word	0x10310000
 800105c:	10220000 	.word	0x10220000
 8001060:	10210000 	.word	0x10210000
 8001064:	10120000 	.word	0x10120000
 8001068:	10110000 	.word	0x10110000
 800106c:	40021000 	.word	0x40021000
 8001070:	40010000 	.word	0x40010000
 8001074:	40010800 	.word	0x40010800
 8001078:	40010c00 	.word	0x40010c00
 800107c:	40011000 	.word	0x40011000
 8001080:	40011400 	.word	0x40011400
 8001084:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001088:	4b0b      	ldr	r3, [pc, #44]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	43db      	mvns	r3, r3
 8001090:	4909      	ldr	r1, [pc, #36]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 8001092:	4013      	ands	r3, r2
 8001094:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001098:	3301      	adds	r3, #1
 800109a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a2:	fa22 f303 	lsr.w	r3, r2, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f47f ae8e 	bne.w	8000dc8 <HAL_GPIO_Init+0x14>
  }
}
 80010ac:	bf00      	nop
 80010ae:	bf00      	nop
 80010b0:	372c      	adds	r7, #44	@ 0x2c
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr
 80010b8:	40010400 	.word	0x40010400

080010bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	807b      	strh	r3, [r7, #2]
 80010c8:	4613      	mov	r3, r2
 80010ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010cc:	787b      	ldrb	r3, [r7, #1]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010d2:	887a      	ldrh	r2, [r7, #2]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80010d8:	e003      	b.n	80010e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80010da:	887b      	ldrh	r3, [r7, #2]
 80010dc:	041a      	lsls	r2, r3, #16
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	611a      	str	r2, [r3, #16]
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d101      	bne.n	80010fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e12b      	b.n	8001356 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	d106      	bne.n	8001118 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff fbde 	bl	80008d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2224      	movs	r2, #36	@ 0x24
 800111c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f022 0201 	bic.w	r2, r2, #1
 800112e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800113e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800114e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001150:	f001 f83e 	bl	80021d0 <HAL_RCC_GetPCLK1Freq>
 8001154:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	4a81      	ldr	r2, [pc, #516]	@ (8001360 <HAL_I2C_Init+0x274>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d807      	bhi.n	8001170 <HAL_I2C_Init+0x84>
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	4a80      	ldr	r2, [pc, #512]	@ (8001364 <HAL_I2C_Init+0x278>)
 8001164:	4293      	cmp	r3, r2
 8001166:	bf94      	ite	ls
 8001168:	2301      	movls	r3, #1
 800116a:	2300      	movhi	r3, #0
 800116c:	b2db      	uxtb	r3, r3
 800116e:	e006      	b.n	800117e <HAL_I2C_Init+0x92>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	4a7d      	ldr	r2, [pc, #500]	@ (8001368 <HAL_I2C_Init+0x27c>)
 8001174:	4293      	cmp	r3, r2
 8001176:	bf94      	ite	ls
 8001178:	2301      	movls	r3, #1
 800117a:	2300      	movhi	r3, #0
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e0e7      	b.n	8001356 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	4a78      	ldr	r2, [pc, #480]	@ (800136c <HAL_I2C_Init+0x280>)
 800118a:	fba2 2303 	umull	r2, r3, r2, r3
 800118e:	0c9b      	lsrs	r3, r3, #18
 8001190:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	68ba      	ldr	r2, [r7, #8]
 80011a2:	430a      	orrs	r2, r1
 80011a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6a1b      	ldr	r3, [r3, #32]
 80011ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	4a6a      	ldr	r2, [pc, #424]	@ (8001360 <HAL_I2C_Init+0x274>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d802      	bhi.n	80011c0 <HAL_I2C_Init+0xd4>
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	3301      	adds	r3, #1
 80011be:	e009      	b.n	80011d4 <HAL_I2C_Init+0xe8>
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	4a69      	ldr	r2, [pc, #420]	@ (8001370 <HAL_I2C_Init+0x284>)
 80011cc:	fba2 2303 	umull	r2, r3, r2, r3
 80011d0:	099b      	lsrs	r3, r3, #6
 80011d2:	3301      	adds	r3, #1
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	6812      	ldr	r2, [r2, #0]
 80011d8:	430b      	orrs	r3, r1
 80011da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80011e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	495c      	ldr	r1, [pc, #368]	@ (8001360 <HAL_I2C_Init+0x274>)
 80011f0:	428b      	cmp	r3, r1
 80011f2:	d819      	bhi.n	8001228 <HAL_I2C_Init+0x13c>
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	1e59      	subs	r1, r3, #1
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001202:	1c59      	adds	r1, r3, #1
 8001204:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001208:	400b      	ands	r3, r1
 800120a:	2b00      	cmp	r3, #0
 800120c:	d00a      	beq.n	8001224 <HAL_I2C_Init+0x138>
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	1e59      	subs	r1, r3, #1
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	fbb1 f3f3 	udiv	r3, r1, r3
 800121c:	3301      	adds	r3, #1
 800121e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001222:	e051      	b.n	80012c8 <HAL_I2C_Init+0x1dc>
 8001224:	2304      	movs	r3, #4
 8001226:	e04f      	b.n	80012c8 <HAL_I2C_Init+0x1dc>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d111      	bne.n	8001254 <HAL_I2C_Init+0x168>
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	1e58      	subs	r0, r3, #1
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6859      	ldr	r1, [r3, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	440b      	add	r3, r1
 800123e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001242:	3301      	adds	r3, #1
 8001244:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001248:	2b00      	cmp	r3, #0
 800124a:	bf0c      	ite	eq
 800124c:	2301      	moveq	r3, #1
 800124e:	2300      	movne	r3, #0
 8001250:	b2db      	uxtb	r3, r3
 8001252:	e012      	b.n	800127a <HAL_I2C_Init+0x18e>
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	1e58      	subs	r0, r3, #1
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6859      	ldr	r1, [r3, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	440b      	add	r3, r1
 8001262:	0099      	lsls	r1, r3, #2
 8001264:	440b      	add	r3, r1
 8001266:	fbb0 f3f3 	udiv	r3, r0, r3
 800126a:	3301      	adds	r3, #1
 800126c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001270:	2b00      	cmp	r3, #0
 8001272:	bf0c      	ite	eq
 8001274:	2301      	moveq	r3, #1
 8001276:	2300      	movne	r3, #0
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_I2C_Init+0x196>
 800127e:	2301      	movs	r3, #1
 8001280:	e022      	b.n	80012c8 <HAL_I2C_Init+0x1dc>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d10e      	bne.n	80012a8 <HAL_I2C_Init+0x1bc>
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	1e58      	subs	r0, r3, #1
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6859      	ldr	r1, [r3, #4]
 8001292:	460b      	mov	r3, r1
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	440b      	add	r3, r1
 8001298:	fbb0 f3f3 	udiv	r3, r0, r3
 800129c:	3301      	adds	r3, #1
 800129e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012a6:	e00f      	b.n	80012c8 <HAL_I2C_Init+0x1dc>
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	1e58      	subs	r0, r3, #1
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6859      	ldr	r1, [r3, #4]
 80012b0:	460b      	mov	r3, r1
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	440b      	add	r3, r1
 80012b6:	0099      	lsls	r1, r3, #2
 80012b8:	440b      	add	r3, r1
 80012ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80012be:	3301      	adds	r3, #1
 80012c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012c8:	6879      	ldr	r1, [r7, #4]
 80012ca:	6809      	ldr	r1, [r1, #0]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	69da      	ldr	r2, [r3, #28]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6a1b      	ldr	r3, [r3, #32]
 80012e2:	431a      	orrs	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	430a      	orrs	r2, r1
 80012ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80012f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	6911      	ldr	r1, [r2, #16]
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	68d2      	ldr	r2, [r2, #12]
 8001302:	4311      	orrs	r1, r2
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	6812      	ldr	r2, [r2, #0]
 8001308:	430b      	orrs	r3, r1
 800130a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	695a      	ldr	r2, [r3, #20]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	431a      	orrs	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	430a      	orrs	r2, r1
 8001326:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f042 0201 	orr.w	r2, r2, #1
 8001336:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2220      	movs	r2, #32
 8001342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2200      	movs	r2, #0
 800134a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	000186a0 	.word	0x000186a0
 8001364:	001e847f 	.word	0x001e847f
 8001368:	003d08ff 	.word	0x003d08ff
 800136c:	431bde83 	.word	0x431bde83
 8001370:	10624dd3 	.word	0x10624dd3

08001374 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af02      	add	r7, sp, #8
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	607a      	str	r2, [r7, #4]
 800137e:	461a      	mov	r2, r3
 8001380:	460b      	mov	r3, r1
 8001382:	817b      	strh	r3, [r7, #10]
 8001384:	4613      	mov	r3, r2
 8001386:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001388:	f7ff fc02 	bl	8000b90 <HAL_GetTick>
 800138c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001394:	b2db      	uxtb	r3, r3
 8001396:	2b20      	cmp	r3, #32
 8001398:	f040 80e0 	bne.w	800155c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	2319      	movs	r3, #25
 80013a2:	2201      	movs	r2, #1
 80013a4:	4970      	ldr	r1, [pc, #448]	@ (8001568 <HAL_I2C_Master_Transmit+0x1f4>)
 80013a6:	68f8      	ldr	r0, [r7, #12]
 80013a8:	f000 f964 	bl	8001674 <I2C_WaitOnFlagUntilTimeout>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80013b2:	2302      	movs	r3, #2
 80013b4:	e0d3      	b.n	800155e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d101      	bne.n	80013c4 <HAL_I2C_Master_Transmit+0x50>
 80013c0:	2302      	movs	r3, #2
 80013c2:	e0cc      	b.n	800155e <HAL_I2C_Master_Transmit+0x1ea>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2201      	movs	r2, #1
 80013c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d007      	beq.n	80013ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f042 0201 	orr.w	r2, r2, #1
 80013e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80013f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2221      	movs	r2, #33	@ 0x21
 80013fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	2210      	movs	r2, #16
 8001406:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2200      	movs	r2, #0
 800140e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	893a      	ldrh	r2, [r7, #8]
 800141a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001420:	b29a      	uxth	r2, r3
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	4a50      	ldr	r2, [pc, #320]	@ (800156c <HAL_I2C_Master_Transmit+0x1f8>)
 800142a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800142c:	8979      	ldrh	r1, [r7, #10]
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	6a3a      	ldr	r2, [r7, #32]
 8001432:	68f8      	ldr	r0, [r7, #12]
 8001434:	f000 f89c 	bl	8001570 <I2C_MasterRequestWrite>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e08d      	b.n	800155e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	695b      	ldr	r3, [r3, #20]
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001458:	e066      	b.n	8001528 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800145a:	697a      	ldr	r2, [r7, #20]
 800145c:	6a39      	ldr	r1, [r7, #32]
 800145e:	68f8      	ldr	r0, [r7, #12]
 8001460:	f000 fa22 	bl	80018a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d00d      	beq.n	8001486 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146e:	2b04      	cmp	r3, #4
 8001470:	d107      	bne.n	8001482 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001480:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e06b      	b.n	800155e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800148a:	781a      	ldrb	r2, [r3, #0]
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001496:	1c5a      	adds	r2, r3, #1
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	3b01      	subs	r3, #1
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014ae:	3b01      	subs	r3, #1
 80014b0:	b29a      	uxth	r2, r3
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	695b      	ldr	r3, [r3, #20]
 80014bc:	f003 0304 	and.w	r3, r3, #4
 80014c0:	2b04      	cmp	r3, #4
 80014c2:	d11b      	bne.n	80014fc <HAL_I2C_Master_Transmit+0x188>
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d017      	beq.n	80014fc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d0:	781a      	ldrb	r2, [r3, #0]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014dc:	1c5a      	adds	r2, r3, #1
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	3b01      	subs	r3, #1
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014f4:	3b01      	subs	r3, #1
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014fc:	697a      	ldr	r2, [r7, #20]
 80014fe:	6a39      	ldr	r1, [r7, #32]
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f000 fa19 	bl	8001938 <I2C_WaitOnBTFFlagUntilTimeout>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d00d      	beq.n	8001528 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001510:	2b04      	cmp	r3, #4
 8001512:	d107      	bne.n	8001524 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001522:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e01a      	b.n	800155e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800152c:	2b00      	cmp	r3, #0
 800152e:	d194      	bne.n	800145a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800153e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2220      	movs	r2, #32
 8001544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2200      	movs	r2, #0
 800154c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2200      	movs	r2, #0
 8001554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001558:	2300      	movs	r3, #0
 800155a:	e000      	b.n	800155e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800155c:	2302      	movs	r3, #2
  }
}
 800155e:	4618      	mov	r0, r3
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	00100002 	.word	0x00100002
 800156c:	ffff0000 	.word	0xffff0000

08001570 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b088      	sub	sp, #32
 8001574:	af02      	add	r7, sp, #8
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	607a      	str	r2, [r7, #4]
 800157a:	603b      	str	r3, [r7, #0]
 800157c:	460b      	mov	r3, r1
 800157e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001584:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	2b08      	cmp	r3, #8
 800158a:	d006      	beq.n	800159a <I2C_MasterRequestWrite+0x2a>
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d003      	beq.n	800159a <I2C_MasterRequestWrite+0x2a>
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001598:	d108      	bne.n	80015ac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	e00b      	b.n	80015c4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b0:	2b12      	cmp	r3, #18
 80015b2:	d107      	bne.n	80015c4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80015c2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80015d0:	68f8      	ldr	r0, [r7, #12]
 80015d2:	f000 f84f 	bl	8001674 <I2C_WaitOnFlagUntilTimeout>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d00d      	beq.n	80015f8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015ea:	d103      	bne.n	80015f4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e035      	b.n	8001664 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	691b      	ldr	r3, [r3, #16]
 80015fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001600:	d108      	bne.n	8001614 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001602:	897b      	ldrh	r3, [r7, #10]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	461a      	mov	r2, r3
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001610:	611a      	str	r2, [r3, #16]
 8001612:	e01b      	b.n	800164c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001614:	897b      	ldrh	r3, [r7, #10]
 8001616:	11db      	asrs	r3, r3, #7
 8001618:	b2db      	uxtb	r3, r3
 800161a:	f003 0306 	and.w	r3, r3, #6
 800161e:	b2db      	uxtb	r3, r3
 8001620:	f063 030f 	orn	r3, r3, #15
 8001624:	b2da      	uxtb	r2, r3
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	490e      	ldr	r1, [pc, #56]	@ (800166c <I2C_MasterRequestWrite+0xfc>)
 8001632:	68f8      	ldr	r0, [r7, #12]
 8001634:	f000 f898 	bl	8001768 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e010      	b.n	8001664 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001642:	897b      	ldrh	r3, [r7, #10]
 8001644:	b2da      	uxtb	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	4907      	ldr	r1, [pc, #28]	@ (8001670 <I2C_MasterRequestWrite+0x100>)
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f000 f888 	bl	8001768 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e000      	b.n	8001664 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	00010008 	.word	0x00010008
 8001670:	00010002 	.word	0x00010002

08001674 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	603b      	str	r3, [r7, #0]
 8001680:	4613      	mov	r3, r2
 8001682:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001684:	e048      	b.n	8001718 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800168c:	d044      	beq.n	8001718 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800168e:	f7ff fa7f 	bl	8000b90 <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	683a      	ldr	r2, [r7, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d302      	bcc.n	80016a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d139      	bne.n	8001718 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	0c1b      	lsrs	r3, r3, #16
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d10d      	bne.n	80016ca <I2C_WaitOnFlagUntilTimeout+0x56>
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	695b      	ldr	r3, [r3, #20]
 80016b4:	43da      	mvns	r2, r3
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	4013      	ands	r3, r2
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	2b00      	cmp	r3, #0
 80016be:	bf0c      	ite	eq
 80016c0:	2301      	moveq	r3, #1
 80016c2:	2300      	movne	r3, #0
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	461a      	mov	r2, r3
 80016c8:	e00c      	b.n	80016e4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	43da      	mvns	r2, r3
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	4013      	ands	r3, r2
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	bf0c      	ite	eq
 80016dc:	2301      	moveq	r3, #1
 80016de:	2300      	movne	r3, #0
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	461a      	mov	r2, r3
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d116      	bne.n	8001718 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2200      	movs	r2, #0
 80016ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2220      	movs	r2, #32
 80016f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2200      	movs	r2, #0
 80016fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001704:	f043 0220 	orr.w	r2, r3, #32
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2200      	movs	r2, #0
 8001710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e023      	b.n	8001760 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	0c1b      	lsrs	r3, r3, #16
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b01      	cmp	r3, #1
 8001720:	d10d      	bne.n	800173e <I2C_WaitOnFlagUntilTimeout+0xca>
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	695b      	ldr	r3, [r3, #20]
 8001728:	43da      	mvns	r2, r3
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	4013      	ands	r3, r2
 800172e:	b29b      	uxth	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	bf0c      	ite	eq
 8001734:	2301      	moveq	r3, #1
 8001736:	2300      	movne	r3, #0
 8001738:	b2db      	uxtb	r3, r3
 800173a:	461a      	mov	r2, r3
 800173c:	e00c      	b.n	8001758 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	43da      	mvns	r2, r3
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	4013      	ands	r3, r2
 800174a:	b29b      	uxth	r3, r3
 800174c:	2b00      	cmp	r3, #0
 800174e:	bf0c      	ite	eq
 8001750:	2301      	moveq	r3, #1
 8001752:	2300      	movne	r3, #0
 8001754:	b2db      	uxtb	r3, r3
 8001756:	461a      	mov	r2, r3
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	429a      	cmp	r2, r3
 800175c:	d093      	beq.n	8001686 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
 8001774:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001776:	e071      	b.n	800185c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	695b      	ldr	r3, [r3, #20]
 800177e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001782:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001786:	d123      	bne.n	80017d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001796:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80017a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2200      	movs	r2, #0
 80017a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2220      	movs	r2, #32
 80017ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2200      	movs	r2, #0
 80017b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017bc:	f043 0204 	orr.w	r2, r3, #4
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2200      	movs	r2, #0
 80017c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e067      	b.n	80018a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d6:	d041      	beq.n	800185c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017d8:	f7ff f9da 	bl	8000b90 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d302      	bcc.n	80017ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d136      	bne.n	800185c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	0c1b      	lsrs	r3, r3, #16
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d10c      	bne.n	8001812 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	695b      	ldr	r3, [r3, #20]
 80017fe:	43da      	mvns	r2, r3
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	4013      	ands	r3, r2
 8001804:	b29b      	uxth	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	bf14      	ite	ne
 800180a:	2301      	movne	r3, #1
 800180c:	2300      	moveq	r3, #0
 800180e:	b2db      	uxtb	r3, r3
 8001810:	e00b      	b.n	800182a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	43da      	mvns	r2, r3
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	4013      	ands	r3, r2
 800181e:	b29b      	uxth	r3, r3
 8001820:	2b00      	cmp	r3, #0
 8001822:	bf14      	ite	ne
 8001824:	2301      	movne	r3, #1
 8001826:	2300      	moveq	r3, #0
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b00      	cmp	r3, #0
 800182c:	d016      	beq.n	800185c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2200      	movs	r2, #0
 8001832:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2220      	movs	r2, #32
 8001838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001848:	f043 0220 	orr.w	r2, r3, #32
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e021      	b.n	80018a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	0c1b      	lsrs	r3, r3, #16
 8001860:	b2db      	uxtb	r3, r3
 8001862:	2b01      	cmp	r3, #1
 8001864:	d10c      	bne.n	8001880 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	695b      	ldr	r3, [r3, #20]
 800186c:	43da      	mvns	r2, r3
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	4013      	ands	r3, r2
 8001872:	b29b      	uxth	r3, r3
 8001874:	2b00      	cmp	r3, #0
 8001876:	bf14      	ite	ne
 8001878:	2301      	movne	r3, #1
 800187a:	2300      	moveq	r3, #0
 800187c:	b2db      	uxtb	r3, r3
 800187e:	e00b      	b.n	8001898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	43da      	mvns	r2, r3
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	4013      	ands	r3, r2
 800188c:	b29b      	uxth	r3, r3
 800188e:	2b00      	cmp	r3, #0
 8001890:	bf14      	ite	ne
 8001892:	2301      	movne	r3, #1
 8001894:	2300      	moveq	r3, #0
 8001896:	b2db      	uxtb	r3, r3
 8001898:	2b00      	cmp	r3, #0
 800189a:	f47f af6d 	bne.w	8001778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3710      	adds	r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80018b4:	e034      	b.n	8001920 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f000 f886 	bl	80019c8 <I2C_IsAcknowledgeFailed>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e034      	b.n	8001930 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018cc:	d028      	beq.n	8001920 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018ce:	f7ff f95f 	bl	8000b90 <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d302      	bcc.n	80018e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d11d      	bne.n	8001920 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	695b      	ldr	r3, [r3, #20]
 80018ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018ee:	2b80      	cmp	r3, #128	@ 0x80
 80018f0:	d016      	beq.n	8001920 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2200      	movs	r2, #0
 80018f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2220      	movs	r2, #32
 80018fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2200      	movs	r2, #0
 8001904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190c:	f043 0220 	orr.w	r2, r3, #32
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2200      	movs	r2, #0
 8001918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e007      	b.n	8001930 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800192a:	2b80      	cmp	r3, #128	@ 0x80
 800192c:	d1c3      	bne.n	80018b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001944:	e034      	b.n	80019b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001946:	68f8      	ldr	r0, [r7, #12]
 8001948:	f000 f83e 	bl	80019c8 <I2C_IsAcknowledgeFailed>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e034      	b.n	80019c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800195c:	d028      	beq.n	80019b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800195e:	f7ff f917 	bl	8000b90 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	68ba      	ldr	r2, [r7, #8]
 800196a:	429a      	cmp	r2, r3
 800196c:	d302      	bcc.n	8001974 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d11d      	bne.n	80019b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	2b04      	cmp	r3, #4
 8001980:	d016      	beq.n	80019b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2200      	movs	r2, #0
 8001986:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2220      	movs	r2, #32
 800198c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199c:	f043 0220 	orr.w	r2, r3, #32
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e007      	b.n	80019c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	695b      	ldr	r3, [r3, #20]
 80019b6:	f003 0304 	and.w	r3, r3, #4
 80019ba:	2b04      	cmp	r3, #4
 80019bc:	d1c3      	bne.n	8001946 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019de:	d11b      	bne.n	8001a18 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80019e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2220      	movs	r2, #32
 80019f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a04:	f043 0204 	orr.w	r2, r3, #4
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e000      	b.n	8001a1a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr

08001a24 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001a28:	4b03      	ldr	r3, [pc, #12]	@ (8001a38 <HAL_PWR_EnableBkUpAccess+0x14>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	601a      	str	r2, [r3, #0]
}
 8001a2e:	bf00      	nop
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	420e0020 	.word	0x420e0020

08001a3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e272      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	f000 8087 	beq.w	8001b6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a5c:	4b92      	ldr	r3, [pc, #584]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f003 030c 	and.w	r3, r3, #12
 8001a64:	2b04      	cmp	r3, #4
 8001a66:	d00c      	beq.n	8001a82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a68:	4b8f      	ldr	r3, [pc, #572]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f003 030c 	and.w	r3, r3, #12
 8001a70:	2b08      	cmp	r3, #8
 8001a72:	d112      	bne.n	8001a9a <HAL_RCC_OscConfig+0x5e>
 8001a74:	4b8c      	ldr	r3, [pc, #560]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a80:	d10b      	bne.n	8001a9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a82:	4b89      	ldr	r3, [pc, #548]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d06c      	beq.n	8001b68 <HAL_RCC_OscConfig+0x12c>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d168      	bne.n	8001b68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e24c      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001aa2:	d106      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x76>
 8001aa4:	4b80      	ldr	r3, [pc, #512]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a7f      	ldr	r2, [pc, #508]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001aaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aae:	6013      	str	r3, [r2, #0]
 8001ab0:	e02e      	b.n	8001b10 <HAL_RCC_OscConfig+0xd4>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d10c      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x98>
 8001aba:	4b7b      	ldr	r3, [pc, #492]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a7a      	ldr	r2, [pc, #488]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ac4:	6013      	str	r3, [r2, #0]
 8001ac6:	4b78      	ldr	r3, [pc, #480]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a77      	ldr	r2, [pc, #476]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ad0:	6013      	str	r3, [r2, #0]
 8001ad2:	e01d      	b.n	8001b10 <HAL_RCC_OscConfig+0xd4>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001adc:	d10c      	bne.n	8001af8 <HAL_RCC_OscConfig+0xbc>
 8001ade:	4b72      	ldr	r3, [pc, #456]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a71      	ldr	r2, [pc, #452]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ae8:	6013      	str	r3, [r2, #0]
 8001aea:	4b6f      	ldr	r3, [pc, #444]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a6e      	ldr	r2, [pc, #440]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001af4:	6013      	str	r3, [r2, #0]
 8001af6:	e00b      	b.n	8001b10 <HAL_RCC_OscConfig+0xd4>
 8001af8:	4b6b      	ldr	r3, [pc, #428]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a6a      	ldr	r2, [pc, #424]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001afe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b02:	6013      	str	r3, [r2, #0]
 8001b04:	4b68      	ldr	r3, [pc, #416]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a67      	ldr	r2, [pc, #412]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001b0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d013      	beq.n	8001b40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b18:	f7ff f83a 	bl	8000b90 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b1e:	e008      	b.n	8001b32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b20:	f7ff f836 	bl	8000b90 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b64      	cmp	r3, #100	@ 0x64
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e200      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b32:	4b5d      	ldr	r3, [pc, #372]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d0f0      	beq.n	8001b20 <HAL_RCC_OscConfig+0xe4>
 8001b3e:	e014      	b.n	8001b6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b40:	f7ff f826 	bl	8000b90 <HAL_GetTick>
 8001b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b46:	e008      	b.n	8001b5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b48:	f7ff f822 	bl	8000b90 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	2b64      	cmp	r3, #100	@ 0x64
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e1ec      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b5a:	4b53      	ldr	r3, [pc, #332]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1f0      	bne.n	8001b48 <HAL_RCC_OscConfig+0x10c>
 8001b66:	e000      	b.n	8001b6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d063      	beq.n	8001c3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b76:	4b4c      	ldr	r3, [pc, #304]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 030c 	and.w	r3, r3, #12
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d00b      	beq.n	8001b9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b82:	4b49      	ldr	r3, [pc, #292]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f003 030c 	and.w	r3, r3, #12
 8001b8a:	2b08      	cmp	r3, #8
 8001b8c:	d11c      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x18c>
 8001b8e:	4b46      	ldr	r3, [pc, #280]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d116      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b9a:	4b43      	ldr	r3, [pc, #268]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d005      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x176>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d001      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e1c0      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bb2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	4939      	ldr	r1, [pc, #228]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bc6:	e03a      	b.n	8001c3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d020      	beq.n	8001c12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bd0:	4b36      	ldr	r3, [pc, #216]	@ (8001cac <HAL_RCC_OscConfig+0x270>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd6:	f7fe ffdb 	bl	8000b90 <HAL_GetTick>
 8001bda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bde:	f7fe ffd7 	bl	8000b90 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e1a1      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d0f0      	beq.n	8001bde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bfc:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	695b      	ldr	r3, [r3, #20]
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	4927      	ldr	r1, [pc, #156]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	600b      	str	r3, [r1, #0]
 8001c10:	e015      	b.n	8001c3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c12:	4b26      	ldr	r3, [pc, #152]	@ (8001cac <HAL_RCC_OscConfig+0x270>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c18:	f7fe ffba 	bl	8000b90 <HAL_GetTick>
 8001c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c20:	f7fe ffb6 	bl	8000b90 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e180      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c32:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d1f0      	bne.n	8001c20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0308 	and.w	r3, r3, #8
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d03a      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d019      	beq.n	8001c86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c52:	4b17      	ldr	r3, [pc, #92]	@ (8001cb0 <HAL_RCC_OscConfig+0x274>)
 8001c54:	2201      	movs	r2, #1
 8001c56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c58:	f7fe ff9a 	bl	8000b90 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c60:	f7fe ff96 	bl	8000b90 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e160      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca8 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d0f0      	beq.n	8001c60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c7e:	2001      	movs	r0, #1
 8001c80:	f000 face 	bl	8002220 <RCC_Delay>
 8001c84:	e01c      	b.n	8001cc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c86:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb0 <HAL_RCC_OscConfig+0x274>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c8c:	f7fe ff80 	bl	8000b90 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c92:	e00f      	b.n	8001cb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c94:	f7fe ff7c 	bl	8000b90 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d908      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e146      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
 8001ca6:	bf00      	nop
 8001ca8:	40021000 	.word	0x40021000
 8001cac:	42420000 	.word	0x42420000
 8001cb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cb4:	4b92      	ldr	r3, [pc, #584]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d1e9      	bne.n	8001c94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0304 	and.w	r3, r3, #4
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	f000 80a6 	beq.w	8001e1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cd2:	4b8b      	ldr	r3, [pc, #556]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10d      	bne.n	8001cfa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cde:	4b88      	ldr	r3, [pc, #544]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	4a87      	ldr	r2, [pc, #540]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001ce4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ce8:	61d3      	str	r3, [r2, #28]
 8001cea:	4b85      	ldr	r3, [pc, #532]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cfa:	4b82      	ldr	r3, [pc, #520]	@ (8001f04 <HAL_RCC_OscConfig+0x4c8>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d118      	bne.n	8001d38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d06:	4b7f      	ldr	r3, [pc, #508]	@ (8001f04 <HAL_RCC_OscConfig+0x4c8>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a7e      	ldr	r2, [pc, #504]	@ (8001f04 <HAL_RCC_OscConfig+0x4c8>)
 8001d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d12:	f7fe ff3d 	bl	8000b90 <HAL_GetTick>
 8001d16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d18:	e008      	b.n	8001d2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d1a:	f7fe ff39 	bl	8000b90 <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b64      	cmp	r3, #100	@ 0x64
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e103      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d2c:	4b75      	ldr	r3, [pc, #468]	@ (8001f04 <HAL_RCC_OscConfig+0x4c8>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d0f0      	beq.n	8001d1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d106      	bne.n	8001d4e <HAL_RCC_OscConfig+0x312>
 8001d40:	4b6f      	ldr	r3, [pc, #444]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	6a1b      	ldr	r3, [r3, #32]
 8001d44:	4a6e      	ldr	r2, [pc, #440]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d46:	f043 0301 	orr.w	r3, r3, #1
 8001d4a:	6213      	str	r3, [r2, #32]
 8001d4c:	e02d      	b.n	8001daa <HAL_RCC_OscConfig+0x36e>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10c      	bne.n	8001d70 <HAL_RCC_OscConfig+0x334>
 8001d56:	4b6a      	ldr	r3, [pc, #424]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d58:	6a1b      	ldr	r3, [r3, #32]
 8001d5a:	4a69      	ldr	r2, [pc, #420]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d5c:	f023 0301 	bic.w	r3, r3, #1
 8001d60:	6213      	str	r3, [r2, #32]
 8001d62:	4b67      	ldr	r3, [pc, #412]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	6a1b      	ldr	r3, [r3, #32]
 8001d66:	4a66      	ldr	r2, [pc, #408]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d68:	f023 0304 	bic.w	r3, r3, #4
 8001d6c:	6213      	str	r3, [r2, #32]
 8001d6e:	e01c      	b.n	8001daa <HAL_RCC_OscConfig+0x36e>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	2b05      	cmp	r3, #5
 8001d76:	d10c      	bne.n	8001d92 <HAL_RCC_OscConfig+0x356>
 8001d78:	4b61      	ldr	r3, [pc, #388]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	4a60      	ldr	r2, [pc, #384]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d7e:	f043 0304 	orr.w	r3, r3, #4
 8001d82:	6213      	str	r3, [r2, #32]
 8001d84:	4b5e      	ldr	r3, [pc, #376]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	4a5d      	ldr	r2, [pc, #372]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6213      	str	r3, [r2, #32]
 8001d90:	e00b      	b.n	8001daa <HAL_RCC_OscConfig+0x36e>
 8001d92:	4b5b      	ldr	r3, [pc, #364]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	6a1b      	ldr	r3, [r3, #32]
 8001d96:	4a5a      	ldr	r2, [pc, #360]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001d98:	f023 0301 	bic.w	r3, r3, #1
 8001d9c:	6213      	str	r3, [r2, #32]
 8001d9e:	4b58      	ldr	r3, [pc, #352]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	6a1b      	ldr	r3, [r3, #32]
 8001da2:	4a57      	ldr	r2, [pc, #348]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001da4:	f023 0304 	bic.w	r3, r3, #4
 8001da8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d015      	beq.n	8001dde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db2:	f7fe feed 	bl	8000b90 <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db8:	e00a      	b.n	8001dd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dba:	f7fe fee9 	bl	8000b90 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e0b1      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dd0:	4b4b      	ldr	r3, [pc, #300]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	f003 0302 	and.w	r3, r3, #2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d0ee      	beq.n	8001dba <HAL_RCC_OscConfig+0x37e>
 8001ddc:	e014      	b.n	8001e08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dde:	f7fe fed7 	bl	8000b90 <HAL_GetTick>
 8001de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de4:	e00a      	b.n	8001dfc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de6:	f7fe fed3 	bl	8000b90 <HAL_GetTick>
 8001dea:	4602      	mov	r2, r0
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e09b      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dfc:	4b40      	ldr	r3, [pc, #256]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d1ee      	bne.n	8001de6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e08:	7dfb      	ldrb	r3, [r7, #23]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d105      	bne.n	8001e1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001e10:	69db      	ldr	r3, [r3, #28]
 8001e12:	4a3b      	ldr	r2, [pc, #236]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001e14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 8087 	beq.w	8001f32 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e24:	4b36      	ldr	r3, [pc, #216]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 030c 	and.w	r3, r3, #12
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	d061      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	69db      	ldr	r3, [r3, #28]
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d146      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e38:	4b33      	ldr	r3, [pc, #204]	@ (8001f08 <HAL_RCC_OscConfig+0x4cc>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3e:	f7fe fea7 	bl	8000b90 <HAL_GetTick>
 8001e42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e44:	e008      	b.n	8001e58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e46:	f7fe fea3 	bl	8000b90 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d901      	bls.n	8001e58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e06d      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e58:	4b29      	ldr	r3, [pc, #164]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1f0      	bne.n	8001e46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a1b      	ldr	r3, [r3, #32]
 8001e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e6c:	d108      	bne.n	8001e80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e6e:	4b24      	ldr	r3, [pc, #144]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	4921      	ldr	r1, [pc, #132]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e80:	4b1f      	ldr	r3, [pc, #124]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a19      	ldr	r1, [r3, #32]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e90:	430b      	orrs	r3, r1
 8001e92:	491b      	ldr	r1, [pc, #108]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e98:	4b1b      	ldr	r3, [pc, #108]	@ (8001f08 <HAL_RCC_OscConfig+0x4cc>)
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9e:	f7fe fe77 	bl	8000b90 <HAL_GetTick>
 8001ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ea4:	e008      	b.n	8001eb8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea6:	f7fe fe73 	bl	8000b90 <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e03d      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eb8:	4b11      	ldr	r3, [pc, #68]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0f0      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x46a>
 8001ec4:	e035      	b.n	8001f32 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ec6:	4b10      	ldr	r3, [pc, #64]	@ (8001f08 <HAL_RCC_OscConfig+0x4cc>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7fe fe60 	bl	8000b90 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ed4:	f7fe fe5c 	bl	8000b90 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e026      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ee6:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <HAL_RCC_OscConfig+0x4c4>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1f0      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x498>
 8001ef2:	e01e      	b.n	8001f32 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d107      	bne.n	8001f0c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e019      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
 8001f00:	40021000 	.word	0x40021000
 8001f04:	40007000 	.word	0x40007000
 8001f08:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f3c <HAL_RCC_OscConfig+0x500>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d106      	bne.n	8001f2e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d001      	beq.n	8001f32 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e000      	b.n	8001f34 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40021000 	.word	0x40021000

08001f40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d101      	bne.n	8001f54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e0d0      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f54:	4b6a      	ldr	r3, [pc, #424]	@ (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0307 	and.w	r3, r3, #7
 8001f5c:	683a      	ldr	r2, [r7, #0]
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d910      	bls.n	8001f84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f62:	4b67      	ldr	r3, [pc, #412]	@ (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f023 0207 	bic.w	r2, r3, #7
 8001f6a:	4965      	ldr	r1, [pc, #404]	@ (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f72:	4b63      	ldr	r3, [pc, #396]	@ (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d001      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e0b8      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d020      	beq.n	8001fd2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d005      	beq.n	8001fa8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f9c:	4b59      	ldr	r3, [pc, #356]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	4a58      	ldr	r2, [pc, #352]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001fa6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0308 	and.w	r3, r3, #8
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d005      	beq.n	8001fc0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fb4:	4b53      	ldr	r3, [pc, #332]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	4a52      	ldr	r2, [pc, #328]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8001fba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001fbe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fc0:	4b50      	ldr	r3, [pc, #320]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	494d      	ldr	r1, [pc, #308]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d040      	beq.n	8002060 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d107      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe6:	4b47      	ldr	r3, [pc, #284]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d115      	bne.n	800201e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e07f      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d107      	bne.n	800200e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ffe:	4b41      	ldr	r3, [pc, #260]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d109      	bne.n	800201e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e073      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800200e:	4b3d      	ldr	r3, [pc, #244]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d101      	bne.n	800201e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e06b      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800201e:	4b39      	ldr	r3, [pc, #228]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f023 0203 	bic.w	r2, r3, #3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	4936      	ldr	r1, [pc, #216]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 800202c:	4313      	orrs	r3, r2
 800202e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002030:	f7fe fdae 	bl	8000b90 <HAL_GetTick>
 8002034:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002036:	e00a      	b.n	800204e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002038:	f7fe fdaa 	bl	8000b90 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002046:	4293      	cmp	r3, r2
 8002048:	d901      	bls.n	800204e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e053      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204e:	4b2d      	ldr	r3, [pc, #180]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 020c 	and.w	r2, r3, #12
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	429a      	cmp	r2, r3
 800205e:	d1eb      	bne.n	8002038 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002060:	4b27      	ldr	r3, [pc, #156]	@ (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	429a      	cmp	r2, r3
 800206c:	d210      	bcs.n	8002090 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206e:	4b24      	ldr	r3, [pc, #144]	@ (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f023 0207 	bic.w	r2, r3, #7
 8002076:	4922      	ldr	r1, [pc, #136]	@ (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	4313      	orrs	r3, r2
 800207c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800207e:	4b20      	ldr	r3, [pc, #128]	@ (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e032      	b.n	80020f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0304 	and.w	r3, r3, #4
 8002098:	2b00      	cmp	r3, #0
 800209a:	d008      	beq.n	80020ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800209c:	4b19      	ldr	r3, [pc, #100]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	4916      	ldr	r1, [pc, #88]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d009      	beq.n	80020ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020ba:	4b12      	ldr	r3, [pc, #72]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	490e      	ldr	r1, [pc, #56]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020ce:	f000 f821 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 80020d2:	4602      	mov	r2, r0
 80020d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	091b      	lsrs	r3, r3, #4
 80020da:	f003 030f 	and.w	r3, r3, #15
 80020de:	490a      	ldr	r1, [pc, #40]	@ (8002108 <HAL_RCC_ClockConfig+0x1c8>)
 80020e0:	5ccb      	ldrb	r3, [r1, r3]
 80020e2:	fa22 f303 	lsr.w	r3, r2, r3
 80020e6:	4a09      	ldr	r2, [pc, #36]	@ (800210c <HAL_RCC_ClockConfig+0x1cc>)
 80020e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_RCC_ClockConfig+0x1d0>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7fe fd0c 	bl	8000b0c <HAL_InitTick>

  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40022000 	.word	0x40022000
 8002104:	40021000 	.word	0x40021000
 8002108:	080034a0 	.word	0x080034a0
 800210c:	20000010 	.word	0x20000010
 8002110:	20000014 	.word	0x20000014

08002114 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002114:	b480      	push	{r7}
 8002116:	b087      	sub	sp, #28
 8002118:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	2300      	movs	r3, #0
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]
 8002126:	2300      	movs	r3, #0
 8002128:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800212a:	2300      	movs	r3, #0
 800212c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800212e:	4b1e      	ldr	r3, [pc, #120]	@ (80021a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f003 030c 	and.w	r3, r3, #12
 800213a:	2b04      	cmp	r3, #4
 800213c:	d002      	beq.n	8002144 <HAL_RCC_GetSysClockFreq+0x30>
 800213e:	2b08      	cmp	r3, #8
 8002140:	d003      	beq.n	800214a <HAL_RCC_GetSysClockFreq+0x36>
 8002142:	e027      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002144:	4b19      	ldr	r3, [pc, #100]	@ (80021ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002146:	613b      	str	r3, [r7, #16]
      break;
 8002148:	e027      	b.n	800219a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	0c9b      	lsrs	r3, r3, #18
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	4a17      	ldr	r2, [pc, #92]	@ (80021b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002154:	5cd3      	ldrb	r3, [r2, r3]
 8002156:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d010      	beq.n	8002184 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002162:	4b11      	ldr	r3, [pc, #68]	@ (80021a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	0c5b      	lsrs	r3, r3, #17
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	4a11      	ldr	r2, [pc, #68]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800216e:	5cd3      	ldrb	r3, [r2, r3]
 8002170:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a0d      	ldr	r2, [pc, #52]	@ (80021ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002176:	fb03 f202 	mul.w	r2, r3, r2
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002180:	617b      	str	r3, [r7, #20]
 8002182:	e004      	b.n	800218e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a0c      	ldr	r2, [pc, #48]	@ (80021b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002188:	fb02 f303 	mul.w	r3, r2, r3
 800218c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	613b      	str	r3, [r7, #16]
      break;
 8002192:	e002      	b.n	800219a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002194:	4b05      	ldr	r3, [pc, #20]	@ (80021ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002196:	613b      	str	r3, [r7, #16]
      break;
 8002198:	bf00      	nop
    }
  }
  return sysclockfreq;
 800219a:	693b      	ldr	r3, [r7, #16]
}
 800219c:	4618      	mov	r0, r3
 800219e:	371c      	adds	r7, #28
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bc80      	pop	{r7}
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	40021000 	.word	0x40021000
 80021ac:	007a1200 	.word	0x007a1200
 80021b0:	080034b8 	.word	0x080034b8
 80021b4:	080034c8 	.word	0x080034c8
 80021b8:	003d0900 	.word	0x003d0900

080021bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021c0:	4b02      	ldr	r3, [pc, #8]	@ (80021cc <HAL_RCC_GetHCLKFreq+0x10>)
 80021c2:	681b      	ldr	r3, [r3, #0]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr
 80021cc:	20000010 	.word	0x20000010

080021d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021d4:	f7ff fff2 	bl	80021bc <HAL_RCC_GetHCLKFreq>
 80021d8:	4602      	mov	r2, r0
 80021da:	4b05      	ldr	r3, [pc, #20]	@ (80021f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	0a1b      	lsrs	r3, r3, #8
 80021e0:	f003 0307 	and.w	r3, r3, #7
 80021e4:	4903      	ldr	r1, [pc, #12]	@ (80021f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021e6:	5ccb      	ldrb	r3, [r1, r3]
 80021e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40021000 	.word	0x40021000
 80021f4:	080034b0 	.word	0x080034b0

080021f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021fc:	f7ff ffde 	bl	80021bc <HAL_RCC_GetHCLKFreq>
 8002200:	4602      	mov	r2, r0
 8002202:	4b05      	ldr	r3, [pc, #20]	@ (8002218 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	0adb      	lsrs	r3, r3, #11
 8002208:	f003 0307 	and.w	r3, r3, #7
 800220c:	4903      	ldr	r1, [pc, #12]	@ (800221c <HAL_RCC_GetPCLK2Freq+0x24>)
 800220e:	5ccb      	ldrb	r3, [r1, r3]
 8002210:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002214:	4618      	mov	r0, r3
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40021000 	.word	0x40021000
 800221c:	080034b0 	.word	0x080034b0

08002220 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002228:	4b0a      	ldr	r3, [pc, #40]	@ (8002254 <RCC_Delay+0x34>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0a      	ldr	r2, [pc, #40]	@ (8002258 <RCC_Delay+0x38>)
 800222e:	fba2 2303 	umull	r2, r3, r2, r3
 8002232:	0a5b      	lsrs	r3, r3, #9
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	fb02 f303 	mul.w	r3, r2, r3
 800223a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800223c:	bf00      	nop
  }
  while (Delay --);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	1e5a      	subs	r2, r3, #1
 8002242:	60fa      	str	r2, [r7, #12]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1f9      	bne.n	800223c <RCC_Delay+0x1c>
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop
 800224c:	3714      	adds	r7, #20
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr
 8002254:	20000010 	.word	0x20000010
 8002258:	10624dd3 	.word	0x10624dd3

0800225c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002264:	2300      	movs	r3, #0
 8002266:	613b      	str	r3, [r7, #16]
 8002268:	2300      	movs	r3, #0
 800226a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b00      	cmp	r3, #0
 8002276:	d07d      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002278:	2300      	movs	r3, #0
 800227a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800227c:	4b4f      	ldr	r3, [pc, #316]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800227e:	69db      	ldr	r3, [r3, #28]
 8002280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d10d      	bne.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002288:	4b4c      	ldr	r3, [pc, #304]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800228a:	69db      	ldr	r3, [r3, #28]
 800228c:	4a4b      	ldr	r2, [pc, #300]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800228e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002292:	61d3      	str	r3, [r2, #28]
 8002294:	4b49      	ldr	r3, [pc, #292]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800229c:	60bb      	str	r3, [r7, #8]
 800229e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022a0:	2301      	movs	r3, #1
 80022a2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a4:	4b46      	ldr	r3, [pc, #280]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d118      	bne.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022b0:	4b43      	ldr	r3, [pc, #268]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a42      	ldr	r2, [pc, #264]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022bc:	f7fe fc68 	bl	8000b90 <HAL_GetTick>
 80022c0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c2:	e008      	b.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c4:	f7fe fc64 	bl	8000b90 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b64      	cmp	r3, #100	@ 0x64
 80022d0:	d901      	bls.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e06d      	b.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022d6:	4b3a      	ldr	r3, [pc, #232]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d0f0      	beq.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80022e2:	4b36      	ldr	r3, [pc, #216]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022ea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d02e      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d027      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002300:	4b2e      	ldr	r3, [pc, #184]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002308:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800230a:	4b2e      	ldr	r3, [pc, #184]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800230c:	2201      	movs	r2, #1
 800230e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002310:	4b2c      	ldr	r3, [pc, #176]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002316:	4a29      	ldr	r2, [pc, #164]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d014      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002326:	f7fe fc33 	bl	8000b90 <HAL_GetTick>
 800232a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800232c:	e00a      	b.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800232e:	f7fe fc2f 	bl	8000b90 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	f241 3288 	movw	r2, #5000	@ 0x1388
 800233c:	4293      	cmp	r3, r2
 800233e:	d901      	bls.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e036      	b.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002344:	4b1d      	ldr	r3, [pc, #116]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0ee      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002350:	4b1a      	ldr	r3, [pc, #104]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002352:	6a1b      	ldr	r3, [r3, #32]
 8002354:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	4917      	ldr	r1, [pc, #92]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800235e:	4313      	orrs	r3, r2
 8002360:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002362:	7dfb      	ldrb	r3, [r7, #23]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d105      	bne.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002368:	4b14      	ldr	r3, [pc, #80]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	4a13      	ldr	r2, [pc, #76]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800236e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002372:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0302 	and.w	r3, r3, #2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d008      	beq.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002380:	4b0e      	ldr	r3, [pc, #56]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	490b      	ldr	r1, [pc, #44]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800238e:	4313      	orrs	r3, r2
 8002390:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0310 	and.w	r3, r3, #16
 800239a:	2b00      	cmp	r3, #0
 800239c:	d008      	beq.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800239e:	4b07      	ldr	r3, [pc, #28]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	4904      	ldr	r1, [pc, #16]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023ac:	4313      	orrs	r3, r2
 80023ae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3718      	adds	r7, #24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40021000 	.word	0x40021000
 80023c0:	40007000 	.word	0x40007000
 80023c4:	42420440 	.word	0x42420440

080023c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	2300      	movs	r3, #0
 80023d6:	61fb      	str	r3, [r7, #28]
 80023d8:	2300      	movs	r3, #0
 80023da:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80023dc:	2300      	movs	r3, #0
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	2300      	movs	r3, #0
 80023e2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b10      	cmp	r3, #16
 80023e8:	d00a      	beq.n	8002400 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b10      	cmp	r3, #16
 80023ee:	f200 808a 	bhi.w	8002506 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d045      	beq.n	8002484 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d075      	beq.n	80024ea <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80023fe:	e082      	b.n	8002506 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002400:	4b46      	ldr	r3, [pc, #280]	@ (800251c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002406:	4b45      	ldr	r3, [pc, #276]	@ (800251c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d07b      	beq.n	800250a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	0c9b      	lsrs	r3, r3, #18
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	4a41      	ldr	r2, [pc, #260]	@ (8002520 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800241c:	5cd3      	ldrb	r3, [r2, r3]
 800241e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d015      	beq.n	8002456 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800242a:	4b3c      	ldr	r3, [pc, #240]	@ (800251c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	0c5b      	lsrs	r3, r3, #17
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	4a3b      	ldr	r2, [pc, #236]	@ (8002524 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002436:	5cd3      	ldrb	r3, [r2, r3]
 8002438:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00d      	beq.n	8002460 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002444:	4a38      	ldr	r2, [pc, #224]	@ (8002528 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	fbb2 f2f3 	udiv	r2, r2, r3
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	fb02 f303 	mul.w	r3, r2, r3
 8002452:	61fb      	str	r3, [r7, #28]
 8002454:	e004      	b.n	8002460 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	4a34      	ldr	r2, [pc, #208]	@ (800252c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800245a:	fb02 f303 	mul.w	r3, r2, r3
 800245e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002460:	4b2e      	ldr	r3, [pc, #184]	@ (800251c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002468:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800246c:	d102      	bne.n	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	61bb      	str	r3, [r7, #24]
      break;
 8002472:	e04a      	b.n	800250a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	4a2d      	ldr	r2, [pc, #180]	@ (8002530 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	085b      	lsrs	r3, r3, #1
 8002480:	61bb      	str	r3, [r7, #24]
      break;
 8002482:	e042      	b.n	800250a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002484:	4b25      	ldr	r3, [pc, #148]	@ (800251c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002486:	6a1b      	ldr	r3, [r3, #32]
 8002488:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002490:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002494:	d108      	bne.n	80024a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d003      	beq.n	80024a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80024a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024a4:	61bb      	str	r3, [r7, #24]
 80024a6:	e01f      	b.n	80024e8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024b2:	d109      	bne.n	80024c8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80024b4:	4b19      	ldr	r3, [pc, #100]	@ (800251c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80024b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80024c0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80024c4:	61bb      	str	r3, [r7, #24]
 80024c6:	e00f      	b.n	80024e8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80024d2:	d11c      	bne.n	800250e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80024d4:	4b11      	ldr	r3, [pc, #68]	@ (800251c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d016      	beq.n	800250e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80024e0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80024e4:	61bb      	str	r3, [r7, #24]
      break;
 80024e6:	e012      	b.n	800250e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80024e8:	e011      	b.n	800250e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80024ea:	f7ff fe85 	bl	80021f8 <HAL_RCC_GetPCLK2Freq>
 80024ee:	4602      	mov	r2, r0
 80024f0:	4b0a      	ldr	r3, [pc, #40]	@ (800251c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	0b9b      	lsrs	r3, r3, #14
 80024f6:	f003 0303 	and.w	r3, r3, #3
 80024fa:	3301      	adds	r3, #1
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002502:	61bb      	str	r3, [r7, #24]
      break;
 8002504:	e004      	b.n	8002510 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002506:	bf00      	nop
 8002508:	e002      	b.n	8002510 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800250a:	bf00      	nop
 800250c:	e000      	b.n	8002510 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800250e:	bf00      	nop
    }
  }
  return (frequency);
 8002510:	69bb      	ldr	r3, [r7, #24]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3720      	adds	r7, #32
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	080034cc 	.word	0x080034cc
 8002524:	080034dc 	.word	0x080034dc
 8002528:	007a1200 	.word	0x007a1200
 800252c:	003d0900 	.word	0x003d0900
 8002530:	aaaaaaab 	.word	0xaaaaaaab

08002534 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e07a      	b.n	8002640 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	7c5b      	ldrb	r3, [r3, #17]
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	d105      	bne.n	8002560 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7fe f9f8 	bl	8000950 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2202      	movs	r2, #2
 8002564:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 fa96 	bl	8002a98 <HAL_RTC_WaitForSynchro>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d004      	beq.n	800257c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2204      	movs	r2, #4
 8002576:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e061      	b.n	8002640 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f000 fb4f 	bl	8002c20 <RTC_EnterInitMode>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d004      	beq.n	8002592 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2204      	movs	r2, #4
 800258c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e056      	b.n	8002640 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0207 	bic.w	r2, r2, #7
 80025a0:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d005      	beq.n	80025b6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80025aa:	4b27      	ldr	r3, [pc, #156]	@ (8002648 <HAL_RTC_Init+0x114>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ae:	4a26      	ldr	r2, [pc, #152]	@ (8002648 <HAL_RTC_Init+0x114>)
 80025b0:	f023 0301 	bic.w	r3, r3, #1
 80025b4:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80025b6:	4b24      	ldr	r3, [pc, #144]	@ (8002648 <HAL_RTC_Init+0x114>)
 80025b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ba:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	4921      	ldr	r1, [pc, #132]	@ (8002648 <HAL_RTC_Init+0x114>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d0:	d003      	beq.n	80025da <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	e00e      	b.n	80025f8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80025da:	2001      	movs	r0, #1
 80025dc:	f7ff fef4 	bl	80023c8 <HAL_RCCEx_GetPeriphCLKFreq>
 80025e0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d104      	bne.n	80025f2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2204      	movs	r2, #4
 80025ec:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e026      	b.n	8002640 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	3b01      	subs	r3, #1
 80025f6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	0c1a      	lsrs	r2, r3, #16
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f002 020f 	and.w	r2, r2, #15
 8002604:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	b292      	uxth	r2, r2
 800260e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f000 fb2d 	bl	8002c70 <RTC_ExitInitMode>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d004      	beq.n	8002626 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2204      	movs	r2, #4
 8002620:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e00c      	b.n	8002640 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2201      	movs	r2, #1
 8002636:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800263e:	2300      	movs	r3, #0
  }
}
 8002640:	4618      	mov	r0, r3
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40006c00 	.word	0x40006c00

0800264c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800264c:	b590      	push	{r4, r7, lr}
 800264e:	b087      	sub	sp, #28
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	2300      	movs	r3, #0
 800265e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d002      	beq.n	800266c <HAL_RTC_SetTime+0x20>
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d101      	bne.n	8002670 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e080      	b.n	8002772 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	7c1b      	ldrb	r3, [r3, #16]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_RTC_SetTime+0x30>
 8002678:	2302      	movs	r3, #2
 800267a:	e07a      	b.n	8002772 <HAL_RTC_SetTime+0x126>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2201      	movs	r2, #1
 8002680:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2202      	movs	r2, #2
 8002686:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d113      	bne.n	80026b6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002698:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	785b      	ldrb	r3, [r3, #1]
 80026a0:	4619      	mov	r1, r3
 80026a2:	460b      	mov	r3, r1
 80026a4:	011b      	lsls	r3, r3, #4
 80026a6:	1a5b      	subs	r3, r3, r1
 80026a8:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80026aa:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80026b0:	4413      	add	r3, r2
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	e01e      	b.n	80026f4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 fb1d 	bl	8002cfa <RTC_Bcd2ToByte>
 80026c0:	4603      	mov	r3, r0
 80026c2:	461a      	mov	r2, r3
 80026c4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80026c8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	785b      	ldrb	r3, [r3, #1]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f000 fb12 	bl	8002cfa <RTC_Bcd2ToByte>
 80026d6:	4603      	mov	r3, r0
 80026d8:	461a      	mov	r2, r3
 80026da:	4613      	mov	r3, r2
 80026dc:	011b      	lsls	r3, r3, #4
 80026de:	1a9b      	subs	r3, r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80026e2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	789b      	ldrb	r3, [r3, #2]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f000 fb06 	bl	8002cfa <RTC_Bcd2ToByte>
 80026ee:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80026f0:	4423      	add	r3, r4
 80026f2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80026f4:	6979      	ldr	r1, [r7, #20]
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 fa2b 	bl	8002b52 <RTC_WriteTimeCounter>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d007      	beq.n	8002712 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2204      	movs	r2, #4
 8002706:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e02f      	b.n	8002772 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	685a      	ldr	r2, [r3, #4]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 0205 	bic.w	r2, r2, #5
 8002720:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 fa3c 	bl	8002ba0 <RTC_ReadAlarmCounter>
 8002728:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002730:	d018      	beq.n	8002764 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	429a      	cmp	r2, r3
 8002738:	d214      	bcs.n	8002764 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002740:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8002744:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002746:	6939      	ldr	r1, [r7, #16]
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f000 fa42 	bl	8002bd2 <RTC_WriteAlarmCounter>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d007      	beq.n	8002764 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2204      	movs	r2, #4
 8002758:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2200      	movs	r2, #0
 800275e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e006      	b.n	8002772 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2201      	movs	r2, #1
 8002768:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002770:	2300      	movs	r3, #0
  }
}
 8002772:	4618      	mov	r0, r3
 8002774:	371c      	adds	r7, #28
 8002776:	46bd      	mov	sp, r7
 8002778:	bd90      	pop	{r4, r7, pc}
	...

0800277c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b088      	sub	sp, #32
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8002788:	2300      	movs	r3, #0
 800278a:	61bb      	str	r3, [r7, #24]
 800278c:	2300      	movs	r3, #0
 800278e:	61fb      	str	r3, [r7, #28]
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	2300      	movs	r3, #0
 8002796:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d002      	beq.n	80027a4 <HAL_RTC_GetTime+0x28>
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0b5      	b.n	8002914 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 0304 	and.w	r3, r3, #4
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e0ac      	b.n	8002914 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 f999 	bl	8002af2 <RTC_ReadTimeCounter>
 80027c0:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	4a55      	ldr	r2, [pc, #340]	@ (800291c <HAL_RTC_GetTime+0x1a0>)
 80027c6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ca:	0adb      	lsrs	r3, r3, #11
 80027cc:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4b52      	ldr	r3, [pc, #328]	@ (800291c <HAL_RTC_GetTime+0x1a0>)
 80027d2:	fba3 1302 	umull	r1, r3, r3, r2
 80027d6:	0adb      	lsrs	r3, r3, #11
 80027d8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80027dc:	fb01 f303 	mul.w	r3, r1, r3
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	4a4f      	ldr	r2, [pc, #316]	@ (8002920 <HAL_RTC_GetTime+0x1a4>)
 80027e4:	fba2 2303 	umull	r2, r3, r2, r3
 80027e8:	095b      	lsrs	r3, r3, #5
 80027ea:	b2da      	uxtb	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	4a4a      	ldr	r2, [pc, #296]	@ (800291c <HAL_RTC_GetTime+0x1a0>)
 80027f4:	fba2 1203 	umull	r1, r2, r2, r3
 80027f8:	0ad2      	lsrs	r2, r2, #11
 80027fa:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80027fe:	fb01 f202 	mul.w	r2, r1, r2
 8002802:	1a9a      	subs	r2, r3, r2
 8002804:	4b46      	ldr	r3, [pc, #280]	@ (8002920 <HAL_RTC_GetTime+0x1a4>)
 8002806:	fba3 1302 	umull	r1, r3, r3, r2
 800280a:	0959      	lsrs	r1, r3, #5
 800280c:	460b      	mov	r3, r1
 800280e:	011b      	lsls	r3, r3, #4
 8002810:	1a5b      	subs	r3, r3, r1
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	1ad1      	subs	r1, r2, r3
 8002816:	b2ca      	uxtb	r2, r1
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	2b17      	cmp	r3, #23
 8002820:	d955      	bls.n	80028ce <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	4a3f      	ldr	r2, [pc, #252]	@ (8002924 <HAL_RTC_GetTime+0x1a8>)
 8002826:	fba2 2303 	umull	r2, r3, r2, r3
 800282a:	091b      	lsrs	r3, r3, #4
 800282c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800282e:	6939      	ldr	r1, [r7, #16]
 8002830:	4b3c      	ldr	r3, [pc, #240]	@ (8002924 <HAL_RTC_GetTime+0x1a8>)
 8002832:	fba3 2301 	umull	r2, r3, r3, r1
 8002836:	091a      	lsrs	r2, r3, #4
 8002838:	4613      	mov	r3, r2
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	4413      	add	r3, r2
 800283e:	00db      	lsls	r3, r3, #3
 8002840:	1aca      	subs	r2, r1, r3
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f000 f9a9 	bl	8002ba0 <RTC_ReadAlarmCounter>
 800284e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002856:	d008      	beq.n	800286a <HAL_RTC_GetTime+0xee>
 8002858:	69fa      	ldr	r2, [r7, #28]
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	429a      	cmp	r2, r3
 800285e:	d904      	bls.n	800286a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8002860:	69fa      	ldr	r2, [r7, #28]
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	61fb      	str	r3, [r7, #28]
 8002868:	e002      	b.n	8002870 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800286a:	f04f 33ff 	mov.w	r3, #4294967295
 800286e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	4a2d      	ldr	r2, [pc, #180]	@ (8002928 <HAL_RTC_GetTime+0x1ac>)
 8002874:	fb02 f303 	mul.w	r3, r2, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800287e:	69b9      	ldr	r1, [r7, #24]
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f000 f966 	bl	8002b52 <RTC_WriteTimeCounter>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e041      	b.n	8002914 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002896:	d00c      	beq.n	80028b2 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8002898:	69fa      	ldr	r2, [r7, #28]
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	4413      	add	r3, r2
 800289e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80028a0:	69f9      	ldr	r1, [r7, #28]
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 f995 	bl	8002bd2 <RTC_WriteAlarmCounter>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00a      	beq.n	80028c4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e030      	b.n	8002914 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80028b2:	69f9      	ldr	r1, [r7, #28]
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f000 f98c 	bl	8002bd2 <RTC_WriteAlarmCounter>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e027      	b.n	8002914 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 80028c4:	6979      	ldr	r1, [r7, #20]
 80028c6:	68f8      	ldr	r0, [r7, #12]
 80028c8:	f000 fa34 	bl	8002d34 <RTC_DateUpdate>
 80028cc:	e003      	b.n	80028d6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d01a      	beq.n	8002912 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f000 f9ed 	bl	8002cc0 <RTC_ByteToBcd2>
 80028e6:	4603      	mov	r3, r0
 80028e8:	461a      	mov	r2, r3
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	785b      	ldrb	r3, [r3, #1]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f000 f9e4 	bl	8002cc0 <RTC_ByteToBcd2>
 80028f8:	4603      	mov	r3, r0
 80028fa:	461a      	mov	r2, r3
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	789b      	ldrb	r3, [r3, #2]
 8002904:	4618      	mov	r0, r3
 8002906:	f000 f9db 	bl	8002cc0 <RTC_ByteToBcd2>
 800290a:	4603      	mov	r3, r0
 800290c:	461a      	mov	r2, r3
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3720      	adds	r7, #32
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	91a2b3c5 	.word	0x91a2b3c5
 8002920:	88888889 	.word	0x88888889
 8002924:	aaaaaaab 	.word	0xaaaaaaab
 8002928:	00015180 	.word	0x00015180

0800292c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b088      	sub	sp, #32
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8002938:	2300      	movs	r3, #0
 800293a:	61fb      	str	r3, [r7, #28]
 800293c:	2300      	movs	r3, #0
 800293e:	61bb      	str	r3, [r7, #24]
 8002940:	2300      	movs	r3, #0
 8002942:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d002      	beq.n	8002950 <HAL_RTC_SetDate+0x24>
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d101      	bne.n	8002954 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e097      	b.n	8002a84 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	7c1b      	ldrb	r3, [r3, #16]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d101      	bne.n	8002960 <HAL_RTC_SetDate+0x34>
 800295c:	2302      	movs	r3, #2
 800295e:	e091      	b.n	8002a84 <HAL_RTC_SetDate+0x158>
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2201      	movs	r2, #1
 8002964:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2202      	movs	r2, #2
 800296a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10c      	bne.n	800298c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	78da      	ldrb	r2, [r3, #3]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	785a      	ldrb	r2, [r3, #1]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	789a      	ldrb	r2, [r3, #2]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	739a      	strb	r2, [r3, #14]
 800298a:	e01a      	b.n	80029c2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	78db      	ldrb	r3, [r3, #3]
 8002990:	4618      	mov	r0, r3
 8002992:	f000 f9b2 	bl	8002cfa <RTC_Bcd2ToByte>
 8002996:	4603      	mov	r3, r0
 8002998:	461a      	mov	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	785b      	ldrb	r3, [r3, #1]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f000 f9a9 	bl	8002cfa <RTC_Bcd2ToByte>
 80029a8:	4603      	mov	r3, r0
 80029aa:	461a      	mov	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	789b      	ldrb	r3, [r3, #2]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f000 f9a0 	bl	8002cfa <RTC_Bcd2ToByte>
 80029ba:	4603      	mov	r3, r0
 80029bc:	461a      	mov	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	7bdb      	ldrb	r3, [r3, #15]
 80029c6:	4618      	mov	r0, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	7b59      	ldrb	r1, [r3, #13]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	7b9b      	ldrb	r3, [r3, #14]
 80029d0:	461a      	mov	r2, r3
 80029d2:	f000 fa8b 	bl	8002eec <RTC_WeekDayNum>
 80029d6:	4603      	mov	r3, r0
 80029d8:	461a      	mov	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	7b1a      	ldrb	r2, [r3, #12]
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80029e6:	68f8      	ldr	r0, [r7, #12]
 80029e8:	f000 f883 	bl	8002af2 <RTC_ReadTimeCounter>
 80029ec:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	4a26      	ldr	r2, [pc, #152]	@ (8002a8c <HAL_RTC_SetDate+0x160>)
 80029f2:	fba2 2303 	umull	r2, r3, r2, r3
 80029f6:	0adb      	lsrs	r3, r3, #11
 80029f8:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	2b18      	cmp	r3, #24
 80029fe:	d93a      	bls.n	8002a76 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	4a23      	ldr	r2, [pc, #140]	@ (8002a90 <HAL_RTC_SetDate+0x164>)
 8002a04:	fba2 2303 	umull	r2, r3, r2, r3
 8002a08:	091b      	lsrs	r3, r3, #4
 8002a0a:	4a22      	ldr	r2, [pc, #136]	@ (8002a94 <HAL_RTC_SetDate+0x168>)
 8002a0c:	fb02 f303 	mul.w	r3, r2, r3
 8002a10:	69fa      	ldr	r2, [r7, #28]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002a16:	69f9      	ldr	r1, [r7, #28]
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f000 f89a 	bl	8002b52 <RTC_WriteTimeCounter>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d007      	beq.n	8002a34 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2204      	movs	r2, #4
 8002a28:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e027      	b.n	8002a84 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	f000 f8b3 	bl	8002ba0 <RTC_ReadAlarmCounter>
 8002a3a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a42:	d018      	beq.n	8002a76 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d214      	bcs.n	8002a76 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002a52:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8002a56:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002a58:	69b9      	ldr	r1, [r7, #24]
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f000 f8b9 	bl	8002bd2 <RTC_WriteAlarmCounter>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d007      	beq.n	8002a76 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2204      	movs	r2, #4
 8002a6a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e006      	b.n	8002a84 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3720      	adds	r7, #32
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	91a2b3c5 	.word	0x91a2b3c5
 8002a90:	aaaaaaab 	.word	0xaaaaaaab
 8002a94:	00015180 	.word	0x00015180

08002a98 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e01d      	b.n	8002aea <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 0208 	bic.w	r2, r2, #8
 8002abc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002abe:	f7fe f867 	bl	8000b90 <HAL_GetTick>
 8002ac2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002ac4:	e009      	b.n	8002ada <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002ac6:	f7fe f863 	bl	8000b90 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ad4:	d901      	bls.n	8002ada <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e007      	b.n	8002aea <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 0308 	and.w	r3, r3, #8
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0ee      	beq.n	8002ac6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b087      	sub	sp, #28
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	827b      	strh	r3, [r7, #18]
 8002afe:	2300      	movs	r3, #0
 8002b00:	823b      	strh	r3, [r7, #16]
 8002b02:	2300      	movs	r3, #0
 8002b04:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8002b06:	2300      	movs	r3, #0
 8002b08:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	69db      	ldr	r3, [r3, #28]
 8002b18:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8002b22:	8a7a      	ldrh	r2, [r7, #18]
 8002b24:	8a3b      	ldrh	r3, [r7, #16]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d008      	beq.n	8002b3c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8002b2a:	8a3b      	ldrh	r3, [r7, #16]
 8002b2c:	041a      	lsls	r2, r3, #16
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	69db      	ldr	r3, [r3, #28]
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	4313      	orrs	r3, r2
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	e004      	b.n	8002b46 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002b3c:	8a7b      	ldrh	r3, [r7, #18]
 8002b3e:	041a      	lsls	r2, r3, #16
 8002b40:	89fb      	ldrh	r3, [r7, #14]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002b46:	697b      	ldr	r3, [r7, #20]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	371c      	adds	r7, #28
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr

08002b52 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b084      	sub	sp, #16
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
 8002b5a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f000 f85d 	bl	8002c20 <RTC_EnterInitMode>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d002      	beq.n	8002b72 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	73fb      	strb	r3, [r7, #15]
 8002b70:	e011      	b.n	8002b96 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	0c12      	lsrs	r2, r2, #16
 8002b7a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	b292      	uxth	r2, r2
 8002b84:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f872 	bl	8002c70 <RTC_ExitInitMode>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3710      	adds	r7, #16
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	81fb      	strh	r3, [r7, #14]
 8002bac:	2300      	movs	r3, #0
 8002bae:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8002bc0:	89fb      	ldrh	r3, [r7, #14]
 8002bc2:	041a      	lsls	r2, r3, #16
 8002bc4:	89bb      	ldrh	r3, [r7, #12]
 8002bc6:	4313      	orrs	r3, r2
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3714      	adds	r7, #20
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bc80      	pop	{r7}
 8002bd0:	4770      	bx	lr

08002bd2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b084      	sub	sp, #16
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
 8002bda:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f000 f81d 	bl	8002c20 <RTC_EnterInitMode>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d002      	beq.n	8002bf2 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	73fb      	strb	r3, [r7, #15]
 8002bf0:	e011      	b.n	8002c16 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	0c12      	lsrs	r2, r2, #16
 8002bfa:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	b292      	uxth	r2, r2
 8002c04:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f832 	bl	8002c70 <RTC_ExitInitMode>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3710      	adds	r7, #16
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002c2c:	f7fd ffb0 	bl	8000b90 <HAL_GetTick>
 8002c30:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002c32:	e009      	b.n	8002c48 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002c34:	f7fd ffac 	bl	8000b90 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c42:	d901      	bls.n	8002c48 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e00f      	b.n	8002c68 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f003 0320 	and.w	r3, r3, #32
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d0ee      	beq.n	8002c34 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f042 0210 	orr.w	r2, r2, #16
 8002c64:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0210 	bic.w	r2, r2, #16
 8002c8a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002c8c:	f7fd ff80 	bl	8000b90 <HAL_GetTick>
 8002c90:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002c92:	e009      	b.n	8002ca8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002c94:	f7fd ff7c 	bl	8000b90 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ca2:	d901      	bls.n	8002ca8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e007      	b.n	8002cb8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0ee      	beq.n	8002c94 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8002cce:	e005      	b.n	8002cdc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002cd6:	79fb      	ldrb	r3, [r7, #7]
 8002cd8:	3b0a      	subs	r3, #10
 8002cda:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8002cdc:	79fb      	ldrb	r3, [r7, #7]
 8002cde:	2b09      	cmp	r3, #9
 8002ce0:	d8f6      	bhi.n	8002cd0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	011b      	lsls	r3, r3, #4
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	b2db      	uxtb	r3, r3
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr

08002cfa <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b085      	sub	sp, #20
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	4603      	mov	r3, r0
 8002d02:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002d04:	2300      	movs	r3, #0
 8002d06:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002d08:	79fb      	ldrb	r3, [r7, #7]
 8002d0a:	091b      	lsrs	r3, r3, #4
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	461a      	mov	r2, r3
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	f003 030f 	and.w	r3, r3, #15
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	4413      	add	r3, r2
 8002d28:	b2db      	uxtb	r3, r3
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr

08002d34 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	2300      	movs	r3, #0
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	7bdb      	ldrb	r3, [r3, #15]
 8002d52:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	7b5b      	ldrb	r3, [r3, #13]
 8002d58:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	7b9b      	ldrb	r3, [r3, #14]
 8002d5e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8002d60:	2300      	movs	r3, #0
 8002d62:	60bb      	str	r3, [r7, #8]
 8002d64:	e06f      	b.n	8002e46 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d011      	beq.n	8002d90 <RTC_DateUpdate+0x5c>
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	2b03      	cmp	r3, #3
 8002d70:	d00e      	beq.n	8002d90 <RTC_DateUpdate+0x5c>
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	2b05      	cmp	r3, #5
 8002d76:	d00b      	beq.n	8002d90 <RTC_DateUpdate+0x5c>
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	2b07      	cmp	r3, #7
 8002d7c:	d008      	beq.n	8002d90 <RTC_DateUpdate+0x5c>
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	2b08      	cmp	r3, #8
 8002d82:	d005      	beq.n	8002d90 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	2b0a      	cmp	r3, #10
 8002d88:	d002      	beq.n	8002d90 <RTC_DateUpdate+0x5c>
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	2b0c      	cmp	r3, #12
 8002d8e:	d117      	bne.n	8002dc0 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2b1e      	cmp	r3, #30
 8002d94:	d803      	bhi.n	8002d9e <RTC_DateUpdate+0x6a>
      {
        day++;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	3301      	adds	r3, #1
 8002d9a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002d9c:	e050      	b.n	8002e40 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	2b0c      	cmp	r3, #12
 8002da2:	d005      	beq.n	8002db0 <RTC_DateUpdate+0x7c>
        {
          month++;
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	3301      	adds	r3, #1
 8002da8:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002daa:	2301      	movs	r3, #1
 8002dac:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002dae:	e047      	b.n	8002e40 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8002db0:	2301      	movs	r3, #1
 8002db2:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002db4:	2301      	movs	r3, #1
 8002db6:	60fb      	str	r3, [r7, #12]
          year++;
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	3301      	adds	r3, #1
 8002dbc:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8002dbe:	e03f      	b.n	8002e40 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	d008      	beq.n	8002dd8 <RTC_DateUpdate+0xa4>
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	2b06      	cmp	r3, #6
 8002dca:	d005      	beq.n	8002dd8 <RTC_DateUpdate+0xa4>
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	2b09      	cmp	r3, #9
 8002dd0:	d002      	beq.n	8002dd8 <RTC_DateUpdate+0xa4>
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	2b0b      	cmp	r3, #11
 8002dd6:	d10c      	bne.n	8002df2 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2b1d      	cmp	r3, #29
 8002ddc:	d803      	bhi.n	8002de6 <RTC_DateUpdate+0xb2>
      {
        day++;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	3301      	adds	r3, #1
 8002de2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002de4:	e02c      	b.n	8002e40 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	3301      	adds	r3, #1
 8002dea:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002dec:	2301      	movs	r3, #1
 8002dee:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002df0:	e026      	b.n	8002e40 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d123      	bne.n	8002e40 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2b1b      	cmp	r3, #27
 8002dfc:	d803      	bhi.n	8002e06 <RTC_DateUpdate+0xd2>
      {
        day++;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	3301      	adds	r3, #1
 8002e02:	60fb      	str	r3, [r7, #12]
 8002e04:	e01c      	b.n	8002e40 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2b1c      	cmp	r3, #28
 8002e0a:	d111      	bne.n	8002e30 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 f839 	bl	8002e88 <RTC_IsLeapYear>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d003      	beq.n	8002e24 <RTC_DateUpdate+0xf0>
        {
          day++;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	e00d      	b.n	8002e40 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	3301      	adds	r3, #1
 8002e28:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	e007      	b.n	8002e40 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2b1d      	cmp	r3, #29
 8002e34:	d104      	bne.n	8002e40 <RTC_DateUpdate+0x10c>
      {
        month++;
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	3301      	adds	r3, #1
 8002e3a:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	3301      	adds	r3, #1
 8002e44:	60bb      	str	r3, [r7, #8]
 8002e46:	68ba      	ldr	r2, [r7, #8]
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d38b      	bcc.n	8002d66 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	b2da      	uxtb	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	68fa      	ldr	r2, [r7, #12]
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	4619      	mov	r1, r3
 8002e70:	6978      	ldr	r0, [r7, #20]
 8002e72:	f000 f83b 	bl	8002eec <RTC_WeekDayNum>
 8002e76:	4603      	mov	r3, r0
 8002e78:	461a      	mov	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	731a      	strb	r2, [r3, #12]
}
 8002e7e:	bf00      	nop
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
	...

08002e88 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002e92:	88fb      	ldrh	r3, [r7, #6]
 8002e94:	f003 0303 	and.w	r3, r3, #3
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	e01d      	b.n	8002ede <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002ea2:	88fb      	ldrh	r3, [r7, #6]
 8002ea4:	4a10      	ldr	r2, [pc, #64]	@ (8002ee8 <RTC_IsLeapYear+0x60>)
 8002ea6:	fba2 1203 	umull	r1, r2, r2, r3
 8002eaa:	0952      	lsrs	r2, r2, #5
 8002eac:	2164      	movs	r1, #100	@ 0x64
 8002eae:	fb01 f202 	mul.w	r2, r1, r2
 8002eb2:	1a9b      	subs	r3, r3, r2
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e00f      	b.n	8002ede <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8002ebe:	88fb      	ldrh	r3, [r7, #6]
 8002ec0:	4a09      	ldr	r2, [pc, #36]	@ (8002ee8 <RTC_IsLeapYear+0x60>)
 8002ec2:	fba2 1203 	umull	r1, r2, r2, r3
 8002ec6:	09d2      	lsrs	r2, r2, #7
 8002ec8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002ecc:	fb01 f202 	mul.w	r2, r1, r2
 8002ed0:	1a9b      	subs	r3, r3, r2
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e000      	b.n	8002ede <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8002edc:	2300      	movs	r3, #0
  }
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr
 8002ee8:	51eb851f 	.word	0x51eb851f

08002eec <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	70fb      	strb	r3, [r7, #3]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002efc:	2300      	movs	r3, #0
 8002efe:	60bb      	str	r3, [r7, #8]
 8002f00:	2300      	movs	r3, #0
 8002f02:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002f0a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002f0c:	78fb      	ldrb	r3, [r7, #3]
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d82d      	bhi.n	8002f6e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8002f12:	78fa      	ldrb	r2, [r7, #3]
 8002f14:	4613      	mov	r3, r2
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	4413      	add	r3, r2
 8002f1a:	00db      	lsls	r3, r3, #3
 8002f1c:	1a9b      	subs	r3, r3, r2
 8002f1e:	4a2c      	ldr	r2, [pc, #176]	@ (8002fd0 <RTC_WeekDayNum+0xe4>)
 8002f20:	fba2 2303 	umull	r2, r3, r2, r3
 8002f24:	085a      	lsrs	r2, r3, #1
 8002f26:	78bb      	ldrb	r3, [r7, #2]
 8002f28:	441a      	add	r2, r3
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	441a      	add	r2, r3
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	3b01      	subs	r3, #1
 8002f32:	089b      	lsrs	r3, r3, #2
 8002f34:	441a      	add	r2, r3
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	4926      	ldr	r1, [pc, #152]	@ (8002fd4 <RTC_WeekDayNum+0xe8>)
 8002f3c:	fba1 1303 	umull	r1, r3, r1, r3
 8002f40:	095b      	lsrs	r3, r3, #5
 8002f42:	1ad2      	subs	r2, r2, r3
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	3b01      	subs	r3, #1
 8002f48:	4922      	ldr	r1, [pc, #136]	@ (8002fd4 <RTC_WeekDayNum+0xe8>)
 8002f4a:	fba1 1303 	umull	r1, r3, r1, r3
 8002f4e:	09db      	lsrs	r3, r3, #7
 8002f50:	4413      	add	r3, r2
 8002f52:	1d1a      	adds	r2, r3, #4
 8002f54:	4b20      	ldr	r3, [pc, #128]	@ (8002fd8 <RTC_WeekDayNum+0xec>)
 8002f56:	fba3 1302 	umull	r1, r3, r3, r2
 8002f5a:	1ad1      	subs	r1, r2, r3
 8002f5c:	0849      	lsrs	r1, r1, #1
 8002f5e:	440b      	add	r3, r1
 8002f60:	0899      	lsrs	r1, r3, #2
 8002f62:	460b      	mov	r3, r1
 8002f64:	00db      	lsls	r3, r3, #3
 8002f66:	1a5b      	subs	r3, r3, r1
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	e029      	b.n	8002fc2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002f6e:	78fa      	ldrb	r2, [r7, #3]
 8002f70:	4613      	mov	r3, r2
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	4413      	add	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	1a9b      	subs	r3, r3, r2
 8002f7a:	4a15      	ldr	r2, [pc, #84]	@ (8002fd0 <RTC_WeekDayNum+0xe4>)
 8002f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f80:	085a      	lsrs	r2, r3, #1
 8002f82:	78bb      	ldrb	r3, [r7, #2]
 8002f84:	441a      	add	r2, r3
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	441a      	add	r2, r3
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	089b      	lsrs	r3, r3, #2
 8002f8e:	441a      	add	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	4910      	ldr	r1, [pc, #64]	@ (8002fd4 <RTC_WeekDayNum+0xe8>)
 8002f94:	fba1 1303 	umull	r1, r3, r1, r3
 8002f98:	095b      	lsrs	r3, r3, #5
 8002f9a:	1ad2      	subs	r2, r2, r3
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	490d      	ldr	r1, [pc, #52]	@ (8002fd4 <RTC_WeekDayNum+0xe8>)
 8002fa0:	fba1 1303 	umull	r1, r3, r1, r3
 8002fa4:	09db      	lsrs	r3, r3, #7
 8002fa6:	4413      	add	r3, r2
 8002fa8:	1c9a      	adds	r2, r3, #2
 8002faa:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd8 <RTC_WeekDayNum+0xec>)
 8002fac:	fba3 1302 	umull	r1, r3, r3, r2
 8002fb0:	1ad1      	subs	r1, r2, r3
 8002fb2:	0849      	lsrs	r1, r1, #1
 8002fb4:	440b      	add	r3, r1
 8002fb6:	0899      	lsrs	r1, r3, #2
 8002fb8:	460b      	mov	r3, r1
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	1a5b      	subs	r3, r3, r1
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	b2db      	uxtb	r3, r3
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3714      	adds	r7, #20
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr
 8002fd0:	38e38e39 	.word	0x38e38e39
 8002fd4:	51eb851f 	.word	0x51eb851f
 8002fd8:	24924925 	.word	0x24924925

08002fdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e042      	b.n	8003074 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d106      	bne.n	8003008 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7fd fcc8 	bl	8000998 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2224      	movs	r2, #36	@ 0x24
 800300c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800301e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 f971 	bl	8003308 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003034:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695a      	ldr	r2, [r3, #20]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003044:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003054:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2220      	movs	r2, #32
 8003060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3708      	adds	r7, #8
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b08a      	sub	sp, #40	@ 0x28
 8003080:	af02      	add	r7, sp, #8
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	603b      	str	r3, [r7, #0]
 8003088:	4613      	mov	r3, r2
 800308a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800308c:	2300      	movs	r3, #0
 800308e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b20      	cmp	r3, #32
 800309a:	d175      	bne.n	8003188 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d002      	beq.n	80030a8 <HAL_UART_Transmit+0x2c>
 80030a2:	88fb      	ldrh	r3, [r7, #6]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e06e      	b.n	800318a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2221      	movs	r2, #33	@ 0x21
 80030b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030ba:	f7fd fd69 	bl	8000b90 <HAL_GetTick>
 80030be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	88fa      	ldrh	r2, [r7, #6]
 80030c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	88fa      	ldrh	r2, [r7, #6]
 80030ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030d4:	d108      	bne.n	80030e8 <HAL_UART_Transmit+0x6c>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d104      	bne.n	80030e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80030de:	2300      	movs	r3, #0
 80030e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	61bb      	str	r3, [r7, #24]
 80030e6:	e003      	b.n	80030f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030ec:	2300      	movs	r3, #0
 80030ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030f0:	e02e      	b.n	8003150 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	2200      	movs	r2, #0
 80030fa:	2180      	movs	r1, #128	@ 0x80
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 f848 	bl	8003192 <UART_WaitOnFlagUntilTimeout>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2220      	movs	r2, #32
 800310c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e03a      	b.n	800318a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10b      	bne.n	8003132 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	881b      	ldrh	r3, [r3, #0]
 800311e:	461a      	mov	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003128:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	3302      	adds	r3, #2
 800312e:	61bb      	str	r3, [r7, #24]
 8003130:	e007      	b.n	8003142 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	781a      	ldrb	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	3301      	adds	r3, #1
 8003140:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003146:	b29b      	uxth	r3, r3
 8003148:	3b01      	subs	r3, #1
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003154:	b29b      	uxth	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1cb      	bne.n	80030f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2200      	movs	r2, #0
 8003162:	2140      	movs	r1, #64	@ 0x40
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 f814 	bl	8003192 <UART_WaitOnFlagUntilTimeout>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d005      	beq.n	800317c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2220      	movs	r2, #32
 8003174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e006      	b.n	800318a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2220      	movs	r2, #32
 8003180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003184:	2300      	movs	r3, #0
 8003186:	e000      	b.n	800318a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003188:	2302      	movs	r3, #2
  }
}
 800318a:	4618      	mov	r0, r3
 800318c:	3720      	adds	r7, #32
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b086      	sub	sp, #24
 8003196:	af00      	add	r7, sp, #0
 8003198:	60f8      	str	r0, [r7, #12]
 800319a:	60b9      	str	r1, [r7, #8]
 800319c:	603b      	str	r3, [r7, #0]
 800319e:	4613      	mov	r3, r2
 80031a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031a2:	e03b      	b.n	800321c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031a4:	6a3b      	ldr	r3, [r7, #32]
 80031a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031aa:	d037      	beq.n	800321c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ac:	f7fd fcf0 	bl	8000b90 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	6a3a      	ldr	r2, [r7, #32]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d302      	bcc.n	80031c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80031bc:	6a3b      	ldr	r3, [r7, #32]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e03a      	b.n	800323c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	f003 0304 	and.w	r3, r3, #4
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d023      	beq.n	800321c <UART_WaitOnFlagUntilTimeout+0x8a>
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	2b80      	cmp	r3, #128	@ 0x80
 80031d8:	d020      	beq.n	800321c <UART_WaitOnFlagUntilTimeout+0x8a>
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	2b40      	cmp	r3, #64	@ 0x40
 80031de:	d01d      	beq.n	800321c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	2b08      	cmp	r3, #8
 80031ec:	d116      	bne.n	800321c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	617b      	str	r3, [r7, #20]
 8003202:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 f81d 	bl	8003244 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2208      	movs	r2, #8
 800320e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e00f      	b.n	800323c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	4013      	ands	r3, r2
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	429a      	cmp	r2, r3
 800322a:	bf0c      	ite	eq
 800322c:	2301      	moveq	r3, #1
 800322e:	2300      	movne	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	461a      	mov	r2, r3
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	429a      	cmp	r2, r3
 8003238:	d0b4      	beq.n	80031a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003244:	b480      	push	{r7}
 8003246:	b095      	sub	sp, #84	@ 0x54
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	330c      	adds	r3, #12
 8003252:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003256:	e853 3f00 	ldrex	r3, [r3]
 800325a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800325c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800325e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003262:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	330c      	adds	r3, #12
 800326a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800326c:	643a      	str	r2, [r7, #64]	@ 0x40
 800326e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003270:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003272:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003274:	e841 2300 	strex	r3, r2, [r1]
 8003278:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800327a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1e5      	bne.n	800324c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	3314      	adds	r3, #20
 8003286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003288:	6a3b      	ldr	r3, [r7, #32]
 800328a:	e853 3f00 	ldrex	r3, [r3]
 800328e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f023 0301 	bic.w	r3, r3, #1
 8003296:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	3314      	adds	r3, #20
 800329e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032a8:	e841 2300 	strex	r3, r2, [r1]
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80032ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1e5      	bne.n	8003280 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d119      	bne.n	80032f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	330c      	adds	r3, #12
 80032c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	e853 3f00 	ldrex	r3, [r3]
 80032ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	f023 0310 	bic.w	r3, r3, #16
 80032d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	330c      	adds	r3, #12
 80032da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80032dc:	61ba      	str	r2, [r7, #24]
 80032de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e0:	6979      	ldr	r1, [r7, #20]
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	e841 2300 	strex	r3, r2, [r1]
 80032e8:	613b      	str	r3, [r7, #16]
   return(result);
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1e5      	bne.n	80032bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2220      	movs	r2, #32
 80032f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80032fe:	bf00      	nop
 8003300:	3754      	adds	r7, #84	@ 0x54
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr

08003308 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68da      	ldr	r2, [r3, #12]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	430a      	orrs	r2, r1
 8003324:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	695b      	ldr	r3, [r3, #20]
 8003334:	4313      	orrs	r3, r2
 8003336:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003342:	f023 030c 	bic.w	r3, r3, #12
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	6812      	ldr	r2, [r2, #0]
 800334a:	68b9      	ldr	r1, [r7, #8]
 800334c:	430b      	orrs	r3, r1
 800334e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	699a      	ldr	r2, [r3, #24]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a2c      	ldr	r2, [pc, #176]	@ (800341c <UART_SetConfig+0x114>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d103      	bne.n	8003378 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003370:	f7fe ff42 	bl	80021f8 <HAL_RCC_GetPCLK2Freq>
 8003374:	60f8      	str	r0, [r7, #12]
 8003376:	e002      	b.n	800337e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003378:	f7fe ff2a 	bl	80021d0 <HAL_RCC_GetPCLK1Freq>
 800337c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	4613      	mov	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	009a      	lsls	r2, r3, #2
 8003388:	441a      	add	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	fbb2 f3f3 	udiv	r3, r2, r3
 8003394:	4a22      	ldr	r2, [pc, #136]	@ (8003420 <UART_SetConfig+0x118>)
 8003396:	fba2 2303 	umull	r2, r3, r2, r3
 800339a:	095b      	lsrs	r3, r3, #5
 800339c:	0119      	lsls	r1, r3, #4
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	4613      	mov	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	4413      	add	r3, r2
 80033a6:	009a      	lsls	r2, r3, #2
 80033a8:	441a      	add	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80033b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003420 <UART_SetConfig+0x118>)
 80033b6:	fba3 0302 	umull	r0, r3, r3, r2
 80033ba:	095b      	lsrs	r3, r3, #5
 80033bc:	2064      	movs	r0, #100	@ 0x64
 80033be:	fb00 f303 	mul.w	r3, r0, r3
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	011b      	lsls	r3, r3, #4
 80033c6:	3332      	adds	r3, #50	@ 0x32
 80033c8:	4a15      	ldr	r2, [pc, #84]	@ (8003420 <UART_SetConfig+0x118>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	095b      	lsrs	r3, r3, #5
 80033d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033d4:	4419      	add	r1, r3
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	4613      	mov	r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	009a      	lsls	r2, r3, #2
 80033e0:	441a      	add	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80033ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003420 <UART_SetConfig+0x118>)
 80033ee:	fba3 0302 	umull	r0, r3, r3, r2
 80033f2:	095b      	lsrs	r3, r3, #5
 80033f4:	2064      	movs	r0, #100	@ 0x64
 80033f6:	fb00 f303 	mul.w	r3, r0, r3
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	3332      	adds	r3, #50	@ 0x32
 8003400:	4a07      	ldr	r2, [pc, #28]	@ (8003420 <UART_SetConfig+0x118>)
 8003402:	fba2 2303 	umull	r2, r3, r2, r3
 8003406:	095b      	lsrs	r3, r3, #5
 8003408:	f003 020f 	and.w	r2, r3, #15
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	440a      	add	r2, r1
 8003412:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003414:	bf00      	nop
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	40013800 	.word	0x40013800
 8003420:	51eb851f 	.word	0x51eb851f

08003424 <memset>:
 8003424:	4603      	mov	r3, r0
 8003426:	4402      	add	r2, r0
 8003428:	4293      	cmp	r3, r2
 800342a:	d100      	bne.n	800342e <memset+0xa>
 800342c:	4770      	bx	lr
 800342e:	f803 1b01 	strb.w	r1, [r3], #1
 8003432:	e7f9      	b.n	8003428 <memset+0x4>

08003434 <__libc_init_array>:
 8003434:	b570      	push	{r4, r5, r6, lr}
 8003436:	2600      	movs	r6, #0
 8003438:	4d0c      	ldr	r5, [pc, #48]	@ (800346c <__libc_init_array+0x38>)
 800343a:	4c0d      	ldr	r4, [pc, #52]	@ (8003470 <__libc_init_array+0x3c>)
 800343c:	1b64      	subs	r4, r4, r5
 800343e:	10a4      	asrs	r4, r4, #2
 8003440:	42a6      	cmp	r6, r4
 8003442:	d109      	bne.n	8003458 <__libc_init_array+0x24>
 8003444:	f000 f81a 	bl	800347c <_init>
 8003448:	2600      	movs	r6, #0
 800344a:	4d0a      	ldr	r5, [pc, #40]	@ (8003474 <__libc_init_array+0x40>)
 800344c:	4c0a      	ldr	r4, [pc, #40]	@ (8003478 <__libc_init_array+0x44>)
 800344e:	1b64      	subs	r4, r4, r5
 8003450:	10a4      	asrs	r4, r4, #2
 8003452:	42a6      	cmp	r6, r4
 8003454:	d105      	bne.n	8003462 <__libc_init_array+0x2e>
 8003456:	bd70      	pop	{r4, r5, r6, pc}
 8003458:	f855 3b04 	ldr.w	r3, [r5], #4
 800345c:	4798      	blx	r3
 800345e:	3601      	adds	r6, #1
 8003460:	e7ee      	b.n	8003440 <__libc_init_array+0xc>
 8003462:	f855 3b04 	ldr.w	r3, [r5], #4
 8003466:	4798      	blx	r3
 8003468:	3601      	adds	r6, #1
 800346a:	e7f2      	b.n	8003452 <__libc_init_array+0x1e>
 800346c:	080034e0 	.word	0x080034e0
 8003470:	080034e0 	.word	0x080034e0
 8003474:	080034e0 	.word	0x080034e0
 8003478:	080034e4 	.word	0x080034e4

0800347c <_init>:
 800347c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800347e:	bf00      	nop
 8003480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003482:	bc08      	pop	{r3}
 8003484:	469e      	mov	lr, r3
 8003486:	4770      	bx	lr

08003488 <_fini>:
 8003488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800348a:	bf00      	nop
 800348c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800348e:	bc08      	pop	{r3}
 8003490:	469e      	mov	lr, r3
 8003492:	4770      	bx	lr
