library ieee;
use ieee.std_logic_1164.all;

-- Synthesizer

entity Synthesizer is 
port(
			CLOCK_50, isNoteOn : in std_logic;
			noteSampleTicks : in std_logic_vector(23 downto 0);
			modulationValue : in std_logic_vector(7 downto 0);
			i2sBitClock, i2sSoundData, i2sLeftRightSelect : out std_logic);
end Synthesizer

architecture imp of Synthesizer is

	SIGNAL i2sCount : std_logic_vector(11 downto 0) := 12'b0;
	

begin



end imp;