// Seed: 2478331192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1'b0 :-1] = -1;
  wor id_13 = 1'b0 == -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_7,
      id_4,
      id_7,
      id_7,
      id_6,
      id_7,
      id_4,
      id_4,
      id_4,
      id_8
  );
  assign id_3[1] = 1'b0;
  assign id_6 = id_7;
endmodule
