```verilog
always @(*) begin
    integer i;
    out = 8'b0; // Reset the output count to 0

    for (i = 0; i < 255; i = i + 1) begin
        if (in[i]) begin
            out = out + 1;
        end
    end
end
endmodule
```