Real time: Nov/25/2014 03:02:37

Profiler Stats
--------------
Elapsed_time_in_seconds: 5499
Elapsed_time_in_minutes: 91.65
Elapsed_time_in_hours: 1.5275
Elapsed_time_in_days: 0.0636458

Virtual_time_in_seconds: 5488.33
Virtual_time_in_minutes: 91.4722
Virtual_time_in_hours:   1.52454
Virtual_time_in_days:    1.52454

Ruby_current_time: 54580193
Ruby_start_time: 1
Ruby_cycles: 54580192

mbytes_resident: 3221.51
mbytes_total: 3258.93
resident_ratio: 0.988517

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 5.45802e+07 [ 5.45802e+07 5.45802e+07 5.45802e+07 5.45802e+07 5.45802e+07 5.45802e+07 5.45802e+07 5.45802e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 12712
  L1D_cache_total_misses: 12135	(95.461%)
  L1D_cache_total_demand_misses: 12135
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 12135
  L1D_cache_misses_per_instruction: 12135
  L1D_cache_instructions_per_misses: 8.24063e-05

  L1D_cache_request_type_LD:   7955	(62.5787)%
  L1D_cache_request_type_ST:   4757	(37.4213)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 12712 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 12712 ]

  L1D_cache_miss_type_LD:   7600	(62.6288)%
  L1D_cache_miss_type_ST:   4535	(37.3712)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 4652212
  L1T_cache_total_misses: 1435709	(30.8608%)
  L1T_cache_total_demand_misses: 1435709
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.43571e+06
  L1T_cache_misses_per_instruction: 1.43571e+06
  L1T_cache_instructions_per_misses: 6.9652e-07

  L1T_cache_request_type_LD:   2742497	(58.9504)%
  L1T_cache_request_type_ST:   1909715	(41.0496)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 4652212 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 4652212 ]

  L1T_cache_miss_type_LD:   286172	(19.9325)%
  L1T_cache_miss_type_ST:   1149537	(80.0675)%

L2_cache cache stats: 
  L2_cache_total_requests: 15058
  L2_cache_total_misses: 1244	(8.26139%)
  L2_cache_total_demand_misses: 1244
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1244
  L2_cache_misses_per_instruction: 1244
  L2_cache_instructions_per_misses: 0.000803859

  L2_cache_request_type_LD:   7600	(50.4715)%
  L2_cache_request_type_ST:   7458	(49.5285)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 15058 average:     8 | standard deviation: 0 | 0 0 0 0 15058 ]

  L2_cache_miss_type_LD:   503	(40.4341)%
  L2_cache_miss_type_ST:   741	(59.5659)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 2195887
  L2T_cache_total_misses: 2923	(0.133112%)
  L2T_cache_total_demand_misses: 2923
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 2923
  L2T_cache_misses_per_instruction: 2923
  L2T_cache_instructions_per_misses: 0.000342114

  L2T_cache_request_type_LD:   286172	(13.0322)%
  L2T_cache_request_type_ST:   1909715	(86.9678)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 2195887 average: 28.8723 | standard deviation: 8.07977 | 0 0 0 0 286172 0 1909715 ]

  L2T_cache_miss_type_LD:   2293	(78.4468)%
  L2T_cache_miss_type_ST:   630	(21.5532)%


TBE Queries: 2226938
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 80 count: 2226938 average: 0.847975 | standard deviation: 3.1461 | 1806467 318354 74115 14918 2662 376 307 299 343 378 352 341 370 421 332 376 366 317 380 527 378 365 257 248 263 156 183 262 287 269 336 1687 42 53 47 36 25 21 12 9 1 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 67 count: 4664924 average: 2.37274 | standard deviation: 2.05436 | 2420447 1074368 829194 294675 38580 3622 217 220 208 205 198 188 187 178 168 161 164 172 164 157 144 138 124 139 144 127 105 96 86 82 84 117 62 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 986 count: 4664924 average: 16.4071 | standard deviation: 16.9625 | 2456902 0 0 2082406 108839 1704 4 3409 1965 51 82 103 96 230 2512 680 182 538 268 158 152 133 157 133 144 136 100 122 106 108 102 89 119 84 84 74 180 92 453 98 83 104 124 150 72 358 83 85 74 71 75 65 71 57 38 28 23 18 18 27 18 20 24 17 24 17 20 17 22 8 26 17 17 17 22 14 21 13 12 12 12 14 10 7 11 12 8 15 5 8 6 5 5 2 5 3 1 1 1 2 1 1 0 3 3 0 0 1 1 0 2 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 531 count: 2750452 average: 7.05235 | standard deviation: 10.5647 | 2743956 4730 995 170 553 19 26 1 2 0 ]
miss_latency_ST: [binsize: 128 max: 986 count: 1914472 average: 29.8467 | standard deviation: 15.3099 | 1910297 1463 1671 617 277 128 17 2 0 0 ]
miss_latency_L1Cache: [binsize: 4 max: 531 count: 7578 average: 100.169 | standard deviation: 71.1485 | 0 0 0 0 0 0 0 0 0 0 2 0 1 0 0 3394 1515 379 19 10 6 5 5 10 7 7 1 37 23 8 22 456 51 28 123 311 80 65 43 40 27 31 24 20 22 17 16 17 26 17 13 25 9 10 11 11 8 6 5 7 9 4 3 6 5 5 3 5 1 7 3 1 123 5 6 3 4 347 17 7 1 2 4 3 0 1 0 2 0 0 0 0 0 0 2 0 1 0 3 3 3 2 1 1 3 3 3 0 0 1 0 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 986 count: 4657346 average: 16.2708 | standard deviation: 16.3867 | 2456902 0 0 2082406 108839 1702 3 15 71 22 71 88 82 192 2481 202 103 104 123 75 94 89 118 100 101 98 81 100 92 96 89 80 109 76 76 70 52 83 102 74 80 97 123 148 72 358 83 83 73 65 70 63 65 54 37 26 23 18 17 27 18 20 24 17 23 17 19 17 22 8 26 17 17 17 22 14 21 13 12 12 12 14 10 7 11 12 8 15 5 8 6 5 5 2 5 3 1 1 1 2 1 1 0 3 3 0 0 1 1 0 2 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 67 count: 4664924 average: 2.37274 | standard deviation: 2.05436 | 2420447 1074368 829194 294675 38580 3622 217 220 208 205 198 188 187 178 168 161 164 172 164 157 144 138 124 139 144 127 105 96 86 82 84 117 62 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 621 average: 2.21417 | standard deviation: 1.12952 | 0 185 230 129 52 16 8 1 ]
Sequencer_1: [binsize: 2 max: 67 count: 12091 average: 12.9686 | standard deviation: 17.36 | 3109 3801 380 269 254 244 213 220 208 205 198 188 187 178 168 161 164 172 164 157 144 138 124 139 144 127 105 96 86 82 84 117 62 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 3264147 average: 1.59539 | standard deviation: 1.29605 | 0 2372799 445016 181708 110616 65425 34262 25252 17703 7999 2943 420 4 ]
SequencerACC_1: [binsize: 1 max: 10 count: 1388065 average: 4.10853 | standard deviation: 1.48194 | 0 44354 149486 293998 364438 288267 167586 67297 11867 757 15 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 536 count: 70350 average: 42.6307 | standard deviation: 45.1054 | 173 50566 5845 2594 1663 1570 1710 1637 1527 876 371 264 277 283 349 266 115 52 49 38 25 11 23 18 17 10 8 3 4 3 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 536 count: 27501 average: 48.7336 | standard deviation: 56.5229 | 71 18611 2757 1285 534 470 501 555 523 419 268 218 235 238 289 212 95 37 39 26 23 11 20 16 17 10 8 3 4 3 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 372 count: 42849 average: 38.7139 | standard deviation: 35.3636 | 0 102 17002 14953 2091 997 696 613 576 553 539 561 607 602 526 556 554 450 288 169 61 42 19 27 24 18 13 32 26 34 27 27 10 10 7 8 4 6 5 7 0 2 0 0 1 2 2 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 24 count: 14 average: 19.6429 | standard deviation: 3.78255 | 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 2 9 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 536 count: 27487 average: 48.7484 | standard deviation: 56.5334 | 69 18599 2757 1285 534 470 501 555 523 419 268 218 235 238 289 212 95 37 39 26 23 11 20 16 17 10 8 3 4 3 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 5375
system_time: 112
page_reclaims: 824884
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 784

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 6220
L2_TO_L2T_MSG = 2661
L2_DATA_GX = 15810
L2T_TO_L1T_DATA = 1144688
L1_DATA_GX = 5
L2_TO_L2T_ACK = 2665
L2T_TO_L1T_MSG = 1909715
L2_DATA_S = 44840
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 1944
L1_MSG = 0
L2_COHMSG_FWD = 9
L1_DATA_F = 15
L1_DATA_PX = 60835
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 7638860
L2_MSG = 0
L2_COHMSG_INV = 5
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 12089
L2_ATOMIC = 0
L2_TO_L2T_DATA = 14615
L1_DATA = 0
L1_COHMSG = 30761
L1_COHMSG_INVACK = 1
L1T_TO_L2T_MSG = 286172
----------------------
total_flits_messages = 11171910
----------------------

DMA = 37890
DATA_GX_OW = 18136
DATA_PX_C = 48668
DATA_PX_D = 12167
DATA_GX_C = 4534
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:621 full:0 size:[binsize: 1 max: 4 count: 621 average: 1.75523 | standard deviation: 0.800202 | 0 277 235 93 16 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:12091 full:0 size:[binsize: 2 max: 64 count: 12091 average: 10.5918 | standard deviation: 15.7841 | 5822 1893 359 219 202 198 191 188 183 184 177 167 159 163 156 156 146 142 140 132 123 110 106 99 125 145 102 83 80 75 54 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=6417919 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=1507113 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=366791 [L2TCache]=0 [L2Cache]=6720 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=29208 [L2TCache]=0 [L2Cache]=78 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=2658404 [L2TCache]=0 [L2Cache]=9773 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=9492 [L2Cache]=0 [L1Cache]=21655 [Directory]=1130 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=182 [L2Cache]=0 [L1Cache]=473 [Directory]=7 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=10238 [L2Cache]=0 [L1Cache]=50620 [Directory]=106 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=27 [L2Cache]=103 [L1Cache]=21 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=2 [L2Cache]=76866 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00630947 flits/cycle
total_flits_on_link = 22728550
-------------
Total VC Load [0] = 72160 flits
Total VC Load [1] = 69662 flits
Total VC Load [2] = 67328 flits
Total VC Load [3] = 64090 flits
Total VC Load [4] = 2765 flits
Total VC Load [5] = 2690 flits
Total VC Load [6] = 2674 flits
Total VC Load [7] = 2567 flits
Total VC Load [8] = 1081 flits
Total VC Load [9] = 1098 flits
Total VC Load [10] = 1095 flits
Total VC Load [11] = 1076 flits
Total VC Load [12] = 108628 flits
Total VC Load [13] = 106757 flits
Total VC Load [14] = 105153 flits
Total VC Load [15] = 100786 flits
Total VC Load [16] = 15055 flits
Total VC Load [17] = 15090 flits
Total VC Load [18] = 14979 flits
Total VC Load [19] = 14946 flits
Total VC Load [20] = 3964634 flits
Total VC Load [21] = 3964447 flits
Total VC Load [22] = 3961619 flits
Total VC Load [23] = 3959364 flits
Total VC Load [24] = 1527894 flits
Total VC Load [25] = 1527260 flits
Total VC Load [26] = 1526706 flits
Total VC Load [27] = 1526946 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00132209 flits/cycle 
Average VC Load [1] = 0.00127632 flits/cycle 
Average VC Load [2] = 0.00123356 flits/cycle 
Average VC Load [3] = 0.00117424 flits/cycle 
Average VC Load [4] = 5.06594e-05 flits/cycle 
Average VC Load [5] = 4.92853e-05 flits/cycle 
Average VC Load [6] = 4.89921e-05 flits/cycle 
Average VC Load [7] = 4.70317e-05 flits/cycle 
Average VC Load [8] = 1.98057e-05 flits/cycle 
Average VC Load [9] = 2.01172e-05 flits/cycle 
Average VC Load [10] = 2.00622e-05 flits/cycle 
Average VC Load [11] = 1.97141e-05 flits/cycle 
Average VC Load [12] = 0.00199025 flits/cycle 
Average VC Load [13] = 0.00195597 flits/cycle 
Average VC Load [14] = 0.00192658 flits/cycle 
Average VC Load [15] = 0.00184657 flits/cycle 
Average VC Load [16] = 0.000275833 flits/cycle 
Average VC Load [17] = 0.000276474 flits/cycle 
Average VC Load [18] = 0.00027444 flits/cycle 
Average VC Load [19] = 0.000273836 flits/cycle 
Average VC Load [20] = 0.0726387 flits/cycle 
Average VC Load [21] = 0.0726353 flits/cycle 
Average VC Load [22] = 0.0725835 flits/cycle 
Average VC Load [23] = 0.0725421 flits/cycle 
Average VC Load [24] = 0.0279936 flits/cycle 
Average VC Load [25] = 0.0279819 flits/cycle 
Average VC Load [26] = 0.0279718 flits/cycle 
Average VC Load [27] = 0.0279762 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.67772
-------------
Dynamic_Link_Power = 0.0461435
Static_Link_Power = 0.733365
Total_Link_Power = 0.779509
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00196317, Crossbar: 0.00368904, VC allocator: 0.000403161, SW allocator: 0.00111903, Clock: 0.153216, Total: 0.16039
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.6993
Dynamic_Router_Power = 0.16039
Static_Router_Power = 1.53891
Total_Router_Power = 1.6993
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.206534
Total_Static_Power = 2.27227
Total_Power = 2.47881
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2742497
L1_WThru  1909715
L1_Atomic  0
L1_Replacement  270
Data  0
Data_Done  286172
Ack  0
Ack_Done  1909715
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  286172
I  L1_WThru  1149537
I  L1_Atomic  0 <-- 
I  L1_Replacement  254

S  Load  2456325
S  L1_WThru  760178
S  L1_Atomic  0 <-- 
S  L1_Replacement  16

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  286172

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1202396
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  707319

 --- L2TCache ---
 - Event Counts -
L1_GETS  286172
L1_Write  1149537
L1_Upgrade_T  720130
L1_Upgrade_NT  40048
L2_Atomic  0
L2_Expire  42
L2_Replacement  0
L2_Replacement_clean  0
Data  1
Data_all_Acks  2922
Ack  3
Ack_all  1
WB_Ack  2661
Fwd_GETX  1371
Fwd_GETS  1290
Inv  0

 - Transitions -
NP  L1_GETS  2293
NP  L1_Write  630
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  283875
E  L1_Write  1148907
E  L1_Upgrade_NT  40048
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  1355
E  Fwd_GETS  1264
E  Inv  0 <-- 

S  L1_GETS  4
S  L1_Upgrade_T  720130
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  16
S  Fwd_GETS  26
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  1
IS  Data_all_Acks  2292
IS  Ack  3
IS  Ack_all  1

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  630
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  42
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  2661
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  7600
L1_GETX  7457
L1_UPGRADE  1
L1_PUTX  12092
L1_PUTX_old  485
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1244
WB_Data  2
WB_Data_clean  1
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  3
Unblock_Cancel  0
Exclusive_Unblock  15055
PUTX_ACC  645
DATA_ACC  2016

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  503
NP  L1_GETX  741
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  1
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  5804
M  L1_GETX  5337
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  1293
MT  L1_GETX  1377
MT  L1_PUTX  12088
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  503

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  741

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  3

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  4
MT_MB  L1_PUTX_old  485
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  15052
MT_MB  PUTX_ACC  13
MT_MB  DATA_ACC  1358

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  2
MT_IIB  WB_Data_clean  1
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  632
MT_IIB  DATA_ACC  658

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  3

 --- L1Cache ---
 - Event Counts -
Load  10497
Ifetch  0
Store  8310
Inv  5
L1_Replacement  0
Force_L1_Replacement  24176
Fwd_GETX  6
Fwd_GETS  3
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  8968
DataS_fromL1  3
Data_all_Acks  3163
Ack  1
Ack_all  1
WB_Ack  12088

 - Transitions -
NP  Load  7596
NP  Ifetch  0 <-- 
NP  Store  4528
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  4
I  Ifetch  0 <-- 
I  Store  6
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  1
S  Inv  5
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  115
E  Ifetch  0 <-- 
E  Store  8
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Force_L1_Replacement  7575
E  Fwd_GETX  0 <-- 
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  240
M  Ifetch  0 <-- 
M  Store  214
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Force_L1_Replacement  4513
M  Fwd_GETX  6
M  Fwd_GETS  2
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  7597
IS  DataS_fromL1  3
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  1371
IM  Data_all_Acks  3163
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  1
SM  Ack_all  1

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  2542
M_I  Ifetch  0 <-- 
M_I  Store  3553
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  12088
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  12088

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1244
Data  0

 - Transitions -
I  Fetch  1244
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1732834 full:0 size:[binsize: 1 max: 7 count: 1732834 average: 1.02784 | standard deviation: 0.184545 | 0 1690113 37616 4795 238 46 23 3 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:463053 full:0 size:[binsize: 1 max: 7 count: 463053 average: 1.18404 | standard deviation: 0.444719 | 0 387878 65994 8413 692 58 17 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1732834 full:0 size:[binsize: 1 max: 2 count: 1732834 average: 1.00363 | standard deviation: 0.0601815 | 0 1726536 6298 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:463053 full:0 size:[binsize: 1 max: 2 count: 463053 average: 1.03056 | standard deviation: 0.172138 | 0 448900 14153 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:118085 full:0 size:[binsize: 1 max: 3 count: 118085 average: 1.0734 | standard deviation: 0.266506 | 0 109596 8311 178 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:7302 full:0 size:[binsize: 1 max: 1 count: 7302 average:     1 | standard deviation: 0 | 0 7302 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:2070500 full:0 size:[binsize: 1 max: 6 count: 2070500 average: 1.05997 | standard deviation: 0.249223 | 0 1951665 114125 4098 610 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:118085 full:0 size:[binsize: 1 max: 2 count: 118085 average: 1.01233 | standard deviation: 0.110391 | 0 116629 1456 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:7302 full:0 size:[binsize: 1 max: 1 count: 7302 average:     1 | standard deviation: 0 | 0 7302 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:2070500 full:0 size:[binsize: 1 max: 6 count: 2070500 average: 1.01485 | standard deviation: 0.121052 | 0 2039776 30716 3 3 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:1932 full:0 size:[binsize: 1 max: 3 count: 1932 average: 1.08644 | standard deviation: 0.319405 | 0 1787 123 22 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:52 full:0 size:[binsize: 1 max: 1 count: 52 average:     1 | standard deviation: 0 | 0 52 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1584 full:0 size:[binsize: 1 max: 4 count: 1584 average: 1.03535 | standard deviation: 0.199494 | 0 1531 51 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:672 full:0 size:[binsize: 1 max: 38 count: 672 average: 7.11756 | standard deviation: 10.2252 | 0 182 136 119 68 5 8 7 8 3 4 4 4 4 4 4 5 4 4 2 5 4 3 5 6 4 3 3 4 3 4 6 5 3 4 12 12 9 2 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:1344 full:0 size:[binsize: 1 max: 32 count: 1344 average: 7.82812 | standard deviation: 7.54988 | 0 472 84 56 42 30 35 38 44 46 45 47 44 48 32 34 36 34 28 23 20 16 15 12 14 16 16 6 3 3 2 2 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1428 full:0 size:[binsize: 1 max: 3 count: 1428 average: 1.02451 | standard deviation: 0.161023 | 0 1394 33 1 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:26 full:0 size:[binsize: 1 max: 1 count: 26 average:     1 | standard deviation: 0 | 0 26 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:1469 full:0 size:[binsize: 1 max: 2 count: 1469 average: 1.00749 | standard deviation: 0.0865632 | 0 1458 11 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1176 full:0 size:[binsize: 1 max: 2 count: 1176 average: 1.18793 | standard deviation: 0.391397 | 0 955 221 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:26 full:0 size:[binsize: 1 max: 1 count: 26 average:     1 | standard deviation: 0 | 0 26 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:1459 full:0 size:[binsize: 1 max: 2 count: 1459 average: 1.18917 | standard deviation: 0.391963 | 0 1183 276 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:2606 full:0 size:[binsize: 1 max: 2 count: 2606 average: 1.02226 | standard deviation: 0.147922 | 0 2548 58 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:52 full:0 size:[binsize: 1 max: 1 count: 52 average:     1 | standard deviation: 0 | 0 52 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:2930 full:0 size:[binsize: 1 max: 2 count: 2930 average: 1.01706 | standard deviation: 0.130655 | 0 2880 50 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1130 full:0 size:[binsize: 1 max: 3 count: 1130 average: 1.2354 | standard deviation: 0.515482 | 0 912 170 48 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:7 full:0 size:[binsize: 1 max: 1 count: 7 average:     1 | standard deviation: 0 | 0 7 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:106 full:0 size:[binsize: 1 max: 2 count: 106 average: 1.0283 | standard deviation: 0.169031 | 0 103 3 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:1178 full:0 size:[binsize: 1 max: 26 count: 1178 average: 2.72581 | standard deviation: 4.37408 | 0 684 281 96 3 6 8 6 3 4 9 6 5 4 4 7 6 7 5 5 5 3 8 3 4 4 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:26 full:0 size:[binsize: 1 max: 1 count: 26 average:     1 | standard deviation: 0 | 0 26 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:1469 full:0 size:[binsize: 1 max: 28 count: 1469 average: 6.52553 | standard deviation: 7.22144 | 0 608 162 71 25 27 46 41 34 28 34 30 33 32 40 25 26 33 38 22 18 18 19 12 13 16 10 5 3 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:9816 full:0 size:[binsize: 1 max: 12 count: 9816 average: 1.63183 | standard deviation: 1.22547 | 0 6543 1880 680 359 143 80 61 35 19 11 4 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:205 full:0 size:[binsize: 1 max: 2 count: 205 average: 1.12683 | standard deviation: 0.335775 | 0 179 26 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:19776 full:0 size:[binsize: 1 max: 38 count: 19776 average: 5.72446 | standard deviation: 8.4791 | 0 6893 5160 2071 692 350 302 298 288 272 237 179 155 143 145 124 143 151 150 126 85 76 69 79 75 80 90 110 119 138 170 194 170 165 130 87 44 15 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:5039 full:0 size:[binsize: 1 max: 2 count: 5039 average: 1.03255 | standard deviation: 0.177652 | 0 4875 164 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:106 full:0 size:[binsize: 1 max: 1 count: 106 average:     1 | standard deviation: 0 | 0 106 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:9912 full:0 size:[binsize: 1 max: 2 count: 9912 average: 1.06406 | standard deviation: 0.245019 | 0 9277 635 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:9145 full:0 size:[binsize: 1 max: 3 count: 9145 average: 1.08912 | standard deviation: 0.290751 | 0 8345 785 15 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:205 full:0 size:[binsize: 1 max: 1 count: 205 average:     1 | standard deviation: 0 | 0 205 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:18440 full:0 size:[binsize: 1 max: 4 count: 18440 average: 1.15548 | standard deviation: 0.365109 | 0 15590 2834 15 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1803 full:0 size:[binsize: 1 max: 2 count: 1803 average: 1.03383 | standard deviation: 0.180946 | 0 1742 61 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:7 full:0 size:[binsize: 1 max: 1 count: 7 average:     1 | standard deviation: 0 | 0 7 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:1452 full:0 size:[binsize: 1 max: 2 count: 1452 average: 1.04821 | standard deviation: 0.214884 | 0 1382 70 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.06818 | standard deviation: 0.264135 | 0 41 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:24179 full:0 size:[binsize: 2 max: 60 count: 24179 average: 7.69978 | standard deviation: 11.964 | 13154 2824 683 634 495 496 643 727 616 580 445 292 287 349 278 174 157 157 148 122 108 104 99 93 90 86 83 79 74 71 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average:   1.2 | standard deviation: 0.46291 | 0 12 3 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 1 count: 44 average:     1 | standard deviation: 0 | 0 44 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:12091 full:0 size:[binsize: 1 max: 8 count: 12091 average: 1.15507 | standard deviation: 0.429765 | 0 10434 1498 130 11 10 5 2 1 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 1 count: 44 average:     1 | standard deviation: 0 | 0 44 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:24180 full:0 size:[binsize: 1 max: 2 count: 24180 average: 1.09347 | standard deviation: 0.291106 | 0 21920 2260 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 1 count: 310 average:     1 | standard deviation: 0 | 0 310 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 2 count: 310 average: 1.00323 | standard deviation: 0.056888 | 0 309 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 16 count: 312 average: 1.75641 | standard deviation: 2.59111 | 0 272 13 2 2 2 2 2 2 2 2 2 2 2 2 2 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 16 count: 310 average: 1.74839 | standard deviation: 2.50113 | 0 268 13 3 2 4 2 2 2 2 2 2 2 2 2 1 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 16 count: 312 average: 1.73077 | standard deviation: 2.49243 | 0 272 12 3 2 2 3 2 2 2 2 2 2 2 2 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 16 count: 310 average: 1.8129 | standard deviation: 2.67434 | 0 269 12 2 2 2 2 2 3 2 2 3 2 2 2 2 1 ]
