
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-2 -attr oid 1 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-3 -attr oid 2 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-4 -attr oid 3 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-5 -attr oid 4 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-6 -attr oid 5 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-14 -attr oid 13 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-16 -attr oid 15 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-17 -attr oid 16 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-18 -attr oid 17 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-19 -attr oid 18 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-20 -attr oid 19 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-21 -attr oid 20 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-22 -attr oid 21 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-23 -attr oid 22 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-24 -attr oid 23 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-25 -attr oid 24 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-31 -attr oid 30 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-38 -attr oid 37 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-39 -attr oid 38 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-40 -attr oid 39 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-41 -attr oid 40 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-42 -attr oid 41 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-43 -attr oid 42 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-44 -attr oid 43 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" \
 -symlib {b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-23 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v4} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-46 -attr oid 44 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-47 -attr oid 45 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-48 -attr oid 46 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-49 -attr oid 47 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-50 -attr oid 48 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-51 -attr oid 49 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-52 -attr oid 50 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-53 -attr oid 51 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-62 -attr oid 60 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-72 -attr oid 70 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-73 -attr oid 71 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst} -attr area 2.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-74 -attr oid 72 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-75 -attr oid 73 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-76 -attr oid 74 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-77 -attr oid 75 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-78 -attr oid 76 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-79 -attr oid 77 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst} -attr area 3.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-80 -attr oid 78 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-81 -attr oid 79 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-82 -attr oid 80 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-83 -attr oid 81 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-84 -attr oid 82 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-85 -attr oid 83 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-86 -attr oid 84 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(12)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-87 -attr oid 85 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-88 -attr oid 86 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-89 -attr oid 87 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-90 -attr oid 88 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-91 -attr oid 89 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-92 -attr oid 90 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-93 -attr oid 91 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-94 -attr oid 92 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load portBus vec:rsci.wea_d.core.psct input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-95 -attr oid 93 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-96 -attr oid 94 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-97 -attr oid 95 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {vec:rsci.biwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-98 -attr oid 96 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load port {vec:rsci.bdwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-99 -attr oid 97 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-100 -attr oid 98 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-101 -attr oid 99 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load portBus vec:rsci.wea_d.core.sct output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-102 -attr oid 100 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-103 -attr oid 101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-104 -attr oid 102 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-105 -attr oid 103 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-106 -attr oid 104 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-107 -attr oid 105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load net {VEC_LOOP:conc#20.itm(0)} -attr vt d
load net {VEC_LOOP:conc#20.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#20.itm} 2 {VEC_LOOP:conc#20.itm(0)} {VEC_LOOP:conc#20.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-108 -attr oid 106 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-109 -attr oid 107 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-110 -attr oid 108 -attr vt d
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-111 -attr oid 109 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-112 -attr oid 110 -attr vt d
load net {vec:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-113 -attr oid 111 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-114 -attr oid 112 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-115 -attr oid 113 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-116 -attr oid 114 -attr vt d
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-117 -attr oid 115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-118 -attr oid 116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-119 -attr oid 117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-120 -attr oid 118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-121 -attr oid 119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-122 -attr oid 120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-123 -attr oid 121 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-124 -attr oid 122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load net {vec:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-125 -attr oid 123 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-126 -attr oid 124 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-127 -attr oid 125 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-128 -attr oid 126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-129 -attr oid 127 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-130 -attr oid 128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-131 -attr oid 129 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {VEC_LOOP:and#8.itm} -port {vec:rsci.wea_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {GND} -port {vec:rsci.wea_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-132 -attr oid 130 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-133 -attr oid 131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {VEC_LOOP:and#10.itm} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {GND} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-134 -attr oid 132 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-135 -attr oid 133 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-136 -attr oid 134 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-137 -attr oid 135 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-138 -attr oid 136 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-139 -attr oid 137 -attr vt d
load inst "VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-140 -attr oid 138 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {core.wen} -pin  "VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load inst "VEC_LOOP:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-141 -attr oid 139 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load inst "VEC_LOOP:and#2" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-142 -attr oid 140 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load inst "VEC_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-143 -attr oid 141 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {core.wen} -pin  "VEC_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-144 -attr oid 142 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-145 -attr oid 143 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-146 -attr oid 144 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.wea_d.core.psct(0)} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.wea_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8.itm}
load inst "VEC_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-147 -attr oid 145 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-148 -attr oid 146 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load net {vec:rsci.oswt.pff} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load inst "VEC_LOOP:not#3" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-149 -attr oid 147 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-150 -attr oid 148 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load net {vec:rsci.oswt#1.pff} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12.itm}
load inst "VEC_LOOP:and#9" "and(2,2)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-151 -attr oid 149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#9} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#9" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "VEC_LOOP:and#9" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#9" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#9" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "VEC_LOOP:and#9" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "VEC_LOOP:and#9" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load inst "VEC_LOOP:and#10" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-152 -attr oid 150 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-153 -attr oid 151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-154 -attr oid 152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-155 -attr oid 153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-156 -attr oid 154 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-157 -attr oid 155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-158 -attr oid 156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load port {vec:rsci.biwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-159 -attr oid 157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load port {vec:rsci.bdwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-160 -attr oid 158 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-161 -attr oid 159 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-162 -attr oid 160 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {vec:rsci.qa_d.bfwt(63:32)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(63:32)} 32 {vec:rsci.qa_d.bfwt(63:32)(0)} {vec:rsci.qa_d.bfwt(63:32)(1)} {vec:rsci.qa_d.bfwt(63:32)(2)} {vec:rsci.qa_d.bfwt(63:32)(3)} {vec:rsci.qa_d.bfwt(63:32)(4)} {vec:rsci.qa_d.bfwt(63:32)(5)} {vec:rsci.qa_d.bfwt(63:32)(6)} {vec:rsci.qa_d.bfwt(63:32)(7)} {vec:rsci.qa_d.bfwt(63:32)(8)} {vec:rsci.qa_d.bfwt(63:32)(9)} {vec:rsci.qa_d.bfwt(63:32)(10)} {vec:rsci.qa_d.bfwt(63:32)(11)} {vec:rsci.qa_d.bfwt(63:32)(12)} {vec:rsci.qa_d.bfwt(63:32)(13)} {vec:rsci.qa_d.bfwt(63:32)(14)} {vec:rsci.qa_d.bfwt(63:32)(15)} {vec:rsci.qa_d.bfwt(63:32)(16)} {vec:rsci.qa_d.bfwt(63:32)(17)} {vec:rsci.qa_d.bfwt(63:32)(18)} {vec:rsci.qa_d.bfwt(63:32)(19)} {vec:rsci.qa_d.bfwt(63:32)(20)} {vec:rsci.qa_d.bfwt(63:32)(21)} {vec:rsci.qa_d.bfwt(63:32)(22)} {vec:rsci.qa_d.bfwt(63:32)(23)} {vec:rsci.qa_d.bfwt(63:32)(24)} {vec:rsci.qa_d.bfwt(63:32)(25)} {vec:rsci.qa_d.bfwt(63:32)(26)} {vec:rsci.qa_d.bfwt(63:32)(27)} {vec:rsci.qa_d.bfwt(63:32)(28)} {vec:rsci.qa_d.bfwt(63:32)(29)} {vec:rsci.qa_d.bfwt(63:32)(30)} {vec:rsci.qa_d.bfwt(63:32)(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-163 -attr oid 161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(31:0)} 32 {vec:rsci.qa_d.bfwt(31:0)(0)} {vec:rsci.qa_d.bfwt(31:0)(1)} {vec:rsci.qa_d.bfwt(31:0)(2)} {vec:rsci.qa_d.bfwt(31:0)(3)} {vec:rsci.qa_d.bfwt(31:0)(4)} {vec:rsci.qa_d.bfwt(31:0)(5)} {vec:rsci.qa_d.bfwt(31:0)(6)} {vec:rsci.qa_d.bfwt(31:0)(7)} {vec:rsci.qa_d.bfwt(31:0)(8)} {vec:rsci.qa_d.bfwt(31:0)(9)} {vec:rsci.qa_d.bfwt(31:0)(10)} {vec:rsci.qa_d.bfwt(31:0)(11)} {vec:rsci.qa_d.bfwt(31:0)(12)} {vec:rsci.qa_d.bfwt(31:0)(13)} {vec:rsci.qa_d.bfwt(31:0)(14)} {vec:rsci.qa_d.bfwt(31:0)(15)} {vec:rsci.qa_d.bfwt(31:0)(16)} {vec:rsci.qa_d.bfwt(31:0)(17)} {vec:rsci.qa_d.bfwt(31:0)(18)} {vec:rsci.qa_d.bfwt(31:0)(19)} {vec:rsci.qa_d.bfwt(31:0)(20)} {vec:rsci.qa_d.bfwt(31:0)(21)} {vec:rsci.qa_d.bfwt(31:0)(22)} {vec:rsci.qa_d.bfwt(31:0)(23)} {vec:rsci.qa_d.bfwt(31:0)(24)} {vec:rsci.qa_d.bfwt(31:0)(25)} {vec:rsci.qa_d.bfwt(31:0)(26)} {vec:rsci.qa_d.bfwt(31:0)(27)} {vec:rsci.qa_d.bfwt(31:0)(28)} {vec:rsci.qa_d.bfwt(31:0)(29)} {vec:rsci.qa_d.bfwt(31:0)(30)} {vec:rsci.qa_d.bfwt(31:0)(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-164 -attr oid 162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-165 -attr oid 163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-166 -attr oid 164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {VEC_LOOP:mux#2.itm(0)} -attr vt d
load net {VEC_LOOP:mux#2.itm(1)} -attr vt d
load net {VEC_LOOP:mux#2.itm(2)} -attr vt d
load net {VEC_LOOP:mux#2.itm(3)} -attr vt d
load net {VEC_LOOP:mux#2.itm(4)} -attr vt d
load net {VEC_LOOP:mux#2.itm(5)} -attr vt d
load net {VEC_LOOP:mux#2.itm(6)} -attr vt d
load net {VEC_LOOP:mux#2.itm(7)} -attr vt d
load net {VEC_LOOP:mux#2.itm(8)} -attr vt d
load net {VEC_LOOP:mux#2.itm(9)} -attr vt d
load net {VEC_LOOP:mux#2.itm(10)} -attr vt d
load net {VEC_LOOP:mux#2.itm(11)} -attr vt d
load net {VEC_LOOP:mux#2.itm(12)} -attr vt d
load net {VEC_LOOP:mux#2.itm(13)} -attr vt d
load net {VEC_LOOP:mux#2.itm(14)} -attr vt d
load net {VEC_LOOP:mux#2.itm(15)} -attr vt d
load net {VEC_LOOP:mux#2.itm(16)} -attr vt d
load net {VEC_LOOP:mux#2.itm(17)} -attr vt d
load net {VEC_LOOP:mux#2.itm(18)} -attr vt d
load net {VEC_LOOP:mux#2.itm(19)} -attr vt d
load net {VEC_LOOP:mux#2.itm(20)} -attr vt d
load net {VEC_LOOP:mux#2.itm(21)} -attr vt d
load net {VEC_LOOP:mux#2.itm(22)} -attr vt d
load net {VEC_LOOP:mux#2.itm(23)} -attr vt d
load net {VEC_LOOP:mux#2.itm(24)} -attr vt d
load net {VEC_LOOP:mux#2.itm(25)} -attr vt d
load net {VEC_LOOP:mux#2.itm(26)} -attr vt d
load net {VEC_LOOP:mux#2.itm(27)} -attr vt d
load net {VEC_LOOP:mux#2.itm(28)} -attr vt d
load net {VEC_LOOP:mux#2.itm(29)} -attr vt d
load net {VEC_LOOP:mux#2.itm(30)} -attr vt d
load net {VEC_LOOP:mux#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#2.itm} 32 {VEC_LOOP:mux#2.itm(0)} {VEC_LOOP:mux#2.itm(1)} {VEC_LOOP:mux#2.itm(2)} {VEC_LOOP:mux#2.itm(3)} {VEC_LOOP:mux#2.itm(4)} {VEC_LOOP:mux#2.itm(5)} {VEC_LOOP:mux#2.itm(6)} {VEC_LOOP:mux#2.itm(7)} {VEC_LOOP:mux#2.itm(8)} {VEC_LOOP:mux#2.itm(9)} {VEC_LOOP:mux#2.itm(10)} {VEC_LOOP:mux#2.itm(11)} {VEC_LOOP:mux#2.itm(12)} {VEC_LOOP:mux#2.itm(13)} {VEC_LOOP:mux#2.itm(14)} {VEC_LOOP:mux#2.itm(15)} {VEC_LOOP:mux#2.itm(16)} {VEC_LOOP:mux#2.itm(17)} {VEC_LOOP:mux#2.itm(18)} {VEC_LOOP:mux#2.itm(19)} {VEC_LOOP:mux#2.itm(20)} {VEC_LOOP:mux#2.itm(21)} {VEC_LOOP:mux#2.itm(22)} {VEC_LOOP:mux#2.itm(23)} {VEC_LOOP:mux#2.itm(24)} {VEC_LOOP:mux#2.itm(25)} {VEC_LOOP:mux#2.itm(26)} {VEC_LOOP:mux#2.itm(27)} {VEC_LOOP:mux#2.itm(28)} {VEC_LOOP:mux#2.itm(29)} {VEC_LOOP:mux#2.itm(30)} {VEC_LOOP:mux#2.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-167 -attr oid 165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-168 -attr oid 166 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-169 -attr oid 167 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-170 -attr oid 168 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-171 -attr oid 169 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-172 -attr oid 170 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-173 -attr oid 171 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-174 -attr oid 172 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-175 -attr oid 173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-176 -attr oid 174 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-177 -attr oid 175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-178 -attr oid 176 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-179 -attr oid 177 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-180 -attr oid 178 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(0)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(1)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(2)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(3)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(4)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(5)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(6)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(7)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(8)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(9)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(10)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(11)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(12)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(13)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(14)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(15)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(16)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(17)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(18)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(19)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(20)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(21)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(22)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(23)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(24)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(25)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(26)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(27)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(28)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(29)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(30)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(31)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-181 -attr oid 179 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-182 -attr oid 180 -attr vt d
load net {vec:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-183 -attr oid 181 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-184 -attr oid 182 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-185 -attr oid 183 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-186 -attr oid 184 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-187 -attr oid 185 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-188 -attr oid 186 -attr vt d
load inst "VEC_LOOP:nor#1" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-189 -attr oid 187 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load inst "VEC_LOOP:nor" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-190 -attr oid 188 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load inst "reg(vec:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-191 -attr oid 189 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor.itm} -pin  "reg(vec:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-192 -attr oid 190 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt} -pin  "reg(vec:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load inst "VEC_LOOP:nor#3" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-193 -attr oid 191 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load inst "VEC_LOOP:nor#2" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-194 -attr oid 192 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load inst "reg(vec:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-195 -attr oid 193 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor#2.itm} -pin  "reg(vec:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt#1)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-196 -attr oid 194 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt#1} -pin  "reg(vec:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load inst "reg(vec:rsci.qa_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-197 -attr oid 195 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(32)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(33)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(34)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(35)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(36)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(37)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(38)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(39)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(40)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(41)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(42)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(43)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(44)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(45)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(46)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(47)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(48)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(49)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(50)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(51)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(52)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(53)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(54)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(55)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(56)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(57)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(58)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(59)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(60)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(61)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(62)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(63)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-198 -attr oid 196 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt#1} -pin  "reg(vec:rsci.qa_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load inst "reg(vec:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-199 -attr oid 197 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-200 -attr oid 198 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load inst "VEC_LOOP:mux#2" "mux(2,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-201 -attr oid 199 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(32)} -pin  "VEC_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(33)} -pin  "VEC_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(34)} -pin  "VEC_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(35)} -pin  "VEC_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(36)} -pin  "VEC_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(37)} -pin  "VEC_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(38)} -pin  "VEC_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(39)} -pin  "VEC_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(40)} -pin  "VEC_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(41)} -pin  "VEC_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(42)} -pin  "VEC_LOOP:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(43)} -pin  "VEC_LOOP:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(44)} -pin  "VEC_LOOP:mux#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(45)} -pin  "VEC_LOOP:mux#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(46)} -pin  "VEC_LOOP:mux#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(47)} -pin  "VEC_LOOP:mux#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(48)} -pin  "VEC_LOOP:mux#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(49)} -pin  "VEC_LOOP:mux#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(50)} -pin  "VEC_LOOP:mux#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(51)} -pin  "VEC_LOOP:mux#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(52)} -pin  "VEC_LOOP:mux#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(53)} -pin  "VEC_LOOP:mux#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(54)} -pin  "VEC_LOOP:mux#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(55)} -pin  "VEC_LOOP:mux#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(56)} -pin  "VEC_LOOP:mux#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(57)} -pin  "VEC_LOOP:mux#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(58)} -pin  "VEC_LOOP:mux#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(59)} -pin  "VEC_LOOP:mux#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(60)} -pin  "VEC_LOOP:mux#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(61)} -pin  "VEC_LOOP:mux#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(62)} -pin  "VEC_LOOP:mux#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(63)} -pin  "VEC_LOOP:mux#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "VEC_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "VEC_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "VEC_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "VEC_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "VEC_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "VEC_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "VEC_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "VEC_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "VEC_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "VEC_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "VEC_LOOP:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "VEC_LOOP:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "VEC_LOOP:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "VEC_LOOP:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "VEC_LOOP:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "VEC_LOOP:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "VEC_LOOP:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "VEC_LOOP:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "VEC_LOOP:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "VEC_LOOP:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "VEC_LOOP:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "VEC_LOOP:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "VEC_LOOP:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "VEC_LOOP:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "VEC_LOOP:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "VEC_LOOP:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "VEC_LOOP:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "VEC_LOOP:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "VEC_LOOP:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "VEC_LOOP:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "VEC_LOOP:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "VEC_LOOP:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {VEC_LOOP:mux#2.itm(0)} -pin  "VEC_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(1)} -pin  "VEC_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(2)} -pin  "VEC_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(3)} -pin  "VEC_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(4)} -pin  "VEC_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(5)} -pin  "VEC_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(6)} -pin  "VEC_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(7)} -pin  "VEC_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(8)} -pin  "VEC_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(9)} -pin  "VEC_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(10)} -pin  "VEC_LOOP:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(11)} -pin  "VEC_LOOP:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(12)} -pin  "VEC_LOOP:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(13)} -pin  "VEC_LOOP:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(14)} -pin  "VEC_LOOP:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(15)} -pin  "VEC_LOOP:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(16)} -pin  "VEC_LOOP:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(17)} -pin  "VEC_LOOP:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(18)} -pin  "VEC_LOOP:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(19)} -pin  "VEC_LOOP:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(20)} -pin  "VEC_LOOP:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(21)} -pin  "VEC_LOOP:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(22)} -pin  "VEC_LOOP:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(23)} -pin  "VEC_LOOP:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(24)} -pin  "VEC_LOOP:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(25)} -pin  "VEC_LOOP:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(26)} -pin  "VEC_LOOP:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(27)} -pin  "VEC_LOOP:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(28)} -pin  "VEC_LOOP:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(29)} -pin  "VEC_LOOP:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(30)} -pin  "VEC_LOOP:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(31)} -pin  "VEC_LOOP:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-202 -attr oid 200 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-203 -attr oid 201 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-204 -attr oid 202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-205 -attr oid 203 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-206 -attr oid 204 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-207 -attr oid 205 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-208 -attr oid 206 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-209 -attr oid 207 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-210 -attr oid 208 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-211 -attr oid 209 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-212 -attr oid 210 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-213 -attr oid 211 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-214 -attr oid 212 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-215 -attr oid 213 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-216 -attr oid 214 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-217 -attr oid 215 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-218 -attr oid 216 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-219 -attr oid 217 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-220 -attr oid 218 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-221 -attr oid 219 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {vec:rsci.biwt} output \
     port {vec:rsci.bdwt} output \
     port {vec:rsci.biwt#1} output \
     port {vec:rsci.bdwt#2} output \
     portBus vec:rsci.wea_d.core.sct(1:0) output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     port {vec:rsci.biwt} input \
     port {vec:rsci.bdwt} input \
     port {vec:rsci.biwt#1} input \
     port {vec:rsci.bdwt#2} input \

load net {vec:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-222 -attr oid 220 -attr vt d
load net {vec:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-223 -attr oid 221 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-224 -attr oid 222 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-225 -attr oid 223 -attr vt d
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-226 -attr oid 224 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-227 -attr oid 225 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-228 -attr oid 226 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-229 -attr oid 227 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {VEC_LOOP:conc#6.itm(0)} -attr vt d
load net {VEC_LOOP:conc#6.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#6.itm} 2 {VEC_LOOP:conc#6.itm(0)} {VEC_LOOP:conc#6.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-230 -attr oid 228 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {VEC_LOOP:conc#7.itm(0)} -attr vt d
load net {VEC_LOOP:conc#7.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#7.itm} 2 {VEC_LOOP:conc#7.itm(0)} {VEC_LOOP:conc#7.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-231 -attr oid 229 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {VEC_LOOP:conc#8.itm(0)} -attr vt d
load net {VEC_LOOP:conc#8.itm(1)} -attr vt d
load net {VEC_LOOP:conc#8.itm(2)} -attr vt d
load net {VEC_LOOP:conc#8.itm(3)} -attr vt d
load net {VEC_LOOP:conc#8.itm(4)} -attr vt d
load net {VEC_LOOP:conc#8.itm(5)} -attr vt d
load net {VEC_LOOP:conc#8.itm(6)} -attr vt d
load net {VEC_LOOP:conc#8.itm(7)} -attr vt d
load net {VEC_LOOP:conc#8.itm(8)} -attr vt d
load net {VEC_LOOP:conc#8.itm(9)} -attr vt d
load net {VEC_LOOP:conc#8.itm(10)} -attr vt d
load net {VEC_LOOP:conc#8.itm(11)} -attr vt d
load net {VEC_LOOP:conc#8.itm(12)} -attr vt d
load net {VEC_LOOP:conc#8.itm(13)} -attr vt d
load net {VEC_LOOP:conc#8.itm(14)} -attr vt d
load net {VEC_LOOP:conc#8.itm(15)} -attr vt d
load net {VEC_LOOP:conc#8.itm(16)} -attr vt d
load net {VEC_LOOP:conc#8.itm(17)} -attr vt d
load net {VEC_LOOP:conc#8.itm(18)} -attr vt d
load net {VEC_LOOP:conc#8.itm(19)} -attr vt d
load net {VEC_LOOP:conc#8.itm(20)} -attr vt d
load net {VEC_LOOP:conc#8.itm(21)} -attr vt d
load net {VEC_LOOP:conc#8.itm(22)} -attr vt d
load net {VEC_LOOP:conc#8.itm(23)} -attr vt d
load net {VEC_LOOP:conc#8.itm(24)} -attr vt d
load net {VEC_LOOP:conc#8.itm(25)} -attr vt d
load net {VEC_LOOP:conc#8.itm(26)} -attr vt d
load net {VEC_LOOP:conc#8.itm(27)} -attr vt d
load net {VEC_LOOP:conc#8.itm(28)} -attr vt d
load net {VEC_LOOP:conc#8.itm(29)} -attr vt d
load net {VEC_LOOP:conc#8.itm(30)} -attr vt d
load net {VEC_LOOP:conc#8.itm(31)} -attr vt d
load net {VEC_LOOP:conc#8.itm(32)} -attr vt d
load net {VEC_LOOP:conc#8.itm(33)} -attr vt d
load net {VEC_LOOP:conc#8.itm(34)} -attr vt d
load net {VEC_LOOP:conc#8.itm(35)} -attr vt d
load net {VEC_LOOP:conc#8.itm(36)} -attr vt d
load net {VEC_LOOP:conc#8.itm(37)} -attr vt d
load net {VEC_LOOP:conc#8.itm(38)} -attr vt d
load net {VEC_LOOP:conc#8.itm(39)} -attr vt d
load net {VEC_LOOP:conc#8.itm(40)} -attr vt d
load net {VEC_LOOP:conc#8.itm(41)} -attr vt d
load net {VEC_LOOP:conc#8.itm(42)} -attr vt d
load net {VEC_LOOP:conc#8.itm(43)} -attr vt d
load net {VEC_LOOP:conc#8.itm(44)} -attr vt d
load net {VEC_LOOP:conc#8.itm(45)} -attr vt d
load net {VEC_LOOP:conc#8.itm(46)} -attr vt d
load net {VEC_LOOP:conc#8.itm(47)} -attr vt d
load net {VEC_LOOP:conc#8.itm(48)} -attr vt d
load net {VEC_LOOP:conc#8.itm(49)} -attr vt d
load net {VEC_LOOP:conc#8.itm(50)} -attr vt d
load net {VEC_LOOP:conc#8.itm(51)} -attr vt d
load net {VEC_LOOP:conc#8.itm(52)} -attr vt d
load net {VEC_LOOP:conc#8.itm(53)} -attr vt d
load net {VEC_LOOP:conc#8.itm(54)} -attr vt d
load net {VEC_LOOP:conc#8.itm(55)} -attr vt d
load net {VEC_LOOP:conc#8.itm(56)} -attr vt d
load net {VEC_LOOP:conc#8.itm(57)} -attr vt d
load net {VEC_LOOP:conc#8.itm(58)} -attr vt d
load net {VEC_LOOP:conc#8.itm(59)} -attr vt d
load net {VEC_LOOP:conc#8.itm(60)} -attr vt d
load net {VEC_LOOP:conc#8.itm(61)} -attr vt d
load net {VEC_LOOP:conc#8.itm(62)} -attr vt d
load net {VEC_LOOP:conc#8.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#8.itm} 64 {VEC_LOOP:conc#8.itm(0)} {VEC_LOOP:conc#8.itm(1)} {VEC_LOOP:conc#8.itm(2)} {VEC_LOOP:conc#8.itm(3)} {VEC_LOOP:conc#8.itm(4)} {VEC_LOOP:conc#8.itm(5)} {VEC_LOOP:conc#8.itm(6)} {VEC_LOOP:conc#8.itm(7)} {VEC_LOOP:conc#8.itm(8)} {VEC_LOOP:conc#8.itm(9)} {VEC_LOOP:conc#8.itm(10)} {VEC_LOOP:conc#8.itm(11)} {VEC_LOOP:conc#8.itm(12)} {VEC_LOOP:conc#8.itm(13)} {VEC_LOOP:conc#8.itm(14)} {VEC_LOOP:conc#8.itm(15)} {VEC_LOOP:conc#8.itm(16)} {VEC_LOOP:conc#8.itm(17)} {VEC_LOOP:conc#8.itm(18)} {VEC_LOOP:conc#8.itm(19)} {VEC_LOOP:conc#8.itm(20)} {VEC_LOOP:conc#8.itm(21)} {VEC_LOOP:conc#8.itm(22)} {VEC_LOOP:conc#8.itm(23)} {VEC_LOOP:conc#8.itm(24)} {VEC_LOOP:conc#8.itm(25)} {VEC_LOOP:conc#8.itm(26)} {VEC_LOOP:conc#8.itm(27)} {VEC_LOOP:conc#8.itm(28)} {VEC_LOOP:conc#8.itm(29)} {VEC_LOOP:conc#8.itm(30)} {VEC_LOOP:conc#8.itm(31)} {VEC_LOOP:conc#8.itm(32)} {VEC_LOOP:conc#8.itm(33)} {VEC_LOOP:conc#8.itm(34)} {VEC_LOOP:conc#8.itm(35)} {VEC_LOOP:conc#8.itm(36)} {VEC_LOOP:conc#8.itm(37)} {VEC_LOOP:conc#8.itm(38)} {VEC_LOOP:conc#8.itm(39)} {VEC_LOOP:conc#8.itm(40)} {VEC_LOOP:conc#8.itm(41)} {VEC_LOOP:conc#8.itm(42)} {VEC_LOOP:conc#8.itm(43)} {VEC_LOOP:conc#8.itm(44)} {VEC_LOOP:conc#8.itm(45)} {VEC_LOOP:conc#8.itm(46)} {VEC_LOOP:conc#8.itm(47)} {VEC_LOOP:conc#8.itm(48)} {VEC_LOOP:conc#8.itm(49)} {VEC_LOOP:conc#8.itm(50)} {VEC_LOOP:conc#8.itm(51)} {VEC_LOOP:conc#8.itm(52)} {VEC_LOOP:conc#8.itm(53)} {VEC_LOOP:conc#8.itm(54)} {VEC_LOOP:conc#8.itm(55)} {VEC_LOOP:conc#8.itm(56)} {VEC_LOOP:conc#8.itm(57)} {VEC_LOOP:conc#8.itm(58)} {VEC_LOOP:conc#8.itm(59)} {VEC_LOOP:conc#8.itm(60)} {VEC_LOOP:conc#8.itm(61)} {VEC_LOOP:conc#8.itm(62)} {VEC_LOOP:conc#8.itm(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-232 -attr oid 230 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-233 -attr oid 231 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm}
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-234 -attr oid 232 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-235 -attr oid 233 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-236 -attr oid 234 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-237 -attr oid 235 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-238 -attr oid 236 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-239 -attr oid 237 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-240 -attr oid 238 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-241 -attr oid 239 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-242 -attr oid 240 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-243 -attr oid 241 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-244 -attr oid 242 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-245 -attr oid 243 -attr vt d
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-246 -attr oid 244 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-247 -attr oid 245 -attr vt d
load net {vec:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-248 -attr oid 246 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-249 -attr oid 247 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-250 -attr oid 248 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-251 -attr oid 249 -attr vt d
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-252 -attr oid 250 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-253 -attr oid 251 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-254 -attr oid 252 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-255 -attr oid 253 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-256 -attr oid 254 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-257 -attr oid 255 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-258 -attr oid 256 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-259 -attr oid 257 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-260 -attr oid 258 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-261 -attr oid 259 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-262 -attr oid 260 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-263 -attr oid 261 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-264 -attr oid 262 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-265 -attr oid 263 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-266 -attr oid 264 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-267 -attr oid 265 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst} -attr area 10.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-268 -attr oid 266 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-269 -attr oid 267 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load net {vec:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-270 -attr oid 268 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-271 -attr oid 269 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load net {vec:rsci.wea_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-272 -attr oid 270 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-273 -attr oid 271 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-274 -attr oid 272 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt#2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-275 -attr oid 273 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.wea_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-276 -attr oid 274 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load net {vec:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-277 -attr oid 275 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load net {vec:rsci.oswt#1.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-278 -attr oid 276 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-279 -attr oid 277 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst} -attr area 68.006000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-280 -attr oid 278 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-281 -attr oid 279 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-282 -attr oid 280 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-283 -attr oid 281 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-284 -attr oid 282 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt#2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-285 -attr oid 283 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {ensig.cgo_iro} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-286 -attr oid 284 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load port {ensig.cgo_iro#1} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-287 -attr oid 285 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-288 -attr oid 286 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load port {ensig.cgo} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-289 -attr oid 287 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-290 -attr oid 288 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load port {ensig.cgo#1} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-291 -attr oid 289 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-292 -attr oid 290 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {ensig.cgo_iro} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-293 -attr oid 291 -attr vt d
load net {ensig.cgo_iro} -port {ensig.cgo_iro} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-294 -attr oid 292 -attr vt d
load net {ensig.cgo_iro#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-295 -attr oid 293 -attr vt d
load net {ensig.cgo_iro#1} -port {ensig.cgo_iro#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-296 -attr oid 294 -attr vt d
load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-297 -attr oid 295 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-298 -attr oid 296 -attr vt d
load net {ensig.cgo} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-299 -attr oid 297 -attr vt d
load net {ensig.cgo} -port {ensig.cgo} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-300 -attr oid 298 -attr vt d
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-301 -attr oid 299 -attr vt d
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-302 -attr oid 300 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load net {ensig.cgo#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-303 -attr oid 301 -attr vt d
load net {ensig.cgo#1} -port {ensig.cgo#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-304 -attr oid 302 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-305 -attr oid 303 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-306 -attr oid 304 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#2" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-307 -attr oid 305 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo} -pin  "VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load net {ensig.cgo_iro} -pin  "VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-308 -attr oid 306 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#3" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-309 -attr oid 307 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo#1} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load net {ensig.cgo_iro#1} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-310 -attr oid 308 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-311 -attr oid 309 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-312 -attr oid 310 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-313 -attr oid 311 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-314 -attr oid 312 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {twiddle:rsci.biwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-315 -attr oid 313 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-316 -attr oid 314 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-317 -attr oid 315 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-318 -attr oid 316 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-319 -attr oid 317 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-320 -attr oid 318 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-321 -attr oid 319 -attr vt d
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-322 -attr oid 320 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-323 -attr oid 321 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-324 -attr oid 322 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-325 -attr oid 323 -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-326 -attr oid 324 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-327 -attr oid 325 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-328 -attr oid 326 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-329 -attr oid 327 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-330 -attr oid 328 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-331 -attr oid 329 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-332 -attr oid 330 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {COMP_LOOP:twiddle_f:and#7.itm} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {GND} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-333 -attr oid 331 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-334 -attr oid 332 -attr vt d
load net {twiddle:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-335 -attr oid 333 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-336 -attr oid 334 -attr vt d
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-337 -attr oid 335 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load inst "COMP_LOOP:twiddle_f:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-338 -attr oid 336 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_f:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-339 -attr oid 337 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load inst "COMP_LOOP:twiddle_f:not#2" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-340 -attr oid 338 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_f:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_f:not#2.itm} -pin  "COMP_LOOP:twiddle_f:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#2.itm}
load inst "COMP_LOOP:twiddle_f:and#7" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-341 -attr oid 339 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "COMP_LOOP:twiddle_f:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:slc(twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct)(0).itm}
load net {COMP_LOOP:twiddle_f:not#2.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#2.itm}
load net {twiddle:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_f:and#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#7.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-342 -attr oid 340 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-343 -attr oid 341 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-344 -attr oid 342 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-345 -attr oid 343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d}
load portBus twiddle:rsci.adra_d.core(27:0) input 28 {twiddle:rsci.adra_d.core(27)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-346 -attr oid 344 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core}
load portBus twiddle:rsci.qa_d.mxwt(31:0) output 32 {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-347 -attr oid 345 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load port {twiddle:rsci.biwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-348 -attr oid 346 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-349 -attr oid 347 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.bfwt(31:0)} 32 {twiddle:rsci.qa_d.bfwt(31:0)(0)} {twiddle:rsci.qa_d.bfwt(31:0)(1)} {twiddle:rsci.qa_d.bfwt(31:0)(2)} {twiddle:rsci.qa_d.bfwt(31:0)(3)} {twiddle:rsci.qa_d.bfwt(31:0)(4)} {twiddle:rsci.qa_d.bfwt(31:0)(5)} {twiddle:rsci.qa_d.bfwt(31:0)(6)} {twiddle:rsci.qa_d.bfwt(31:0)(7)} {twiddle:rsci.qa_d.bfwt(31:0)(8)} {twiddle:rsci.qa_d.bfwt(31:0)(9)} {twiddle:rsci.qa_d.bfwt(31:0)(10)} {twiddle:rsci.qa_d.bfwt(31:0)(11)} {twiddle:rsci.qa_d.bfwt(31:0)(12)} {twiddle:rsci.qa_d.bfwt(31:0)(13)} {twiddle:rsci.qa_d.bfwt(31:0)(14)} {twiddle:rsci.qa_d.bfwt(31:0)(15)} {twiddle:rsci.qa_d.bfwt(31:0)(16)} {twiddle:rsci.qa_d.bfwt(31:0)(17)} {twiddle:rsci.qa_d.bfwt(31:0)(18)} {twiddle:rsci.qa_d.bfwt(31:0)(19)} {twiddle:rsci.qa_d.bfwt(31:0)(20)} {twiddle:rsci.qa_d.bfwt(31:0)(21)} {twiddle:rsci.qa_d.bfwt(31:0)(22)} {twiddle:rsci.qa_d.bfwt(31:0)(23)} {twiddle:rsci.qa_d.bfwt(31:0)(24)} {twiddle:rsci.qa_d.bfwt(31:0)(25)} {twiddle:rsci.qa_d.bfwt(31:0)(26)} {twiddle:rsci.qa_d.bfwt(31:0)(27)} {twiddle:rsci.qa_d.bfwt(31:0)(28)} {twiddle:rsci.qa_d.bfwt(31:0)(29)} {twiddle:rsci.qa_d.bfwt(31:0)(30)} {twiddle:rsci.qa_d.bfwt(31:0)(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-350 -attr oid 348 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-351 -attr oid 349 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-352 -attr oid 350 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-353 -attr oid 351 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-354 -attr oid 352 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-355 -attr oid 353 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-356 -attr oid 354 -attr vt d
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 14 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-357 -attr oid 355 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(0)} -port {twiddle:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(1)} -port {twiddle:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(2)} -port {twiddle:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(3)} -port {twiddle:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(4)} -port {twiddle:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(5)} -port {twiddle:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(6)} -port {twiddle:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(7)} -port {twiddle:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(8)} -port {twiddle:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(9)} -port {twiddle:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(10)} -port {twiddle:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(11)} -port {twiddle:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(12)} -port {twiddle:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core(13)} -port {twiddle:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-358 -attr oid 356 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(0)} -port {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -port {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -port {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -port {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -port {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -port {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -port {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -port {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -port {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -port {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -port {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -port {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -port {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -port {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -port {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -port {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -port {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -port {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -port {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -port {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -port {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -port {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -port {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -port {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -port {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -port {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -port {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -port {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -port {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -port {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -port {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -port {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -port {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -port {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -port {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -port {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -port {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -port {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -port {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -port {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -port {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -port {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -port {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -port {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -port {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -port {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -port {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -port {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -port {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -port {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -port {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -port {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -port {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -port {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -port {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -port {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -port {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -port {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -port {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -port {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -port {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -port {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -port {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -port {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-359 -attr oid 357 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d}
load net {twiddle:rsci.adra_d.core(0)} -attr vt d
load net {twiddle:rsci.adra_d.core(1)} -attr vt d
load net {twiddle:rsci.adra_d.core(2)} -attr vt d
load net {twiddle:rsci.adra_d.core(3)} -attr vt d
load net {twiddle:rsci.adra_d.core(4)} -attr vt d
load net {twiddle:rsci.adra_d.core(5)} -attr vt d
load net {twiddle:rsci.adra_d.core(6)} -attr vt d
load net {twiddle:rsci.adra_d.core(7)} -attr vt d
load net {twiddle:rsci.adra_d.core(8)} -attr vt d
load net {twiddle:rsci.adra_d.core(9)} -attr vt d
load net {twiddle:rsci.adra_d.core(10)} -attr vt d
load net {twiddle:rsci.adra_d.core(11)} -attr vt d
load net {twiddle:rsci.adra_d.core(12)} -attr vt d
load net {twiddle:rsci.adra_d.core(13)} -attr vt d
load net {twiddle:rsci.adra_d.core(14)} -attr vt d
load net {twiddle:rsci.adra_d.core(15)} -attr vt d
load net {twiddle:rsci.adra_d.core(16)} -attr vt d
load net {twiddle:rsci.adra_d.core(17)} -attr vt d
load net {twiddle:rsci.adra_d.core(18)} -attr vt d
load net {twiddle:rsci.adra_d.core(19)} -attr vt d
load net {twiddle:rsci.adra_d.core(20)} -attr vt d
load net {twiddle:rsci.adra_d.core(21)} -attr vt d
load net {twiddle:rsci.adra_d.core(22)} -attr vt d
load net {twiddle:rsci.adra_d.core(23)} -attr vt d
load net {twiddle:rsci.adra_d.core(24)} -attr vt d
load net {twiddle:rsci.adra_d.core(25)} -attr vt d
load net {twiddle:rsci.adra_d.core(26)} -attr vt d
load net {twiddle:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core} 28 {twiddle:rsci.adra_d.core(0)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-360 -attr oid 358 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core}
load net {twiddle:rsci.adra_d.core(0)} -port {twiddle:rsci.adra_d.core(0)} -attr vt d
load net {twiddle:rsci.adra_d.core(1)} -port {twiddle:rsci.adra_d.core(1)} -attr vt d
load net {twiddle:rsci.adra_d.core(2)} -port {twiddle:rsci.adra_d.core(2)} -attr vt d
load net {twiddle:rsci.adra_d.core(3)} -port {twiddle:rsci.adra_d.core(3)} -attr vt d
load net {twiddle:rsci.adra_d.core(4)} -port {twiddle:rsci.adra_d.core(4)} -attr vt d
load net {twiddle:rsci.adra_d.core(5)} -port {twiddle:rsci.adra_d.core(5)} -attr vt d
load net {twiddle:rsci.adra_d.core(6)} -port {twiddle:rsci.adra_d.core(6)} -attr vt d
load net {twiddle:rsci.adra_d.core(7)} -port {twiddle:rsci.adra_d.core(7)} -attr vt d
load net {twiddle:rsci.adra_d.core(8)} -port {twiddle:rsci.adra_d.core(8)} -attr vt d
load net {twiddle:rsci.adra_d.core(9)} -port {twiddle:rsci.adra_d.core(9)} -attr vt d
load net {twiddle:rsci.adra_d.core(10)} -port {twiddle:rsci.adra_d.core(10)} -attr vt d
load net {twiddle:rsci.adra_d.core(11)} -port {twiddle:rsci.adra_d.core(11)} -attr vt d
load net {twiddle:rsci.adra_d.core(12)} -port {twiddle:rsci.adra_d.core(12)} -attr vt d
load net {twiddle:rsci.adra_d.core(13)} -port {twiddle:rsci.adra_d.core(13)} -attr vt d
load net {twiddle:rsci.adra_d.core(14)} -port {twiddle:rsci.adra_d.core(14)} -attr vt d
load net {twiddle:rsci.adra_d.core(15)} -port {twiddle:rsci.adra_d.core(15)} -attr vt d
load net {twiddle:rsci.adra_d.core(16)} -port {twiddle:rsci.adra_d.core(16)} -attr vt d
load net {twiddle:rsci.adra_d.core(17)} -port {twiddle:rsci.adra_d.core(17)} -attr vt d
load net {twiddle:rsci.adra_d.core(18)} -port {twiddle:rsci.adra_d.core(18)} -attr vt d
load net {twiddle:rsci.adra_d.core(19)} -port {twiddle:rsci.adra_d.core(19)} -attr vt d
load net {twiddle:rsci.adra_d.core(20)} -port {twiddle:rsci.adra_d.core(20)} -attr vt d
load net {twiddle:rsci.adra_d.core(21)} -port {twiddle:rsci.adra_d.core(21)} -attr vt d
load net {twiddle:rsci.adra_d.core(22)} -port {twiddle:rsci.adra_d.core(22)} -attr vt d
load net {twiddle:rsci.adra_d.core(23)} -port {twiddle:rsci.adra_d.core(23)} -attr vt d
load net {twiddle:rsci.adra_d.core(24)} -port {twiddle:rsci.adra_d.core(24)} -attr vt d
load net {twiddle:rsci.adra_d.core(25)} -port {twiddle:rsci.adra_d.core(25)} -attr vt d
load net {twiddle:rsci.adra_d.core(26)} -port {twiddle:rsci.adra_d.core(26)} -attr vt d
load net {twiddle:rsci.adra_d.core(27)} -port {twiddle:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core} 28 {twiddle:rsci.adra_d.core(0)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-361 -attr oid 359 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core}
load net {twiddle:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt} 32 {twiddle:rsci.qa_d.mxwt(0)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-362 -attr oid 360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(0)} -port {twiddle:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -port {twiddle:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -port {twiddle:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -port {twiddle:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -port {twiddle:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -port {twiddle:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -port {twiddle:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -port {twiddle:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -port {twiddle:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -port {twiddle:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -port {twiddle:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -port {twiddle:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -port {twiddle:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -port {twiddle:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -port {twiddle:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -port {twiddle:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -port {twiddle:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -port {twiddle:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -port {twiddle:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -port {twiddle:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -port {twiddle:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -port {twiddle:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -port {twiddle:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -port {twiddle:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -port {twiddle:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -port {twiddle:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -port {twiddle:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -port {twiddle:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -port {twiddle:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -port {twiddle:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -port {twiddle:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -port {twiddle:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-363 -attr oid 361 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-364 -attr oid 362 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-365 -attr oid 363 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-366 -attr oid 364 -attr vt d
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-367 -attr oid 365 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-368 -attr oid 366 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load inst "reg(twiddle:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-369 -attr oid 367 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "reg(twiddle:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle:rsci.bcwt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-370 -attr oid 368 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt} -pin  "reg(twiddle:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load inst "reg(twiddle:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-371 -attr oid 369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qa_d(0)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(1)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(2)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(3)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(4)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(5)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(6)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(7)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(8)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(9)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(10)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(11)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(12)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(13)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(14)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(15)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(16)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(17)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(18)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(19)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(20)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(21)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(22)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(23)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(24)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(25)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(26)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(27)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(28)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(29)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(30)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(31)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-372 -attr oid 370 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load inst "COMP_LOOP:twiddle_f:mux#3" "mux(2,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-373 -attr oid 371 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.qa_d(0)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(1)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(2)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(3)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(4)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(5)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(6)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(7)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(8)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(9)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(10)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(11)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(12)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(13)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(14)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(15)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(16)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(17)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(18)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(19)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(20)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(21)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(22)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(23)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(24)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(25)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(26)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(27)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(28)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(29)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(30)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(31)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.bfwt(31:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(8)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(9)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(10)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(11)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(12)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(13)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(14)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(15)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(16)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(17)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(18)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(19)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(20)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(21)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(22)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(23)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(24)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(25)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(26)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(27)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(28)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(29)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(30)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(31)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-374 -attr oid 372 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-375 -attr oid 373 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-376 -attr oid 374 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-377 -attr oid 375 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-378 -attr oid 376 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-379 -attr oid 377 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-380 -attr oid 378 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-381 -attr oid 379 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load portBus twiddle:rsci.adra_d.core(27:0) input 28 {twiddle:rsci.adra_d.core(27)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-382 -attr oid 380 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core}
load portBus twiddle:rsci.qa_d.mxwt(31:0) output 32 {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-383 -attr oid 381 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-384 -attr oid 382 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-385 -attr oid 383 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-386 -attr oid 384 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {twiddle:rsci.biwt} output \
     port {twiddle:rsci.bdwt} output \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {twiddle:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} \
     portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} \
     portBus twiddle:rsci.adra_d.core(27:0) input 28 {twiddle:rsci.adra_d.core(27)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(0)} \
     portBus twiddle:rsci.qa_d.mxwt(31:0) output 32 {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} \
     port {twiddle:rsci.biwt} input \
     port {twiddle:rsci.bdwt} input \

load net {twiddle:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-387 -attr oid 385 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-388 -attr oid 386 -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-389 -attr oid 387 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.qa_d.mxwt:pconst(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt:pconst(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt:pconst} 32 {twiddle:rsci.qa_d.mxwt:pconst(0)} {twiddle:rsci.qa_d.mxwt:pconst(1)} {twiddle:rsci.qa_d.mxwt:pconst(2)} {twiddle:rsci.qa_d.mxwt:pconst(3)} {twiddle:rsci.qa_d.mxwt:pconst(4)} {twiddle:rsci.qa_d.mxwt:pconst(5)} {twiddle:rsci.qa_d.mxwt:pconst(6)} {twiddle:rsci.qa_d.mxwt:pconst(7)} {twiddle:rsci.qa_d.mxwt:pconst(8)} {twiddle:rsci.qa_d.mxwt:pconst(9)} {twiddle:rsci.qa_d.mxwt:pconst(10)} {twiddle:rsci.qa_d.mxwt:pconst(11)} {twiddle:rsci.qa_d.mxwt:pconst(12)} {twiddle:rsci.qa_d.mxwt:pconst(13)} {twiddle:rsci.qa_d.mxwt:pconst(14)} {twiddle:rsci.qa_d.mxwt:pconst(15)} {twiddle:rsci.qa_d.mxwt:pconst(16)} {twiddle:rsci.qa_d.mxwt:pconst(17)} {twiddle:rsci.qa_d.mxwt:pconst(18)} {twiddle:rsci.qa_d.mxwt:pconst(19)} {twiddle:rsci.qa_d.mxwt:pconst(20)} {twiddle:rsci.qa_d.mxwt:pconst(21)} {twiddle:rsci.qa_d.mxwt:pconst(22)} {twiddle:rsci.qa_d.mxwt:pconst(23)} {twiddle:rsci.qa_d.mxwt:pconst(24)} {twiddle:rsci.qa_d.mxwt:pconst(25)} {twiddle:rsci.qa_d.mxwt:pconst(26)} {twiddle:rsci.qa_d.mxwt:pconst(27)} {twiddle:rsci.qa_d.mxwt:pconst(28)} {twiddle:rsci.qa_d.mxwt:pconst(29)} {twiddle:rsci.qa_d.mxwt:pconst(30)} {twiddle:rsci.qa_d.mxwt:pconst(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-390 -attr oid 388 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle:rsci.adra_d.reg(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d.reg} 14 {twiddle:rsci.adra_d.reg(0)} {twiddle:rsci.adra_d.reg(1)} {twiddle:rsci.adra_d.reg(2)} {twiddle:rsci.adra_d.reg(3)} {twiddle:rsci.adra_d.reg(4)} {twiddle:rsci.adra_d.reg(5)} {twiddle:rsci.adra_d.reg(6)} {twiddle:rsci.adra_d.reg(7)} {twiddle:rsci.adra_d.reg(8)} {twiddle:rsci.adra_d.reg(9)} {twiddle:rsci.adra_d.reg(10)} {twiddle:rsci.adra_d.reg(11)} {twiddle:rsci.adra_d.reg(12)} {twiddle:rsci.adra_d.reg(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-391 -attr oid 389 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {COMP_LOOP:twiddle_f:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc.itm} 2 {COMP_LOOP:twiddle_f:conc.itm(0)} {COMP_LOOP:twiddle_f:conc.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-392 -attr oid 390 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:conc#5.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#5.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#5.itm} 28 {COMP_LOOP:twiddle_f:conc#5.itm(0)} {COMP_LOOP:twiddle_f:conc#5.itm(1)} {COMP_LOOP:twiddle_f:conc#5.itm(2)} {COMP_LOOP:twiddle_f:conc#5.itm(3)} {COMP_LOOP:twiddle_f:conc#5.itm(4)} {COMP_LOOP:twiddle_f:conc#5.itm(5)} {COMP_LOOP:twiddle_f:conc#5.itm(6)} {COMP_LOOP:twiddle_f:conc#5.itm(7)} {COMP_LOOP:twiddle_f:conc#5.itm(8)} {COMP_LOOP:twiddle_f:conc#5.itm(9)} {COMP_LOOP:twiddle_f:conc#5.itm(10)} {COMP_LOOP:twiddle_f:conc#5.itm(11)} {COMP_LOOP:twiddle_f:conc#5.itm(12)} {COMP_LOOP:twiddle_f:conc#5.itm(13)} {COMP_LOOP:twiddle_f:conc#5.itm(14)} {COMP_LOOP:twiddle_f:conc#5.itm(15)} {COMP_LOOP:twiddle_f:conc#5.itm(16)} {COMP_LOOP:twiddle_f:conc#5.itm(17)} {COMP_LOOP:twiddle_f:conc#5.itm(18)} {COMP_LOOP:twiddle_f:conc#5.itm(19)} {COMP_LOOP:twiddle_f:conc#5.itm(20)} {COMP_LOOP:twiddle_f:conc#5.itm(21)} {COMP_LOOP:twiddle_f:conc#5.itm(22)} {COMP_LOOP:twiddle_f:conc#5.itm(23)} {COMP_LOOP:twiddle_f:conc#5.itm(24)} {COMP_LOOP:twiddle_f:conc#5.itm(25)} {COMP_LOOP:twiddle_f:conc#5.itm(26)} {COMP_LOOP:twiddle_f:conc#5.itm(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-393 -attr oid 391 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm} 14 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-394 -attr oid 392 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm}
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-395 -attr oid 393 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-396 -attr oid 394 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-397 -attr oid 395 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-398 -attr oid 396 -attr vt d
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 14 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-399 -attr oid 397 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(0)} -port {twiddle:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(1)} -port {twiddle:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(2)} -port {twiddle:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(3)} -port {twiddle:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(4)} -port {twiddle:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(5)} -port {twiddle:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(6)} -port {twiddle:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(7)} -port {twiddle:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(8)} -port {twiddle:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(9)} -port {twiddle:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(10)} -port {twiddle:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(11)} -port {twiddle:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(12)} -port {twiddle:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(13)} -port {twiddle:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-400 -attr oid 398 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(0)} -port {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -port {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -port {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -port {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -port {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -port {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -port {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -port {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -port {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -port {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -port {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -port {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -port {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -port {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -port {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -port {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -port {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -port {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -port {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -port {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -port {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -port {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -port {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -port {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -port {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -port {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -port {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -port {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -port {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -port {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -port {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -port {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -port {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -port {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -port {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -port {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -port {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -port {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -port {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -port {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -port {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -port {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -port {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -port {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -port {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -port {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -port {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -port {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -port {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -port {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -port {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -port {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -port {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -port {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -port {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -port {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -port {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -port {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -port {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -port {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -port {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -port {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -port {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -port {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-401 -attr oid 399 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-402 -attr oid 400 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-403 -attr oid 401 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-404 -attr oid 402 -attr vt d
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-405 -attr oid 403 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-406 -attr oid 404 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-407 -attr oid 405 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-408 -attr oid 406 -attr vt d
load net {twiddle:rsci.adra_d.core(0)} -attr vt d
load net {twiddle:rsci.adra_d.core(1)} -attr vt d
load net {twiddle:rsci.adra_d.core(2)} -attr vt d
load net {twiddle:rsci.adra_d.core(3)} -attr vt d
load net {twiddle:rsci.adra_d.core(4)} -attr vt d
load net {twiddle:rsci.adra_d.core(5)} -attr vt d
load net {twiddle:rsci.adra_d.core(6)} -attr vt d
load net {twiddle:rsci.adra_d.core(7)} -attr vt d
load net {twiddle:rsci.adra_d.core(8)} -attr vt d
load net {twiddle:rsci.adra_d.core(9)} -attr vt d
load net {twiddle:rsci.adra_d.core(10)} -attr vt d
load net {twiddle:rsci.adra_d.core(11)} -attr vt d
load net {twiddle:rsci.adra_d.core(12)} -attr vt d
load net {twiddle:rsci.adra_d.core(13)} -attr vt d
load net {twiddle:rsci.adra_d.core(14)} -attr vt d
load net {twiddle:rsci.adra_d.core(15)} -attr vt d
load net {twiddle:rsci.adra_d.core(16)} -attr vt d
load net {twiddle:rsci.adra_d.core(17)} -attr vt d
load net {twiddle:rsci.adra_d.core(18)} -attr vt d
load net {twiddle:rsci.adra_d.core(19)} -attr vt d
load net {twiddle:rsci.adra_d.core(20)} -attr vt d
load net {twiddle:rsci.adra_d.core(21)} -attr vt d
load net {twiddle:rsci.adra_d.core(22)} -attr vt d
load net {twiddle:rsci.adra_d.core(23)} -attr vt d
load net {twiddle:rsci.adra_d.core(24)} -attr vt d
load net {twiddle:rsci.adra_d.core(25)} -attr vt d
load net {twiddle:rsci.adra_d.core(26)} -attr vt d
load net {twiddle:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core} 28 {twiddle:rsci.adra_d.core(0)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-409 -attr oid 407 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core}
load net {twiddle:rsci.adra_d.core(0)} -port {twiddle:rsci.adra_d.core(0)} -attr vt d
load net {twiddle:rsci.adra_d.core(1)} -port {twiddle:rsci.adra_d.core(1)} -attr vt d
load net {twiddle:rsci.adra_d.core(2)} -port {twiddle:rsci.adra_d.core(2)} -attr vt d
load net {twiddle:rsci.adra_d.core(3)} -port {twiddle:rsci.adra_d.core(3)} -attr vt d
load net {twiddle:rsci.adra_d.core(4)} -port {twiddle:rsci.adra_d.core(4)} -attr vt d
load net {twiddle:rsci.adra_d.core(5)} -port {twiddle:rsci.adra_d.core(5)} -attr vt d
load net {twiddle:rsci.adra_d.core(6)} -port {twiddle:rsci.adra_d.core(6)} -attr vt d
load net {twiddle:rsci.adra_d.core(7)} -port {twiddle:rsci.adra_d.core(7)} -attr vt d
load net {twiddle:rsci.adra_d.core(8)} -port {twiddle:rsci.adra_d.core(8)} -attr vt d
load net {twiddle:rsci.adra_d.core(9)} -port {twiddle:rsci.adra_d.core(9)} -attr vt d
load net {twiddle:rsci.adra_d.core(10)} -port {twiddle:rsci.adra_d.core(10)} -attr vt d
load net {twiddle:rsci.adra_d.core(11)} -port {twiddle:rsci.adra_d.core(11)} -attr vt d
load net {twiddle:rsci.adra_d.core(12)} -port {twiddle:rsci.adra_d.core(12)} -attr vt d
load net {twiddle:rsci.adra_d.core(13)} -port {twiddle:rsci.adra_d.core(13)} -attr vt d
load net {twiddle:rsci.adra_d.core(14)} -port {twiddle:rsci.adra_d.core(14)} -attr vt d
load net {twiddle:rsci.adra_d.core(15)} -port {twiddle:rsci.adra_d.core(15)} -attr vt d
load net {twiddle:rsci.adra_d.core(16)} -port {twiddle:rsci.adra_d.core(16)} -attr vt d
load net {twiddle:rsci.adra_d.core(17)} -port {twiddle:rsci.adra_d.core(17)} -attr vt d
load net {twiddle:rsci.adra_d.core(18)} -port {twiddle:rsci.adra_d.core(18)} -attr vt d
load net {twiddle:rsci.adra_d.core(19)} -port {twiddle:rsci.adra_d.core(19)} -attr vt d
load net {twiddle:rsci.adra_d.core(20)} -port {twiddle:rsci.adra_d.core(20)} -attr vt d
load net {twiddle:rsci.adra_d.core(21)} -port {twiddle:rsci.adra_d.core(21)} -attr vt d
load net {twiddle:rsci.adra_d.core(22)} -port {twiddle:rsci.adra_d.core(22)} -attr vt d
load net {twiddle:rsci.adra_d.core(23)} -port {twiddle:rsci.adra_d.core(23)} -attr vt d
load net {twiddle:rsci.adra_d.core(24)} -port {twiddle:rsci.adra_d.core(24)} -attr vt d
load net {twiddle:rsci.adra_d.core(25)} -port {twiddle:rsci.adra_d.core(25)} -attr vt d
load net {twiddle:rsci.adra_d.core(26)} -port {twiddle:rsci.adra_d.core(26)} -attr vt d
load net {twiddle:rsci.adra_d.core(27)} -port {twiddle:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core} 28 {twiddle:rsci.adra_d.core(0)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-410 -attr oid 408 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core}
load net {twiddle:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt} 32 {twiddle:rsci.qa_d.mxwt(0)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-411 -attr oid 409 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(0)} -port {twiddle:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(1)} -port {twiddle:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(2)} -port {twiddle:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(3)} -port {twiddle:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(4)} -port {twiddle:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(5)} -port {twiddle:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(6)} -port {twiddle:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(7)} -port {twiddle:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(8)} -port {twiddle:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(9)} -port {twiddle:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(10)} -port {twiddle:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(11)} -port {twiddle:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(12)} -port {twiddle:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(13)} -port {twiddle:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(14)} -port {twiddle:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(15)} -port {twiddle:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(16)} -port {twiddle:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(17)} -port {twiddle:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(18)} -port {twiddle:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(19)} -port {twiddle:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(20)} -port {twiddle:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(21)} -port {twiddle:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(22)} -port {twiddle:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(23)} -port {twiddle:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(24)} -port {twiddle:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(25)} -port {twiddle:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(26)} -port {twiddle:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(27)} -port {twiddle:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(28)} -port {twiddle:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(29)} -port {twiddle:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(30)} -port {twiddle:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt:pconst(31)} -port {twiddle:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-412 -attr oid 410 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-413 -attr oid 411 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-414 -attr oid 412 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-415 -attr oid 413 -attr vt d
load net {twiddle:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-416 -attr oid 414 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-417 -attr oid 415 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-418 -attr oid 416 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-419 -attr oid 417 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-420 -attr oid 418 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load net {twiddle:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-421 -attr oid 419 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc.itm}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-422 -attr oid 420 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-423 -attr oid 421 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-424 -attr oid 422 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load net {twiddle:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-425 -attr oid 423 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-426 -attr oid 424 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-427 -attr oid 425 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-428 -attr oid 426 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load net {twiddle:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.adra_d.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.adra_d.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm}
load net {twiddle:rsci.qa_d.mxwt:pconst(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.qa_d.mxwt:pconst(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt:pconst}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-429 -attr oid 427 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-430 -attr oid 428 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-431 -attr oid 429 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-432 -attr oid 430 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-433 -attr oid 431 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-434 -attr oid 432 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {twiddle_h:rsci.biwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-435 -attr oid 433 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-436 -attr oid 434 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-437 -attr oid 435 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-438 -attr oid 436 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-439 -attr oid 437 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-440 -attr oid 438 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-441 -attr oid 439 -attr vt d
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-442 -attr oid 440 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-443 -attr oid 441 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-444 -attr oid 442 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-445 -attr oid 443 -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-446 -attr oid 444 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-447 -attr oid 445 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-448 -attr oid 446 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-449 -attr oid 447 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-450 -attr oid 448 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-451 -attr oid 449 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-452 -attr oid 450 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {COMP_LOOP:twiddle_help:and#7.itm} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {GND} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-453 -attr oid 451 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-454 -attr oid 452 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-455 -attr oid 453 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-456 -attr oid 454 -attr vt d
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-457 -attr oid 455 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load inst "COMP_LOOP:twiddle_help:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-458 -attr oid 456 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_help:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load inst "COMP_LOOP:twiddle_help:and#2" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-459 -attr oid 457 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load inst "COMP_LOOP:twiddle_help:not#2" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-460 -attr oid 458 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_help:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_help:not#2.itm} -pin  "COMP_LOOP:twiddle_help:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#2.itm}
load inst "COMP_LOOP:twiddle_help:and#7" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-461 -attr oid 459 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "COMP_LOOP:twiddle_help:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct)(0).itm}
load net {COMP_LOOP:twiddle_help:not#2.itm} -pin  "COMP_LOOP:twiddle_help:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#2.itm}
load net {twiddle_h:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_help:and#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_help:and#7.itm} -pin  "COMP_LOOP:twiddle_help:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#7.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-462 -attr oid 460 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-463 -attr oid 461 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-464 -attr oid 462 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-465 -attr oid 463 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d}
load portBus twiddle_h:rsci.adra_d.core(27:0) input 28 {twiddle_h:rsci.adra_d.core(27)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-466 -attr oid 464 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core}
load portBus twiddle_h:rsci.qa_d.mxwt(31:0) output 32 {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-467 -attr oid 465 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load port {twiddle_h:rsci.biwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-468 -attr oid 466 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-469 -attr oid 467 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.bfwt(31:0)} 32 {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-470 -attr oid 468 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-471 -attr oid 469 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-472 -attr oid 470 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-473 -attr oid 471 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-474 -attr oid 472 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-475 -attr oid 473 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-476 -attr oid 474 -attr vt d
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 14 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-477 -attr oid 475 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(0)} -port {twiddle_h:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(1)} -port {twiddle_h:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(2)} -port {twiddle_h:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(3)} -port {twiddle_h:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(4)} -port {twiddle_h:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(5)} -port {twiddle_h:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(6)} -port {twiddle_h:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(7)} -port {twiddle_h:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(8)} -port {twiddle_h:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(9)} -port {twiddle_h:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(10)} -port {twiddle_h:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(11)} -port {twiddle_h:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(12)} -port {twiddle_h:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core(13)} -port {twiddle_h:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-478 -attr oid 476 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(0)} -port {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -port {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -port {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -port {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -port {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -port {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -port {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -port {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -port {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -port {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -port {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -port {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -port {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -port {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -port {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -port {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -port {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -port {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -port {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -port {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -port {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -port {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -port {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -port {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -port {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -port {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -port {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -port {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -port {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -port {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -port {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -port {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -port {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -port {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -port {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -port {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -port {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -port {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -port {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -port {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -port {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -port {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -port {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -port {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -port {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -port {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -port {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -port {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -port {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -port {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -port {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -port {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -port {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -port {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -port {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -port {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -port {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -port {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -port {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -port {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -port {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -port {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -port {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -port {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-479 -attr oid 477 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.adra_d.core(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(23)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(24)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(25)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(26)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core} 28 {twiddle_h:rsci.adra_d.core(0)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-480 -attr oid 478 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core}
load net {twiddle_h:rsci.adra_d.core(0)} -port {twiddle_h:rsci.adra_d.core(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(1)} -port {twiddle_h:rsci.adra_d.core(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(2)} -port {twiddle_h:rsci.adra_d.core(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(3)} -port {twiddle_h:rsci.adra_d.core(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(4)} -port {twiddle_h:rsci.adra_d.core(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(5)} -port {twiddle_h:rsci.adra_d.core(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(6)} -port {twiddle_h:rsci.adra_d.core(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(7)} -port {twiddle_h:rsci.adra_d.core(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(8)} -port {twiddle_h:rsci.adra_d.core(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(9)} -port {twiddle_h:rsci.adra_d.core(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(10)} -port {twiddle_h:rsci.adra_d.core(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(11)} -port {twiddle_h:rsci.adra_d.core(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(12)} -port {twiddle_h:rsci.adra_d.core(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(13)} -port {twiddle_h:rsci.adra_d.core(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(14)} -port {twiddle_h:rsci.adra_d.core(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(15)} -port {twiddle_h:rsci.adra_d.core(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(16)} -port {twiddle_h:rsci.adra_d.core(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(17)} -port {twiddle_h:rsci.adra_d.core(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(18)} -port {twiddle_h:rsci.adra_d.core(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(19)} -port {twiddle_h:rsci.adra_d.core(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(20)} -port {twiddle_h:rsci.adra_d.core(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(21)} -port {twiddle_h:rsci.adra_d.core(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(22)} -port {twiddle_h:rsci.adra_d.core(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(23)} -port {twiddle_h:rsci.adra_d.core(23)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(24)} -port {twiddle_h:rsci.adra_d.core(24)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(25)} -port {twiddle_h:rsci.adra_d.core(25)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(26)} -port {twiddle_h:rsci.adra_d.core(26)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(27)} -port {twiddle_h:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core} 28 {twiddle_h:rsci.adra_d.core(0)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-481 -attr oid 479 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt} 32 {twiddle_h:rsci.qa_d.mxwt(0)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-482 -attr oid 480 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -port {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -port {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -port {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -port {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -port {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -port {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -port {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -port {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -port {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -port {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -port {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -port {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -port {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -port {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -port {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -port {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -port {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -port {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -port {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -port {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -port {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -port {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -port {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -port {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -port {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -port {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -port {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -port {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -port {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -port {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -port {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -port {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-483 -attr oid 481 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-484 -attr oid 482 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-485 -attr oid 483 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-486 -attr oid 484 -attr vt d
load inst "COMP_LOOP:twiddle_help:nor#1" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-487 -attr oid 485 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load inst "COMP_LOOP:twiddle_help:nor" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-488 -attr oid 486 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "COMP_LOOP:twiddle_help:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load inst "reg(twiddle_h:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-489 -attr oid 487 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "reg(twiddle_h:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load net {GND} -pin  "reg(twiddle_h:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle_h:rsci.bcwt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-490 -attr oid 488 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle_h:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load net {twiddle_h:rsci.bcwt} -pin  "reg(twiddle_h:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load inst "reg(twiddle_h:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-491 -attr oid 489 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qa_d(0)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(1)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(2)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(3)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(4)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(5)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(6)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(7)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(8)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(9)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(10)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(11)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(12)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(13)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(14)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(15)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(16)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(17)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(18)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(19)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(20)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(21)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(22)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(23)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(24)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(25)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(26)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(27)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(28)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(29)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(30)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(31)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-492 -attr oid 490 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {twiddle_h:rsci.biwt} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load inst "COMP_LOOP:twiddle_help:mux#3" "mux(2,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-493 -attr oid 491 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.qa_d(0)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(1)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(2)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(3)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(4)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(5)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(6)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(7)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(8)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(9)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(10)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(11)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(12)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(13)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(14)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(15)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(16)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(17)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(18)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(19)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(20)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(21)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(22)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(23)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(24)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(25)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(26)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(27)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(28)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(29)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(30)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(31)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-494 -attr oid 492 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-495 -attr oid 493 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-496 -attr oid 494 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-497 -attr oid 495 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-498 -attr oid 496 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-499 -attr oid 497 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-500 -attr oid 498 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-501 -attr oid 499 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load portBus twiddle_h:rsci.adra_d.core(27:0) input 28 {twiddle_h:rsci.adra_d.core(27)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-502 -attr oid 500 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core}
load portBus twiddle_h:rsci.qa_d.mxwt(31:0) output 32 {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-503 -attr oid 501 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-504 -attr oid 502 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-505 -attr oid 503 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-506 -attr oid 504 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {twiddle_h:rsci.biwt} output \
     port {twiddle_h:rsci.bdwt} output \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {twiddle_h:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} \
     portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} \
     portBus twiddle_h:rsci.adra_d.core(27:0) input 28 {twiddle_h:rsci.adra_d.core(27)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(0)} \
     portBus twiddle_h:rsci.qa_d.mxwt(31:0) output 32 {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} \
     port {twiddle_h:rsci.biwt} input \
     port {twiddle_h:rsci.bdwt} input \

load net {twiddle_h:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-507 -attr oid 505 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-508 -attr oid 506 -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-509 -attr oid 507 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt:pconst(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt:pconst} 32 {twiddle_h:rsci.qa_d.mxwt:pconst(0)} {twiddle_h:rsci.qa_d.mxwt:pconst(1)} {twiddle_h:rsci.qa_d.mxwt:pconst(2)} {twiddle_h:rsci.qa_d.mxwt:pconst(3)} {twiddle_h:rsci.qa_d.mxwt:pconst(4)} {twiddle_h:rsci.qa_d.mxwt:pconst(5)} {twiddle_h:rsci.qa_d.mxwt:pconst(6)} {twiddle_h:rsci.qa_d.mxwt:pconst(7)} {twiddle_h:rsci.qa_d.mxwt:pconst(8)} {twiddle_h:rsci.qa_d.mxwt:pconst(9)} {twiddle_h:rsci.qa_d.mxwt:pconst(10)} {twiddle_h:rsci.qa_d.mxwt:pconst(11)} {twiddle_h:rsci.qa_d.mxwt:pconst(12)} {twiddle_h:rsci.qa_d.mxwt:pconst(13)} {twiddle_h:rsci.qa_d.mxwt:pconst(14)} {twiddle_h:rsci.qa_d.mxwt:pconst(15)} {twiddle_h:rsci.qa_d.mxwt:pconst(16)} {twiddle_h:rsci.qa_d.mxwt:pconst(17)} {twiddle_h:rsci.qa_d.mxwt:pconst(18)} {twiddle_h:rsci.qa_d.mxwt:pconst(19)} {twiddle_h:rsci.qa_d.mxwt:pconst(20)} {twiddle_h:rsci.qa_d.mxwt:pconst(21)} {twiddle_h:rsci.qa_d.mxwt:pconst(22)} {twiddle_h:rsci.qa_d.mxwt:pconst(23)} {twiddle_h:rsci.qa_d.mxwt:pconst(24)} {twiddle_h:rsci.qa_d.mxwt:pconst(25)} {twiddle_h:rsci.qa_d.mxwt:pconst(26)} {twiddle_h:rsci.qa_d.mxwt:pconst(27)} {twiddle_h:rsci.qa_d.mxwt:pconst(28)} {twiddle_h:rsci.qa_d.mxwt:pconst(29)} {twiddle_h:rsci.qa_d.mxwt:pconst(30)} {twiddle_h:rsci.qa_d.mxwt:pconst(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-510 -attr oid 508 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.reg} 14 {twiddle_h:rsci.adra_d.reg(0)} {twiddle_h:rsci.adra_d.reg(1)} {twiddle_h:rsci.adra_d.reg(2)} {twiddle_h:rsci.adra_d.reg(3)} {twiddle_h:rsci.adra_d.reg(4)} {twiddle_h:rsci.adra_d.reg(5)} {twiddle_h:rsci.adra_d.reg(6)} {twiddle_h:rsci.adra_d.reg(7)} {twiddle_h:rsci.adra_d.reg(8)} {twiddle_h:rsci.adra_d.reg(9)} {twiddle_h:rsci.adra_d.reg(10)} {twiddle_h:rsci.adra_d.reg(11)} {twiddle_h:rsci.adra_d.reg(12)} {twiddle_h:rsci.adra_d.reg(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-511 -attr oid 509 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {COMP_LOOP:twiddle_help:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc.itm} 2 {COMP_LOOP:twiddle_help:conc.itm(0)} {COMP_LOOP:twiddle_help:conc.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-512 -attr oid 510 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc.itm}
load net {COMP_LOOP:twiddle_help:conc#5.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#5.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#5.itm} 28 {COMP_LOOP:twiddle_help:conc#5.itm(0)} {COMP_LOOP:twiddle_help:conc#5.itm(1)} {COMP_LOOP:twiddle_help:conc#5.itm(2)} {COMP_LOOP:twiddle_help:conc#5.itm(3)} {COMP_LOOP:twiddle_help:conc#5.itm(4)} {COMP_LOOP:twiddle_help:conc#5.itm(5)} {COMP_LOOP:twiddle_help:conc#5.itm(6)} {COMP_LOOP:twiddle_help:conc#5.itm(7)} {COMP_LOOP:twiddle_help:conc#5.itm(8)} {COMP_LOOP:twiddle_help:conc#5.itm(9)} {COMP_LOOP:twiddle_help:conc#5.itm(10)} {COMP_LOOP:twiddle_help:conc#5.itm(11)} {COMP_LOOP:twiddle_help:conc#5.itm(12)} {COMP_LOOP:twiddle_help:conc#5.itm(13)} {COMP_LOOP:twiddle_help:conc#5.itm(14)} {COMP_LOOP:twiddle_help:conc#5.itm(15)} {COMP_LOOP:twiddle_help:conc#5.itm(16)} {COMP_LOOP:twiddle_help:conc#5.itm(17)} {COMP_LOOP:twiddle_help:conc#5.itm(18)} {COMP_LOOP:twiddle_help:conc#5.itm(19)} {COMP_LOOP:twiddle_help:conc#5.itm(20)} {COMP_LOOP:twiddle_help:conc#5.itm(21)} {COMP_LOOP:twiddle_help:conc#5.itm(22)} {COMP_LOOP:twiddle_help:conc#5.itm(23)} {COMP_LOOP:twiddle_help:conc#5.itm(24)} {COMP_LOOP:twiddle_help:conc#5.itm(25)} {COMP_LOOP:twiddle_help:conc#5.itm(26)} {COMP_LOOP:twiddle_help:conc#5.itm(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-513 -attr oid 511 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm} 14 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-514 -attr oid 512 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm}
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-515 -attr oid 513 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-516 -attr oid 514 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-517 -attr oid 515 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-518 -attr oid 516 -attr vt d
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 14 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-519 -attr oid 517 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(0)} -port {twiddle_h:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(1)} -port {twiddle_h:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(2)} -port {twiddle_h:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(3)} -port {twiddle_h:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(4)} -port {twiddle_h:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(5)} -port {twiddle_h:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(6)} -port {twiddle_h:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(7)} -port {twiddle_h:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(8)} -port {twiddle_h:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(9)} -port {twiddle_h:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(10)} -port {twiddle_h:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(11)} -port {twiddle_h:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(12)} -port {twiddle_h:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(13)} -port {twiddle_h:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-520 -attr oid 518 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(0)} -port {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -port {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -port {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -port {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -port {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -port {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -port {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -port {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -port {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -port {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -port {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -port {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -port {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -port {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -port {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -port {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -port {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -port {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -port {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -port {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -port {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -port {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -port {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -port {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -port {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -port {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -port {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -port {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -port {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -port {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -port {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -port {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -port {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -port {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -port {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -port {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -port {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -port {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -port {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -port {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -port {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -port {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -port {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -port {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -port {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -port {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -port {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -port {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -port {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -port {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -port {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -port {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -port {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -port {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -port {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -port {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -port {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -port {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -port {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -port {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -port {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -port {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -port {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -port {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-521 -attr oid 519 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-522 -attr oid 520 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-523 -attr oid 521 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-524 -attr oid 522 -attr vt d
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-525 -attr oid 523 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-526 -attr oid 524 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-527 -attr oid 525 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-528 -attr oid 526 -attr vt d
load net {twiddle_h:rsci.adra_d.core(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(23)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(24)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(25)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(26)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core} 28 {twiddle_h:rsci.adra_d.core(0)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-529 -attr oid 527 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core}
load net {twiddle_h:rsci.adra_d.core(0)} -port {twiddle_h:rsci.adra_d.core(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(1)} -port {twiddle_h:rsci.adra_d.core(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(2)} -port {twiddle_h:rsci.adra_d.core(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(3)} -port {twiddle_h:rsci.adra_d.core(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(4)} -port {twiddle_h:rsci.adra_d.core(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(5)} -port {twiddle_h:rsci.adra_d.core(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(6)} -port {twiddle_h:rsci.adra_d.core(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(7)} -port {twiddle_h:rsci.adra_d.core(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(8)} -port {twiddle_h:rsci.adra_d.core(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(9)} -port {twiddle_h:rsci.adra_d.core(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(10)} -port {twiddle_h:rsci.adra_d.core(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(11)} -port {twiddle_h:rsci.adra_d.core(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(12)} -port {twiddle_h:rsci.adra_d.core(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(13)} -port {twiddle_h:rsci.adra_d.core(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(14)} -port {twiddle_h:rsci.adra_d.core(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(15)} -port {twiddle_h:rsci.adra_d.core(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(16)} -port {twiddle_h:rsci.adra_d.core(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(17)} -port {twiddle_h:rsci.adra_d.core(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(18)} -port {twiddle_h:rsci.adra_d.core(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(19)} -port {twiddle_h:rsci.adra_d.core(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(20)} -port {twiddle_h:rsci.adra_d.core(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(21)} -port {twiddle_h:rsci.adra_d.core(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(22)} -port {twiddle_h:rsci.adra_d.core(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(23)} -port {twiddle_h:rsci.adra_d.core(23)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(24)} -port {twiddle_h:rsci.adra_d.core(24)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(25)} -port {twiddle_h:rsci.adra_d.core(25)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(26)} -port {twiddle_h:rsci.adra_d.core(26)} -attr vt d
load net {twiddle_h:rsci.adra_d.core(27)} -port {twiddle_h:rsci.adra_d.core(27)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core} 28 {twiddle_h:rsci.adra_d.core(0)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-530 -attr oid 528 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt} 32 {twiddle_h:rsci.qa_d.mxwt(0)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-531 -attr oid 529 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(0)} -port {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(1)} -port {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(2)} -port {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(3)} -port {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(4)} -port {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(5)} -port {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(6)} -port {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(7)} -port {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(8)} -port {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(9)} -port {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(10)} -port {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(11)} -port {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(12)} -port {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(13)} -port {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(14)} -port {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(15)} -port {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(16)} -port {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(17)} -port {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(18)} -port {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(19)} -port {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(20)} -port {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(21)} -port {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(22)} -port {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(23)} -port {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(24)} -port {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(25)} -port {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(26)} -port {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(27)} -port {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(28)} -port {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(29)} -port {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(30)} -port {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(31)} -port {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-532 -attr oid 530 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-533 -attr oid 531 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-534 -attr oid 532 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-535 -attr oid 533 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-536 -attr oid 534 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-537 -attr oid 535 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-538 -attr oid 536 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-539 -attr oid 537 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-540 -attr oid 538 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load net {twiddle_h:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-541 -attr oid 539 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc.itm}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-542 -attr oid 540 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-543 -attr oid 541 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-544 -attr oid 542 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load net {twiddle_h:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-545 -attr oid 543 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-546 -attr oid 544 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-547 -attr oid 545 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-548 -attr oid 546 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load net {twiddle_h:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.adra_d.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.adra_d.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.qa_d.mxwt:pconst(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt:pconst}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-549 -attr oid 547 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-550 -attr oid 548 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-551 -attr oid 549 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-552 -attr oid 550 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-553 -attr oid 551 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-554 -attr oid 552 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-555 -attr oid 553 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-556 -attr oid 554 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-557 -attr oid 555 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-558 -attr oid 556 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-559 -attr oid 557 -attr vt d
load net {complete:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-560 -attr oid 558 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-561 -attr oid 559 -attr vt d
load net {complete:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-562 -attr oid 560 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-563 -attr oid 561 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-564 -attr oid 562 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-565 -attr oid 563 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-566 -attr oid 564 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-567 -attr oid 565 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-568 -attr oid 566 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-569 -attr oid 567 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-570 -attr oid 568 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-571 -attr oid 569 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-572 -attr oid 570 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-573 -attr oid 571 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-574 -attr oid 572 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-575 -attr oid 573 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-576 -attr oid 574 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-577 -attr oid 575 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-578 -attr oid 576 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-579 -attr oid 577 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-580 -attr oid 578 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-581 -attr oid 579 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-582 -attr oid 580 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-583 -attr oid 581 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-584 -attr oid 582 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-585 -attr oid 583 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-586 -attr oid 584 -attr vt d
load net {complete:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-587 -attr oid 585 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-588 -attr oid 586 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-589 -attr oid 587 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-590 -attr oid 588 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-591 -attr oid 589 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-592 -attr oid 590 -attr vt d
load net {complete:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-593 -attr oid 591 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-594 -attr oid 592 -attr vt d
load net {complete:rsci.bcwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-595 -attr oid 593 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-596 -attr oid 594 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-597 -attr oid 595 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-598 -attr oid 596 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-599 -attr oid 597 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/0#1}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-600 -attr oid 598 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-601 -attr oid 599 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-602 -attr oid 600 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" \
 -symlib {b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-23 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v4} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-603 -attr oid 601 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-604 -attr oid 602 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-605 -attr oid 603 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-606 -attr oid 604 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-607 -attr oid 605 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-608 -attr oid 606 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-609 -attr oid 607 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-610 -attr oid 608 -attr vt d
load net {complete:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-611 -attr oid 609 -attr vt d
load net {complete:rsci.bcwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-612 -attr oid 610 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-613 -attr oid 611 -attr vt d
load net {complete:rsci.irdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-614 -attr oid 612 -attr vt d
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-615 -attr oid 613 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-616 -attr oid 614 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-617 -attr oid 615 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-618 -attr oid 616 -attr vt d
load net {complete:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-619 -attr oid 617 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-620 -attr oid 618 -attr vt d
load net {complete:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-621 -attr oid 619 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-622 -attr oid 620 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-623 -attr oid 621 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-624 -attr oid 622 -attr vt d
load net {complete:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-625 -attr oid 623 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-626 -attr oid 624 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-627 -attr oid 625 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-628 -attr oid 626 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-629 -attr oid 627 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-630 -attr oid 628 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-631 -attr oid 629 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-632 -attr oid 630 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-633 -attr oid 631 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-634 -attr oid 632 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-635 -attr oid 633 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-636 -attr oid 634 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-637 -attr oid 635 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst} -attr area 3.001000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-638 -attr oid 636 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-639 -attr oid 637 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-640 -attr oid 638 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-641 -attr oid 639 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-642 -attr oid 640 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-643 -attr oid 641 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-644 -attr oid 642 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-645 -attr oid 643 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(18)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-646 -attr oid 644 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-647 -attr oid 645 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-648 -attr oid 646 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-649 -attr oid 647 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-650 -attr oid 648 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-651 -attr oid 649 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load port {vec:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-652 -attr oid 650 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-653 -attr oid 651 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-654 -attr oid 652 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-655 -attr oid 653 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-656 -attr oid 654 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-657 -attr oid 655 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -port {vec:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-658 -attr oid 656 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-659 -attr oid 657 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "vec:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load net {vec:not.itm} -pin  "vec:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load inst "vec:and#3" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-660 -attr oid 658 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsc.triosy:obj.iswt0} -pin  "vec:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load net {vec:not.itm} -pin  "vec:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" \
 -symlib {b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-24 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v4} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-662 -attr oid 659 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-663 -attr oid 660 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-664 -attr oid 661 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \
     port {vec:rsc.triosy:obj.ld.core.sct} output \

load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-665 -attr oid 662 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-666 -attr oid 663 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-667 -attr oid 664 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-668 -attr oid 665 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-669 -attr oid 666 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-670 -attr oid 667 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-671 -attr oid 668 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-672 -attr oid 669 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-673 -attr oid 670 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load net {vec:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-674 -attr oid 671 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-675 -attr oid 672 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-676 -attr oid 673 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:rsc.triosy:obj" {ld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-677 -attr oid 674 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load net {vec:rsc.triosy.lz} -pin  "vec:rsc.triosy:obj" {lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-678 -attr oid 675 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-679 -attr oid 676 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-680 -attr oid 677 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load port {p:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-681 -attr oid 678 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-682 -attr oid 679 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-683 -attr oid 680 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-684 -attr oid 681 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-685 -attr oid 682 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-686 -attr oid 683 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -port {p:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-687 -attr oid 684 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load inst "p:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-688 -attr oid 685 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "p:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load net {p:not.itm} -pin  "p:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load inst "p:and#3" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-689 -attr oid 686 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {p:rsc.triosy:obj.iswt0} -pin  "p:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load net {p:not.itm} -pin  "p:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" \
 -symlib {b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-24 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v4} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-690 -attr oid 687 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-691 -attr oid 688 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-692 -attr oid 689 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \
     port {p:rsc.triosy:obj.ld.core.sct} output \

load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-693 -attr oid 690 -attr vt d
load net {p:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-694 -attr oid 691 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-695 -attr oid 692 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-696 -attr oid 693 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-697 -attr oid 694 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-698 -attr oid 695 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-699 -attr oid 696 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-700 -attr oid 697 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-701 -attr oid 698 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load net {p:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-702 -attr oid 699 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-703 -attr oid 700 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load inst "p:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-704 -attr oid 701 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:rsc.triosy:obj" {ld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-705 -attr oid 702 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load net {p:rsc.triosy.lz} -pin  "p:rsc.triosy:obj" {lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-706 -attr oid 703 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-707 -attr oid 704 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-708 -attr oid 705 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load port {r:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-709 -attr oid 706 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-710 -attr oid 707 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-711 -attr oid 708 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-712 -attr oid 709 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-713 -attr oid 710 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-714 -attr oid 711 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -port {r:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-715 -attr oid 712 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load inst "r:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-716 -attr oid 713 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "r:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load net {r:not.itm} -pin  "r:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load inst "r:and#3" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-717 -attr oid 714 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {r:rsc.triosy:obj.iswt0} -pin  "r:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load net {r:not.itm} -pin  "r:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" \
 -symlib {b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-24 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v4} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-718 -attr oid 715 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-719 -attr oid 716 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-720 -attr oid 717 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \
     port {r:rsc.triosy:obj.ld.core.sct} output \

load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-721 -attr oid 718 -attr vt d
load net {r:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-722 -attr oid 719 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-723 -attr oid 720 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-724 -attr oid 721 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-725 -attr oid 722 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-726 -attr oid 723 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-727 -attr oid 724 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-728 -attr oid 725 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-729 -attr oid 726 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load net {r:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-730 -attr oid 727 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-731 -attr oid 728 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load inst "r:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-732 -attr oid 729 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:rsc.triosy:obj" {ld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-733 -attr oid 730 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load net {r:rsc.triosy.lz} -pin  "r:rsc.triosy:obj" {lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-734 -attr oid 731 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-735 -attr oid 732 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-736 -attr oid 733 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load port {twiddle:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-737 -attr oid 734 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-738 -attr oid 735 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-739 -attr oid 736 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-740 -attr oid 737 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-741 -attr oid 738 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-742 -attr oid 739 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -port {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-743 -attr oid 740 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-744 -attr oid 741 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle:not.itm} -pin  "twiddle:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load inst "twiddle:and#3" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-745 -attr oid 742 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "twiddle:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:not.itm} -pin  "twiddle:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" \
 -symlib {b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-24 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v4} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-746 -attr oid 743 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-747 -attr oid 744 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-748 -attr oid 745 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \
     port {twiddle:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-749 -attr oid 746 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-750 -attr oid 747 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-751 -attr oid 748 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-752 -attr oid 749 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-753 -attr oid 750 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-754 -attr oid 751 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-755 -attr oid 752 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-756 -attr oid 753 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-757 -attr oid 754 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-758 -attr oid 755 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-759 -attr oid 756 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-760 -attr oid 757 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:rsc.triosy:obj" {ld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-761 -attr oid 758 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load net {twiddle:rsc.triosy.lz} -pin  "twiddle:rsc.triosy:obj" {lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-762 -attr oid 759 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-763 -attr oid 760 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-764 -attr oid 761 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load port {twiddle_h:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-765 -attr oid 762 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-766 -attr oid 763 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-767 -attr oid 764 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-768 -attr oid 765 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-769 -attr oid 766 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-770 -attr oid 767 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -port {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-771 -attr oid 768 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-772 -attr oid 769 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle_h:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle_h:not.itm} -pin  "twiddle_h:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load inst "twiddle_h:and#3" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-773 -attr oid 770 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "twiddle_h:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:not.itm} -pin  "twiddle_h:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" \
 -symlib {b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-24 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v4} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-774 -attr oid 771 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-775 -attr oid 772 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-776 -attr oid 773 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \
     port {twiddle_h:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-777 -attr oid 774 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-778 -attr oid 775 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-779 -attr oid 776 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-780 -attr oid 777 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-781 -attr oid 778 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-782 -attr oid 779 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-783 -attr oid 780 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-784 -attr oid 781 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-785 -attr oid 782 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-786 -attr oid 783 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-787 -attr oid 784 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-788 -attr oid 785 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:rsc.triosy:obj" {ld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-789 -attr oid 786 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load net {twiddle_h:rsc.triosy.lz} -pin  "twiddle_h:rsc.triosy:obj" {lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-790 -attr oid 787 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-791 -attr oid 788 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-792 -attr oid 789 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load port {core.wten} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-793 -attr oid 790 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-794 -attr oid 791 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load port {core.wten.pff} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-795 -attr oid 792 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-796 -attr oid 793 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-797 -attr oid 794 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-798 -attr oid 795 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-799 -attr oid 796 -attr vt d
load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-800 -attr oid 797 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-801 -attr oid 798 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load net {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-802 -attr oid 799 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-803 -attr oid 800 -attr vt d
load net {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-804 -attr oid 801 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-805 -attr oid 802 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-806 -attr oid 803 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-807 -attr oid 804 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not#1.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/0#1}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-808 -attr oid 805 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.reg}
load inst "not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-809 -attr oid 806 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {core.wten.pff} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-810 -attr oid 807 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-811 -attr oid 808 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/rst}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-812 -attr oid 809 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/complete:rsci.wen_comp}
load portBus fsm_output(6:0) output 7 {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-813 -attr oid 810 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/main.C#0_tr0}
load port {COMP_LOOP-1:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-1:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#2_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#2_tr0}
load port {COMP_LOOP-2:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-2:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#3_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#3_tr0}
load port {COMP_LOOP-3:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-3:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#4_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#4_tr0}
load port {COMP_LOOP-4:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-4:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#5_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#5_tr0}
load port {COMP_LOOP-5:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-5:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#6_tr0}
load port {COMP_LOOP-6:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-6:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#7_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#7_tr0}
load port {COMP_LOOP-7:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-7:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#8_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#8_tr0}
load port {COMP_LOOP-8:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-8:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#9_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#9_tr0}
load port {STAGE_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/STAGE_LOOP.C#1_tr0}
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-814 -attr oid 811 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-815 -attr oid 812
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-816 -attr oid 813 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-817 -attr oid 814
load net {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-818 -attr oid 815 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-819 -attr oid 816
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load netBundle {fsm_output} 7 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-820 -attr oid 817 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-1:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#2_tr0} -attr vt d
load net {COMP_LOOP.C#2_tr0} -port {COMP_LOOP.C#2_tr0}
load net {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-2:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#3_tr0} -attr vt d
load net {COMP_LOOP.C#3_tr0} -port {COMP_LOOP.C#3_tr0}
load net {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-3:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#4_tr0} -attr vt d
load net {COMP_LOOP.C#4_tr0} -port {COMP_LOOP.C#4_tr0}
load net {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-4:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#5_tr0} -attr vt d
load net {COMP_LOOP.C#5_tr0} -port {COMP_LOOP.C#5_tr0}
load net {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-5:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP.C#6_tr0} -port {COMP_LOOP.C#6_tr0}
load net {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-6:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#7_tr0} -attr vt d
load net {COMP_LOOP.C#7_tr0} -port {COMP_LOOP.C#7_tr0}
load net {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-7:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#8_tr0} -attr vt d
load net {COMP_LOOP.C#8_tr0} -port {COMP_LOOP.C#8_tr0}
load net {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-8:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#9_tr0} -attr vt d
load net {COMP_LOOP.C#9_tr0} -port {COMP_LOOP.C#9_tr0}
load net {STAGE_LOOP.C#1_tr0} -attr vt d
load net {STAGE_LOOP.C#1_tr0} -port {STAGE_LOOP.C#1_tr0}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core" "orig" \
 -symlib {b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-23 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v4} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-821 -attr oid 818 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-822 -attr oid 819 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-823 -attr oid 820 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-824 -attr oid 821 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-825 -attr oid 822 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-826 -attr oid 823 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-827 -attr oid 824 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-828 -attr oid 825 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-829 -attr oid 826 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-830 -attr oid 827 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-831 -attr oid 828 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-832 -attr oid 829 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load portBus vec:rsci.adra_d(27:0) output 28 {vec:rsci.adra_d(27)} {vec:rsci.adra_d(26)} {vec:rsci.adra_d(25)} {vec:rsci.adra_d(24)} {vec:rsci.adra_d(23)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-833 -attr oid 830 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-834 -attr oid 831 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-835 -attr oid 832 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-836 -attr oid 833 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-837 -attr oid 834 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-838 -attr oid 835 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-839 -attr oid 836 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-840 -attr oid 837 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-841 -attr oid 838 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-842 -attr oid 839 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-843 -attr oid 840 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-844 -attr oid 841 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" EXT boxcolor 0 \
     portBus dat input 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "cluster.mult_a1e233277d0d5c0cfe721a9995382bef70e4()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus x_rsc_dat(31:0) input 32 {x_rsc_dat(31)} {x_rsc_dat(30)} {x_rsc_dat(29)} {x_rsc_dat(28)} {x_rsc_dat(27)} {x_rsc_dat(26)} {x_rsc_dat(25)} {x_rsc_dat(24)} {x_rsc_dat(23)} {x_rsc_dat(22)} {x_rsc_dat(21)} {x_rsc_dat(20)} {x_rsc_dat(19)} {x_rsc_dat(18)} {x_rsc_dat(17)} {x_rsc_dat(16)} {x_rsc_dat(15)} {x_rsc_dat(14)} {x_rsc_dat(13)} {x_rsc_dat(12)} {x_rsc_dat(11)} {x_rsc_dat(10)} {x_rsc_dat(9)} {x_rsc_dat(8)} {x_rsc_dat(7)} {x_rsc_dat(6)} {x_rsc_dat(5)} {x_rsc_dat(4)} {x_rsc_dat(3)} {x_rsc_dat(2)} {x_rsc_dat(1)} {x_rsc_dat(0)} \
     portBus y_rsc_dat(31:0) input 32 {y_rsc_dat(31)} {y_rsc_dat(30)} {y_rsc_dat(29)} {y_rsc_dat(28)} {y_rsc_dat(27)} {y_rsc_dat(26)} {y_rsc_dat(25)} {y_rsc_dat(24)} {y_rsc_dat(23)} {y_rsc_dat(22)} {y_rsc_dat(21)} {y_rsc_dat(20)} {y_rsc_dat(19)} {y_rsc_dat(18)} {y_rsc_dat(17)} {y_rsc_dat(16)} {y_rsc_dat(15)} {y_rsc_dat(14)} {y_rsc_dat(13)} {y_rsc_dat(12)} {y_rsc_dat(11)} {y_rsc_dat(10)} {y_rsc_dat(9)} {y_rsc_dat(8)} {y_rsc_dat(7)} {y_rsc_dat(6)} {y_rsc_dat(5)} {y_rsc_dat(4)} {y_rsc_dat(3)} {y_rsc_dat(2)} {y_rsc_dat(1)} {y_rsc_dat(0)} \
     portBus y_rsc_dat_1(31:0) input 32 {y_rsc_dat_1(31)} {y_rsc_dat_1(30)} {y_rsc_dat_1(29)} {y_rsc_dat_1(28)} {y_rsc_dat_1(27)} {y_rsc_dat_1(26)} {y_rsc_dat_1(25)} {y_rsc_dat_1(24)} {y_rsc_dat_1(23)} {y_rsc_dat_1(22)} {y_rsc_dat_1(21)} {y_rsc_dat_1(20)} {y_rsc_dat_1(19)} {y_rsc_dat_1(18)} {y_rsc_dat_1(17)} {y_rsc_dat_1(16)} {y_rsc_dat_1(15)} {y_rsc_dat_1(14)} {y_rsc_dat_1(13)} {y_rsc_dat_1(12)} {y_rsc_dat_1(11)} {y_rsc_dat_1(10)} {y_rsc_dat_1(9)} {y_rsc_dat_1(8)} {y_rsc_dat_1(7)} {y_rsc_dat_1(6)} {y_rsc_dat_1(5)} {y_rsc_dat_1(4)} {y_rsc_dat_1(3)} {y_rsc_dat_1(2)} {y_rsc_dat_1(1)} {y_rsc_dat_1(0)} \
     portBus p_rsc_dat(31:0) input 32 {p_rsc_dat(31)} {p_rsc_dat(30)} {p_rsc_dat(29)} {p_rsc_dat(28)} {p_rsc_dat(27)} {p_rsc_dat(26)} {p_rsc_dat(25)} {p_rsc_dat(24)} {p_rsc_dat(23)} {p_rsc_dat(22)} {p_rsc_dat(21)} {p_rsc_dat(20)} {p_rsc_dat(19)} {p_rsc_dat(18)} {p_rsc_dat(17)} {p_rsc_dat(16)} {p_rsc_dat(15)} {p_rsc_dat(14)} {p_rsc_dat(13)} {p_rsc_dat(12)} {p_rsc_dat(11)} {p_rsc_dat(10)} {p_rsc_dat(9)} {p_rsc_dat(8)} {p_rsc_dat(7)} {p_rsc_dat(6)} {p_rsc_dat(5)} {p_rsc_dat(4)} {p_rsc_dat(3)} {p_rsc_dat(2)} {p_rsc_dat(1)} {p_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_sub_221cc38820a0941d4772a0cf032267436375()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,14)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,13)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(12:0) output 13 {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,15)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(14:0) output 15 {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(10:0) input 11 {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(10:0) input 11 {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(11:0) output 12 {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,1,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(3:0) input 4 {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(0:0) input 1 {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(3:0) output 4 {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(15,0,14,0,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(14:0) input 15 {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(13:0) input 14 {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(14:0) output 15 {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,13,0,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(12:0) input 13 {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(12:0) input 13 {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(12:0) output 13 {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(13:0) input 14 {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(13:0) input 14 {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(31:0) output 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(14,0,14,0,14)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(13:0) input 14 {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(13:0) input 14 {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {ensig.cgo_iro} input \
     port {ensig.cgo_iro#1} input \
     port {core.wen} input \
     port {ensig.cgo} input \
     port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} output \
     port {ensig.cgo#1} input \
     port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} \
     portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     portBus twiddle:rsci.adra_d.core(27:0) input 28 {twiddle:rsci.adra_d.core(27)} {twiddle:rsci.adra_d.core(26)} {twiddle:rsci.adra_d.core(25)} {twiddle:rsci.adra_d.core(24)} {twiddle:rsci.adra_d.core(23)} {twiddle:rsci.adra_d.core(22)} {twiddle:rsci.adra_d.core(21)} {twiddle:rsci.adra_d.core(20)} {twiddle:rsci.adra_d.core(19)} {twiddle:rsci.adra_d.core(18)} {twiddle:rsci.adra_d.core(17)} {twiddle:rsci.adra_d.core(16)} {twiddle:rsci.adra_d.core(15)} {twiddle:rsci.adra_d.core(14)} {twiddle:rsci.adra_d.core(13)} {twiddle:rsci.adra_d.core(12)} {twiddle:rsci.adra_d.core(11)} {twiddle:rsci.adra_d.core(10)} {twiddle:rsci.adra_d.core(9)} {twiddle:rsci.adra_d.core(8)} {twiddle:rsci.adra_d.core(7)} {twiddle:rsci.adra_d.core(6)} {twiddle:rsci.adra_d.core(5)} {twiddle:rsci.adra_d.core(4)} {twiddle:rsci.adra_d.core(3)} {twiddle:rsci.adra_d.core(2)} {twiddle:rsci.adra_d.core(1)} {twiddle:rsci.adra_d.core(0)} \
     portBus twiddle:rsci.qa_d.mxwt(31:0) output 32 {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {twiddle:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} \
     portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     portBus twiddle_h:rsci.adra_d.core(27:0) input 28 {twiddle_h:rsci.adra_d.core(27)} {twiddle_h:rsci.adra_d.core(26)} {twiddle_h:rsci.adra_d.core(25)} {twiddle_h:rsci.adra_d.core(24)} {twiddle_h:rsci.adra_d.core(23)} {twiddle_h:rsci.adra_d.core(22)} {twiddle_h:rsci.adra_d.core(21)} {twiddle_h:rsci.adra_d.core(20)} {twiddle_h:rsci.adra_d.core(19)} {twiddle_h:rsci.adra_d.core(18)} {twiddle_h:rsci.adra_d.core(17)} {twiddle_h:rsci.adra_d.core(16)} {twiddle_h:rsci.adra_d.core(15)} {twiddle_h:rsci.adra_d.core(14)} {twiddle_h:rsci.adra_d.core(13)} {twiddle_h:rsci.adra_d.core(12)} {twiddle_h:rsci.adra_d.core(11)} {twiddle_h:rsci.adra_d.core(10)} {twiddle_h:rsci.adra_d.core(9)} {twiddle_h:rsci.adra_d.core(8)} {twiddle_h:rsci.adra_d.core(7)} {twiddle_h:rsci.adra_d.core(6)} {twiddle_h:rsci.adra_d.core(5)} {twiddle_h:rsci.adra_d.core(4)} {twiddle_h:rsci.adra_d.core(3)} {twiddle_h:rsci.adra_d.core(2)} {twiddle_h:rsci.adra_d.core(1)} {twiddle_h:rsci.adra_d.core(0)} \
     portBus twiddle_h:rsci.qa_d.mxwt(31:0) output 32 {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {twiddle_h:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {vec:rsc.triosy.lz} output \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {p:rsc.triosy.lz} output \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {r:rsc.triosy.lz} output \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle_h:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wten} output \
     port {complete:rsci.wen_comp} input \
     port {core.wten.pff} output \

load symbol "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.wen_comp} input \
     portBus fsm_output(6:0) output 7 {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {COMP_LOOP-1:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#2_tr0} input \
     port {COMP_LOOP-2:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#3_tr0} input \
     port {COMP_LOOP-3:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#4_tr0} input \
     port {COMP_LOOP-4:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#5_tr0} input \
     port {COMP_LOOP-5:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#6_tr0} input \
     port {COMP_LOOP-6:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#7_tr0} input \
     port {COMP_LOOP-7:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#8_tr0} input \
     port {COMP_LOOP-8:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#9_tr0} input \
     port {STAGE_LOOP.C#1_tr0} input \

load symbol "nor(6,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(5,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mul(11,-1,11,-1,11)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(10:0) input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(10:0) input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(10:0) input 11 {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(10:0) input 11 {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "xor(2,1)" "INTERFACE" XOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(5,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(15,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(14:0) input 15 {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(14:0) output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,11)" "INTERFACE" AND boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(11,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,14)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(13:0) input 14 {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(13:0) input 14 {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,14)" "INTERFACE" AND boxcolor 0 \
     portBus A0(13:0) input 14 {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(13:0) input 14 {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(6,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(14,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(13:0) input 14 {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(15,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(14:0) input 15 {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(14:0) input 15 {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(14:0) output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(8,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,12)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(5,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,13)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(12:0) input 13 {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(12:0) input 13 {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(12:0) input 13 {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "xnor(2,1)" "INTERFACE" XNOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(13,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(12:0) input 13 {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,12)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(11:0) input 12 {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(11:0) input 12 {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(8,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(10:0) input 11 {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(10:0) input 11 {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(10:0) input 11 {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(10:0) input 11 {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(10:0) input 11 {A6(10)} {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(10:0) input 11 {A7(10)} {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(6,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(5,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,4)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,11)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(14)" "INTERFACE" INV boxcolor 0 \
     portBus A(13:0) input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(11)" "INTERFACE" INV boxcolor 0 \
     portBus A(10:0) input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(12)" "INTERFACE" INV boxcolor 0 \
     portBus A(11:0) input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(9:0) input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "nor(2,2)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "or(2,2)" "INTERFACE" OR boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "mux1h(6,3)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(2:0) input 3 {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(2:0) input 3 {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(2:0) input 3 {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(2:0) input 3 {A5(2)} {A5(1)} {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,3)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,3)" "INTERFACE" OR boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(32)" "INTERFACE" INV boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(5,13)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(12:0) input 13 {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(12:0) input 13 {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(12:0) input 13 {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(12:0) input 13 {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(12:0) input 13 {A4(12)} {A4(11)} {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(15,-1,15,-1,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(14:0) input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(14:0) input 15 {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(14:0) output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-845 -attr oid 842 -attr vt d
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-846 -attr oid 843 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {p:rsci.idat(0)} -attr vt d
load net {p:rsci.idat(1)} -attr vt d
load net {p:rsci.idat(2)} -attr vt d
load net {p:rsci.idat(3)} -attr vt d
load net {p:rsci.idat(4)} -attr vt d
load net {p:rsci.idat(5)} -attr vt d
load net {p:rsci.idat(6)} -attr vt d
load net {p:rsci.idat(7)} -attr vt d
load net {p:rsci.idat(8)} -attr vt d
load net {p:rsci.idat(9)} -attr vt d
load net {p:rsci.idat(10)} -attr vt d
load net {p:rsci.idat(11)} -attr vt d
load net {p:rsci.idat(12)} -attr vt d
load net {p:rsci.idat(13)} -attr vt d
load net {p:rsci.idat(14)} -attr vt d
load net {p:rsci.idat(15)} -attr vt d
load net {p:rsci.idat(16)} -attr vt d
load net {p:rsci.idat(17)} -attr vt d
load net {p:rsci.idat(18)} -attr vt d
load net {p:rsci.idat(19)} -attr vt d
load net {p:rsci.idat(20)} -attr vt d
load net {p:rsci.idat(21)} -attr vt d
load net {p:rsci.idat(22)} -attr vt d
load net {p:rsci.idat(23)} -attr vt d
load net {p:rsci.idat(24)} -attr vt d
load net {p:rsci.idat(25)} -attr vt d
load net {p:rsci.idat(26)} -attr vt d
load net {p:rsci.idat(27)} -attr vt d
load net {p:rsci.idat(28)} -attr vt d
load net {p:rsci.idat(29)} -attr vt d
load net {p:rsci.idat(30)} -attr vt d
load net {p:rsci.idat(31)} -attr vt d
load netBundle {p:rsci.idat} 32 {p:rsci.idat(0)} {p:rsci.idat(1)} {p:rsci.idat(2)} {p:rsci.idat(3)} {p:rsci.idat(4)} {p:rsci.idat(5)} {p:rsci.idat(6)} {p:rsci.idat(7)} {p:rsci.idat(8)} {p:rsci.idat(9)} {p:rsci.idat(10)} {p:rsci.idat(11)} {p:rsci.idat(12)} {p:rsci.idat(13)} {p:rsci.idat(14)} {p:rsci.idat(15)} {p:rsci.idat(16)} {p:rsci.idat(17)} {p:rsci.idat(18)} {p:rsci.idat(19)} {p:rsci.idat(20)} {p:rsci.idat(21)} {p:rsci.idat(22)} {p:rsci.idat(23)} {p:rsci.idat(24)} {p:rsci.idat(25)} {p:rsci.idat(26)} {p:rsci.idat(27)} {p:rsci.idat(28)} {p:rsci.idat(29)} {p:rsci.idat(30)} {p:rsci.idat(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-847 -attr oid 844 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {twiddle:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt} 32 {twiddle:rsci.qa_d.mxwt(0)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-848 -attr oid 845 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt} 32 {twiddle_h:rsci.qa_d.mxwt(0)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-849 -attr oid 846 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-850 -attr oid 847 -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:mult():cmp.return_rsc_z} 32 {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-851 -attr oid 848 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-852 -attr oid 849 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z} 32 {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-853 -attr oid 850 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-854 -attr oid 851 -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:modulo_add():cmp.return_rsc_z} 32 {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-855 -attr oid 852 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {VEC_LOOP:acc#1.cse#2.sva(0)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(1)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(2)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(3)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(4)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(5)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(6)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(7)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(8)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(9)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(10)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(11)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(12)} -attr vt d
load net {VEC_LOOP:acc#1.cse#2.sva(13)} -attr vt d
load netBundle {VEC_LOOP:acc#1.cse#2.sva} 14 {VEC_LOOP:acc#1.cse#2.sva(0)} {VEC_LOOP:acc#1.cse#2.sva(1)} {VEC_LOOP:acc#1.cse#2.sva(2)} {VEC_LOOP:acc#1.cse#2.sva(3)} {VEC_LOOP:acc#1.cse#2.sva(4)} {VEC_LOOP:acc#1.cse#2.sva(5)} {VEC_LOOP:acc#1.cse#2.sva(6)} {VEC_LOOP:acc#1.cse#2.sva(7)} {VEC_LOOP:acc#1.cse#2.sva(8)} {VEC_LOOP:acc#1.cse#2.sva(9)} {VEC_LOOP:acc#1.cse#2.sva(10)} {VEC_LOOP:acc#1.cse#2.sva(11)} {VEC_LOOP:acc#1.cse#2.sva(12)} {VEC_LOOP:acc#1.cse#2.sva(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-856 -attr oid 853 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {STAGE_LOOP:lshift.psp.sva(0)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(1)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(2)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(3)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(4)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(5)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(6)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(7)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(8)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(9)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(10)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(11)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(12)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(13)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(14)} -attr vt d
load netBundle {STAGE_LOOP:lshift.psp.sva} 15 {STAGE_LOOP:lshift.psp.sva(0)} {STAGE_LOOP:lshift.psp.sva(1)} {STAGE_LOOP:lshift.psp.sva(2)} {STAGE_LOOP:lshift.psp.sva(3)} {STAGE_LOOP:lshift.psp.sva(4)} {STAGE_LOOP:lshift.psp.sva(5)} {STAGE_LOOP:lshift.psp.sva(6)} {STAGE_LOOP:lshift.psp.sva(7)} {STAGE_LOOP:lshift.psp.sva(8)} {STAGE_LOOP:lshift.psp.sva(9)} {STAGE_LOOP:lshift.psp.sva(10)} {STAGE_LOOP:lshift.psp.sva(11)} {STAGE_LOOP:lshift.psp.sva(12)} {STAGE_LOOP:lshift.psp.sva(13)} {STAGE_LOOP:lshift.psp.sva(14)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-857 -attr oid 854 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {VEC_LOOP:j(14:0)#1.sva#1(0)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(1)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(2)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(3)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(4)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(5)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(6)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(7)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(8)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(9)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(10)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(11)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(12)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(13)} -attr vt d
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -attr vt d
load netBundle {VEC_LOOP:j(14:0)#1.sva#1} 15 {VEC_LOOP:j(14:0)#1.sva#1(0)} {VEC_LOOP:j(14:0)#1.sva#1(1)} {VEC_LOOP:j(14:0)#1.sva#1(2)} {VEC_LOOP:j(14:0)#1.sva#1(3)} {VEC_LOOP:j(14:0)#1.sva#1(4)} {VEC_LOOP:j(14:0)#1.sva#1(5)} {VEC_LOOP:j(14:0)#1.sva#1(6)} {VEC_LOOP:j(14:0)#1.sva#1(7)} {VEC_LOOP:j(14:0)#1.sva#1(8)} {VEC_LOOP:j(14:0)#1.sva#1(9)} {VEC_LOOP:j(14:0)#1.sva#1(10)} {VEC_LOOP:j(14:0)#1.sva#1(11)} {VEC_LOOP:j(14:0)#1.sva#1(12)} {VEC_LOOP:j(14:0)#1.sva#1(13)} {VEC_LOOP:j(14:0)#1.sva#1(14)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-858 -attr oid 855 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-859 -attr oid 856 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.wea_d.reg(0)} -attr vt d
load net {vec:rsci.wea_d.reg(1)} -attr vt d
load netBundle {vec:rsci.wea_d.reg} 2 {vec:rsci.wea_d.reg(0)} {vec:rsci.wea_d.reg(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-860 -attr oid 857 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {core.wten.iff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-861 -attr oid 858 -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-862 -attr oid 859 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-863 -attr oid 860 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {twiddle:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle:rsci.adra_d.reg(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d.reg} 14 {twiddle:rsci.adra_d.reg(0)} {twiddle:rsci.adra_d.reg(1)} {twiddle:rsci.adra_d.reg(2)} {twiddle:rsci.adra_d.reg(3)} {twiddle:rsci.adra_d.reg(4)} {twiddle:rsci.adra_d.reg(5)} {twiddle:rsci.adra_d.reg(6)} {twiddle:rsci.adra_d.reg(7)} {twiddle:rsci.adra_d.reg(8)} {twiddle:rsci.adra_d.reg(9)} {twiddle:rsci.adra_d.reg(10)} {twiddle:rsci.adra_d.reg(11)} {twiddle:rsci.adra_d.reg(12)} {twiddle:rsci.adra_d.reg(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-864 -attr oid 861 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(10)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#23.rmff} 11 {COMP_LOOP:twiddle_f:mux1h#23.rmff(0)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(1)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(2)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(3)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(4)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(5)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(6)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(7)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(8)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(9)} {COMP_LOOP:twiddle_f:mux1h#23.rmff(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-865 -attr oid 862 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-866 -attr oid 863 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {twiddle_h:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.reg} 14 {twiddle_h:rsci.adra_d.reg(0)} {twiddle_h:rsci.adra_d.reg(1)} {twiddle_h:rsci.adra_d.reg(2)} {twiddle_h:rsci.adra_d.reg(3)} {twiddle_h:rsci.adra_d.reg(4)} {twiddle_h:rsci.adra_d.reg(5)} {twiddle_h:rsci.adra_d.reg(6)} {twiddle_h:rsci.adra_d.reg(7)} {twiddle_h:rsci.adra_d.reg(8)} {twiddle_h:rsci.adra_d.reg(9)} {twiddle_h:rsci.adra_d.reg(10)} {twiddle_h:rsci.adra_d.reg(11)} {twiddle_h:rsci.adra_d.reg(12)} {twiddle_h:rsci.adra_d.reg(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-867 -attr oid 864 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-868 -attr oid 865 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f#1.sva} 32 {COMP_LOOP:twiddle_f#1.sva(0)} {COMP_LOOP:twiddle_f#1.sva(1)} {COMP_LOOP:twiddle_f#1.sva(2)} {COMP_LOOP:twiddle_f#1.sva(3)} {COMP_LOOP:twiddle_f#1.sva(4)} {COMP_LOOP:twiddle_f#1.sva(5)} {COMP_LOOP:twiddle_f#1.sva(6)} {COMP_LOOP:twiddle_f#1.sva(7)} {COMP_LOOP:twiddle_f#1.sva(8)} {COMP_LOOP:twiddle_f#1.sva(9)} {COMP_LOOP:twiddle_f#1.sva(10)} {COMP_LOOP:twiddle_f#1.sva(11)} {COMP_LOOP:twiddle_f#1.sva(12)} {COMP_LOOP:twiddle_f#1.sva(13)} {COMP_LOOP:twiddle_f#1.sva(14)} {COMP_LOOP:twiddle_f#1.sva(15)} {COMP_LOOP:twiddle_f#1.sva(16)} {COMP_LOOP:twiddle_f#1.sva(17)} {COMP_LOOP:twiddle_f#1.sva(18)} {COMP_LOOP:twiddle_f#1.sva(19)} {COMP_LOOP:twiddle_f#1.sva(20)} {COMP_LOOP:twiddle_f#1.sva(21)} {COMP_LOOP:twiddle_f#1.sva(22)} {COMP_LOOP:twiddle_f#1.sva(23)} {COMP_LOOP:twiddle_f#1.sva(24)} {COMP_LOOP:twiddle_f#1.sva(25)} {COMP_LOOP:twiddle_f#1.sva(26)} {COMP_LOOP:twiddle_f#1.sva(27)} {COMP_LOOP:twiddle_f#1.sva(28)} {COMP_LOOP:twiddle_f#1.sva(29)} {COMP_LOOP:twiddle_f#1.sva(30)} {COMP_LOOP:twiddle_f#1.sva(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-869 -attr oid 866 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help#1.sva} 32 {COMP_LOOP:twiddle_help#1.sva(0)} {COMP_LOOP:twiddle_help#1.sva(1)} {COMP_LOOP:twiddle_help#1.sva(2)} {COMP_LOOP:twiddle_help#1.sva(3)} {COMP_LOOP:twiddle_help#1.sva(4)} {COMP_LOOP:twiddle_help#1.sva(5)} {COMP_LOOP:twiddle_help#1.sva(6)} {COMP_LOOP:twiddle_help#1.sva(7)} {COMP_LOOP:twiddle_help#1.sva(8)} {COMP_LOOP:twiddle_help#1.sva(9)} {COMP_LOOP:twiddle_help#1.sva(10)} {COMP_LOOP:twiddle_help#1.sva(11)} {COMP_LOOP:twiddle_help#1.sva(12)} {COMP_LOOP:twiddle_help#1.sva(13)} {COMP_LOOP:twiddle_help#1.sva(14)} {COMP_LOOP:twiddle_help#1.sva(15)} {COMP_LOOP:twiddle_help#1.sva(16)} {COMP_LOOP:twiddle_help#1.sva(17)} {COMP_LOOP:twiddle_help#1.sva(18)} {COMP_LOOP:twiddle_help#1.sva(19)} {COMP_LOOP:twiddle_help#1.sva(20)} {COMP_LOOP:twiddle_help#1.sva(21)} {COMP_LOOP:twiddle_help#1.sva(22)} {COMP_LOOP:twiddle_help#1.sva(23)} {COMP_LOOP:twiddle_help#1.sva(24)} {COMP_LOOP:twiddle_help#1.sva(25)} {COMP_LOOP:twiddle_help#1.sva(26)} {COMP_LOOP:twiddle_help#1.sva(27)} {COMP_LOOP:twiddle_help#1.sva(28)} {COMP_LOOP:twiddle_help#1.sva(29)} {COMP_LOOP:twiddle_help#1.sva(30)} {COMP_LOOP:twiddle_help#1.sva(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-870 -attr oid 867 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(10)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(11)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(12)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(13)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#1.sva} 14 {VEC_LOOP:acc#10.cse#1.sva(0)} {VEC_LOOP:acc#10.cse#1.sva(1)} {VEC_LOOP:acc#10.cse#1.sva(2)} {VEC_LOOP:acc#10.cse#1.sva(3)} {VEC_LOOP:acc#10.cse#1.sva(4)} {VEC_LOOP:acc#10.cse#1.sva(5)} {VEC_LOOP:acc#10.cse#1.sva(6)} {VEC_LOOP:acc#10.cse#1.sva(7)} {VEC_LOOP:acc#10.cse#1.sva(8)} {VEC_LOOP:acc#10.cse#1.sva(9)} {VEC_LOOP:acc#10.cse#1.sva(10)} {VEC_LOOP:acc#10.cse#1.sva(11)} {VEC_LOOP:acc#10.cse#1.sva(12)} {VEC_LOOP:acc#10.cse#1.sva(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-871 -attr oid 868 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {p.sva(0)} -attr vt d
load net {p.sva(1)} -attr vt d
load net {p.sva(2)} -attr vt d
load net {p.sva(3)} -attr vt d
load net {p.sva(4)} -attr vt d
load net {p.sva(5)} -attr vt d
load net {p.sva(6)} -attr vt d
load net {p.sva(7)} -attr vt d
load net {p.sva(8)} -attr vt d
load net {p.sva(9)} -attr vt d
load net {p.sva(10)} -attr vt d
load net {p.sva(11)} -attr vt d
load net {p.sva(12)} -attr vt d
load net {p.sva(13)} -attr vt d
load net {p.sva(14)} -attr vt d
load net {p.sva(15)} -attr vt d
load net {p.sva(16)} -attr vt d
load net {p.sva(17)} -attr vt d
load net {p.sva(18)} -attr vt d
load net {p.sva(19)} -attr vt d
load net {p.sva(20)} -attr vt d
load net {p.sva(21)} -attr vt d
load net {p.sva(22)} -attr vt d
load net {p.sva(23)} -attr vt d
load net {p.sva(24)} -attr vt d
load net {p.sva(25)} -attr vt d
load net {p.sva(26)} -attr vt d
load net {p.sva(27)} -attr vt d
load net {p.sva(28)} -attr vt d
load net {p.sva(29)} -attr vt d
load net {p.sva(30)} -attr vt d
load net {p.sva(31)} -attr vt d
load netBundle {p.sva} 32 {p.sva(0)} {p.sva(1)} {p.sva(2)} {p.sva(3)} {p.sva(4)} {p.sva(5)} {p.sva(6)} {p.sva(7)} {p.sva(8)} {p.sva(9)} {p.sva(10)} {p.sva(11)} {p.sva(12)} {p.sva(13)} {p.sva(14)} {p.sva(15)} {p.sva(16)} {p.sva(17)} {p.sva(18)} {p.sva(19)} {p.sva(20)} {p.sva(21)} {p.sva(22)} {p.sva(23)} {p.sva(24)} {p.sva(25)} {p.sva(26)} {p.sva(27)} {p.sva(28)} {p.sva(29)} {p.sva(30)} {p.sva(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-872 -attr oid 869 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load net {z.out(11)} -attr vt d
load net {z.out(12)} -attr vt d
load net {z.out(13)} -attr vt d
load net {z.out(14)} -attr vt d
load netBundle {z.out} 15 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} {z.out(11)} {z.out(12)} {z.out(13)} {z.out(14)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-873 -attr oid 870 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load net {z.out#1(10)} -attr vt d
load net {z.out#1(11)} -attr vt d
load netBundle {z.out#1} 12 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} {z.out#1(10)} {z.out#1(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-874 -attr oid 871 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load netBundle {z.out#2} 4 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-875 -attr oid 872 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load net {z.out#3(6)} -attr vt d
load net {z.out#3(7)} -attr vt d
load net {z.out#3(8)} -attr vt d
load net {z.out#3(9)} -attr vt d
load net {z.out#3(10)} -attr vt d
load net {z.out#3(11)} -attr vt d
load net {z.out#3(12)} -attr vt d
load net {z.out#3(13)} -attr vt d
load net {z.out#3(14)} -attr vt d
load netBundle {z.out#3} 15 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} {z.out#3(6)} {z.out#3(7)} {z.out#3(8)} {z.out#3(9)} {z.out#3(10)} {z.out#3(11)} {z.out#3(12)} {z.out#3(13)} {z.out#3(14)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-876 -attr oid 873 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load net {z.out#4(7)} -attr vt d
load net {z.out#4(8)} -attr vt d
load net {z.out#4(9)} -attr vt d
load net {z.out#4(10)} -attr vt d
load net {z.out#4(11)} -attr vt d
load net {z.out#4(12)} -attr vt d
load netBundle {z.out#4} 13 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} {z.out#4(7)} {z.out#4(8)} {z.out#4(9)} {z.out#4(10)} {z.out#4(11)} {z.out#4(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-877 -attr oid 874 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#5(0)} -attr vt d
load net {z.out#5(1)} -attr vt d
load net {z.out#5(2)} -attr vt d
load net {z.out#5(3)} -attr vt d
load net {z.out#5(4)} -attr vt d
load net {z.out#5(5)} -attr vt d
load net {z.out#5(6)} -attr vt d
load net {z.out#5(7)} -attr vt d
load net {z.out#5(8)} -attr vt d
load net {z.out#5(9)} -attr vt d
load net {z.out#5(10)} -attr vt d
load net {z.out#5(11)} -attr vt d
load net {z.out#5(12)} -attr vt d
load net {z.out#5(13)} -attr vt d
load netBundle {z.out#5} 14 {z.out#5(0)} {z.out#5(1)} {z.out#5(2)} {z.out#5(3)} {z.out#5(4)} {z.out#5(5)} {z.out#5(6)} {z.out#5(7)} {z.out#5(8)} {z.out#5(9)} {z.out#5(10)} {z.out#5(11)} {z.out#5(12)} {z.out#5(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-878 -attr oid 875 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#6(0)} -attr vt d
load net {z.out#6(1)} -attr vt d
load net {z.out#6(2)} -attr vt d
load net {z.out#6(3)} -attr vt d
load net {z.out#6(4)} -attr vt d
load net {z.out#6(5)} -attr vt d
load net {z.out#6(6)} -attr vt d
load net {z.out#6(7)} -attr vt d
load net {z.out#6(8)} -attr vt d
load net {z.out#6(9)} -attr vt d
load net {z.out#6(10)} -attr vt d
load net {z.out#6(11)} -attr vt d
load net {z.out#6(12)} -attr vt d
load net {z.out#6(13)} -attr vt d
load netBundle {z.out#6} 14 {z.out#6(0)} {z.out#6(1)} {z.out#6(2)} {z.out#6(3)} {z.out#6(4)} {z.out#6(5)} {z.out#6(6)} {z.out#6(7)} {z.out#6(8)} {z.out#6(9)} {z.out#6(10)} {z.out#6(11)} {z.out#6(12)} {z.out#6(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-879 -attr oid 876 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#7(0)} -attr vt d
load net {z.out#7(1)} -attr vt d
load net {z.out#7(2)} -attr vt d
load net {z.out#7(3)} -attr vt d
load net {z.out#7(4)} -attr vt d
load net {z.out#7(5)} -attr vt d
load net {z.out#7(6)} -attr vt d
load net {z.out#7(7)} -attr vt d
load net {z.out#7(8)} -attr vt d
load net {z.out#7(9)} -attr vt d
load net {z.out#7(10)} -attr vt d
load net {z.out#7(11)} -attr vt d
load net {z.out#7(12)} -attr vt d
load net {z.out#7(13)} -attr vt d
load netBundle {z.out#7} 14 {z.out#7(0)} {z.out#7(1)} {z.out#7(2)} {z.out#7(3)} {z.out#7(4)} {z.out#7(5)} {z.out#7(6)} {z.out#7(7)} {z.out#7(8)} {z.out#7(9)} {z.out#7(10)} {z.out#7(11)} {z.out#7(12)} {z.out#7(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-880 -attr oid 877 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#8(0)} -attr vt d
load net {z.out#8(1)} -attr vt d
load net {z.out#8(2)} -attr vt d
load net {z.out#8(3)} -attr vt d
load net {z.out#8(4)} -attr vt d
load net {z.out#8(5)} -attr vt d
load net {z.out#8(6)} -attr vt d
load net {z.out#8(7)} -attr vt d
load net {z.out#8(8)} -attr vt d
load net {z.out#8(9)} -attr vt d
load net {z.out#8(10)} -attr vt d
load net {z.out#8(11)} -attr vt d
load net {z.out#8(12)} -attr vt d
load net {z.out#8(13)} -attr vt d
load net {z.out#8(14)} -attr vt d
load net {z.out#8(15)} -attr vt d
load net {z.out#8(16)} -attr vt d
load net {z.out#8(17)} -attr vt d
load net {z.out#8(18)} -attr vt d
load net {z.out#8(19)} -attr vt d
load net {z.out#8(20)} -attr vt d
load net {z.out#8(21)} -attr vt d
load net {z.out#8(22)} -attr vt d
load net {z.out#8(23)} -attr vt d
load net {z.out#8(24)} -attr vt d
load net {z.out#8(25)} -attr vt d
load net {z.out#8(26)} -attr vt d
load net {z.out#8(27)} -attr vt d
load net {z.out#8(28)} -attr vt d
load net {z.out#8(29)} -attr vt d
load net {z.out#8(30)} -attr vt d
load net {z.out#8(31)} -attr vt d
load netBundle {z.out#8} 32 {z.out#8(0)} {z.out#8(1)} {z.out#8(2)} {z.out#8(3)} {z.out#8(4)} {z.out#8(5)} {z.out#8(6)} {z.out#8(7)} {z.out#8(8)} {z.out#8(9)} {z.out#8(10)} {z.out#8(11)} {z.out#8(12)} {z.out#8(13)} {z.out#8(14)} {z.out#8(15)} {z.out#8(16)} {z.out#8(17)} {z.out#8(18)} {z.out#8(19)} {z.out#8(20)} {z.out#8(21)} {z.out#8(22)} {z.out#8(23)} {z.out#8(24)} {z.out#8(25)} {z.out#8(26)} {z.out#8(27)} {z.out#8(28)} {z.out#8(29)} {z.out#8(30)} {z.out#8(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-881 -attr oid 878 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#9(0)} -attr vt d
load net {z.out#9(1)} -attr vt d
load net {z.out#9(2)} -attr vt d
load net {z.out#9(3)} -attr vt d
load net {z.out#9(4)} -attr vt d
load net {z.out#9(5)} -attr vt d
load net {z.out#9(6)} -attr vt d
load net {z.out#9(7)} -attr vt d
load net {z.out#9(8)} -attr vt d
load net {z.out#9(9)} -attr vt d
load net {z.out#9(10)} -attr vt d
load net {z.out#9(11)} -attr vt d
load net {z.out#9(12)} -attr vt d
load net {z.out#9(13)} -attr vt d
load net {z.out#9(14)} -attr vt d
load net {z.out#9(15)} -attr vt d
load net {z.out#9(16)} -attr vt d
load net {z.out#9(17)} -attr vt d
load net {z.out#9(18)} -attr vt d
load net {z.out#9(19)} -attr vt d
load net {z.out#9(20)} -attr vt d
load net {z.out#9(21)} -attr vt d
load net {z.out#9(22)} -attr vt d
load net {z.out#9(23)} -attr vt d
load net {z.out#9(24)} -attr vt d
load net {z.out#9(25)} -attr vt d
load net {z.out#9(26)} -attr vt d
load net {z.out#9(27)} -attr vt d
load net {z.out#9(28)} -attr vt d
load net {z.out#9(29)} -attr vt d
load net {z.out#9(30)} -attr vt d
load net {z.out#9(31)} -attr vt d
load netBundle {z.out#9} 32 {z.out#9(0)} {z.out#9(1)} {z.out#9(2)} {z.out#9(3)} {z.out#9(4)} {z.out#9(5)} {z.out#9(6)} {z.out#9(7)} {z.out#9(8)} {z.out#9(9)} {z.out#9(10)} {z.out#9(11)} {z.out#9(12)} {z.out#9(13)} {z.out#9(14)} {z.out#9(15)} {z.out#9(16)} {z.out#9(17)} {z.out#9(18)} {z.out#9(19)} {z.out#9(20)} {z.out#9(21)} {z.out#9(22)} {z.out#9(23)} {z.out#9(24)} {z.out#9(25)} {z.out#9(26)} {z.out#9(27)} {z.out#9(28)} {z.out#9(29)} {z.out#9(30)} {z.out#9(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-882 -attr oid 879 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#10(0)} -attr vt d
load net {z.out#10(1)} -attr vt d
load net {z.out#10(2)} -attr vt d
load net {z.out#10(3)} -attr vt d
load net {z.out#10(4)} -attr vt d
load net {z.out#10(5)} -attr vt d
load net {z.out#10(6)} -attr vt d
load net {z.out#10(7)} -attr vt d
load net {z.out#10(8)} -attr vt d
load net {z.out#10(9)} -attr vt d
load net {z.out#10(10)} -attr vt d
load net {z.out#10(11)} -attr vt d
load net {z.out#10(12)} -attr vt d
load net {z.out#10(13)} -attr vt d
load netBundle {z.out#10} 14 {z.out#10(0)} {z.out#10(1)} {z.out#10(2)} {z.out#10(3)} {z.out#10(4)} {z.out#10(5)} {z.out#10(6)} {z.out#10(7)} {z.out#10(8)} {z.out#10(9)} {z.out#10(10)} {z.out#10(11)} {z.out#10(12)} {z.out#10(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-883 -attr oid 880 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {STAGE_LOOP:i(3:0).sva(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva} 4 {STAGE_LOOP:i(3:0).sva(0)} {STAGE_LOOP:i(3:0).sva(1)} {STAGE_LOOP:i(3:0).sva(2)} {STAGE_LOOP:i(3:0).sva(3)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-884 -attr oid 881 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:acc.cse.sva} 4 {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-885 -attr oid 882 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(12)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(13)} -attr vt d
load netBundle {COMP_LOOP-2:twiddle_f:lshift.ncse.sva} 14 {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(12)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-886 -attr oid 883 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(11)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(12)} -attr vt d
load netBundle {COMP_LOOP-3:twiddle_f:lshift.ncse.sva} 13 {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(11)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-887 -attr oid 884 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -attr vt d
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -attr vt d
load netBundle {COMP_LOOP:k(14:3).sva(10:0)} 11 {COMP_LOOP:k(14:3).sva(10:0)(0)} {COMP_LOOP:k(14:3).sva(10:0)(1)} {COMP_LOOP:k(14:3).sva(10:0)(2)} {COMP_LOOP:k(14:3).sva(10:0)(3)} {COMP_LOOP:k(14:3).sva(10:0)(4)} {COMP_LOOP:k(14:3).sva(10:0)(5)} {COMP_LOOP:k(14:3).sva(10:0)(6)} {COMP_LOOP:k(14:3).sva(10:0)(7)} {COMP_LOOP:k(14:3).sva(10:0)(8)} {COMP_LOOP:k(14:3).sva(10:0)(9)} {COMP_LOOP:k(14:3).sva(10:0)(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-888 -attr oid 885 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -attr vt d
load netBundle {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1} 14 {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-889 -attr oid 886 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -attr vt d
load netBundle {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1} 13 {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-890 -attr oid 887 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {VEC_LOOP:mux1h#12.rgt(0)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(1)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(2)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(3)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(4)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(5)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(6)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(7)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(8)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(9)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(10)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(11)} -attr vt d
load net {VEC_LOOP:mux1h#12.rgt(12)} -attr vt d
load netBundle {VEC_LOOP:mux1h#12.rgt} 13 {VEC_LOOP:mux1h#12.rgt(0)} {VEC_LOOP:mux1h#12.rgt(1)} {VEC_LOOP:mux1h#12.rgt(2)} {VEC_LOOP:mux1h#12.rgt(3)} {VEC_LOOP:mux1h#12.rgt(4)} {VEC_LOOP:mux1h#12.rgt(5)} {VEC_LOOP:mux1h#12.rgt(6)} {VEC_LOOP:mux1h#12.rgt(7)} {VEC_LOOP:mux1h#12.rgt(8)} {VEC_LOOP:mux1h#12.rgt(9)} {VEC_LOOP:mux1h#12.rgt(10)} {VEC_LOOP:mux1h#12.rgt(11)} {VEC_LOOP:mux1h#12.rgt(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-891 -attr oid 888 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(0)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(1)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(2)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(3)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(4)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(5)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(6)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(7)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(8)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(9)} -attr vt d
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(10)} -attr vt d
load netBundle {reg(VEC_LOOP:acc#11.psp)#2.reg} 11 {reg(VEC_LOOP:acc#11.psp)#2.reg(0)} {reg(VEC_LOOP:acc#11.psp)#2.reg(1)} {reg(VEC_LOOP:acc#11.psp)#2.reg(2)} {reg(VEC_LOOP:acc#11.psp)#2.reg(3)} {reg(VEC_LOOP:acc#11.psp)#2.reg(4)} {reg(VEC_LOOP:acc#11.psp)#2.reg(5)} {reg(VEC_LOOP:acc#11.psp)#2.reg(6)} {reg(VEC_LOOP:acc#11.psp)#2.reg(7)} {reg(VEC_LOOP:acc#11.psp)#2.reg(8)} {reg(VEC_LOOP:acc#11.psp)#2.reg(9)} {reg(VEC_LOOP:acc#11.psp)#2.reg(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-892 -attr oid 889 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {COMP_LOOP-1:twiddle_f:mul.itm(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(3)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(4)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(5)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(6)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(7)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(8)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(9)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(10)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:mul.itm} 11 {COMP_LOOP-1:twiddle_f:mul.itm(0)} {COMP_LOOP-1:twiddle_f:mul.itm(1)} {COMP_LOOP-1:twiddle_f:mul.itm(2)} {COMP_LOOP-1:twiddle_f:mul.itm(3)} {COMP_LOOP-1:twiddle_f:mul.itm(4)} {COMP_LOOP-1:twiddle_f:mul.itm(5)} {COMP_LOOP-1:twiddle_f:mul.itm(6)} {COMP_LOOP-1:twiddle_f:mul.itm(7)} {COMP_LOOP-1:twiddle_f:mul.itm(8)} {COMP_LOOP-1:twiddle_f:mul.itm(9)} {COMP_LOOP-1:twiddle_f:mul.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-893 -attr oid 890 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(10)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm} 11 {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(9)} {COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-894 -attr oid 891 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(10)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm} 11 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(8)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(9)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-895 -attr oid 892 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(10)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm} 11 {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(9)} {COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-896 -attr oid 893 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(10)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm} 11 {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(9)} {COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-897 -attr oid 894 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm} 4 {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-898 -attr oid 895 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(10)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and.itm} 11 {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-899 -attr oid 896 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(10)} -attr vt d
load netBundle {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm} 11 {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(0)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(1)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(2)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(3)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(4)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(5)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(6)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(7)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(8)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(9)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-900 -attr oid 897 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {COMP_LOOP:k:exs.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs.itm(7)} -attr vt d
load net {COMP_LOOP:k:exs.itm(8)} -attr vt d
load net {COMP_LOOP:k:exs.itm(9)} -attr vt d
load net {COMP_LOOP:k:exs.itm(10)} -attr vt d
load netBundle {COMP_LOOP:k:exs.itm} 11 {COMP_LOOP:k:exs.itm(0)} {COMP_LOOP:k:exs.itm(1)} {COMP_LOOP:k:exs.itm(2)} {COMP_LOOP:k:exs.itm(3)} {COMP_LOOP:k:exs.itm(4)} {COMP_LOOP:k:exs.itm(5)} {COMP_LOOP:k:exs.itm(6)} {COMP_LOOP:k:exs.itm(7)} {COMP_LOOP:k:exs.itm(8)} {COMP_LOOP:k:exs.itm(9)} {COMP_LOOP:k:exs.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-901 -attr oid 898 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:and.itm(0)} -attr vt d
load net {VEC_LOOP:and.itm(1)} -attr vt d
load net {VEC_LOOP:and.itm(2)} -attr vt d
load net {VEC_LOOP:and.itm(3)} -attr vt d
load net {VEC_LOOP:and.itm(4)} -attr vt d
load net {VEC_LOOP:and.itm(5)} -attr vt d
load net {VEC_LOOP:and.itm(6)} -attr vt d
load net {VEC_LOOP:and.itm(7)} -attr vt d
load net {VEC_LOOP:and.itm(8)} -attr vt d
load net {VEC_LOOP:and.itm(9)} -attr vt d
load net {VEC_LOOP:and.itm(10)} -attr vt d
load net {VEC_LOOP:and.itm(11)} -attr vt d
load net {VEC_LOOP:and.itm(12)} -attr vt d
load net {VEC_LOOP:and.itm(13)} -attr vt d
load netBundle {VEC_LOOP:and.itm} 14 {VEC_LOOP:and.itm(0)} {VEC_LOOP:and.itm(1)} {VEC_LOOP:and.itm(2)} {VEC_LOOP:and.itm(3)} {VEC_LOOP:and.itm(4)} {VEC_LOOP:and.itm(5)} {VEC_LOOP:and.itm(6)} {VEC_LOOP:and.itm(7)} {VEC_LOOP:and.itm(8)} {VEC_LOOP:and.itm(9)} {VEC_LOOP:and.itm(10)} {VEC_LOOP:and.itm(11)} {VEC_LOOP:and.itm(12)} {VEC_LOOP:and.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-902 -attr oid 899 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(9)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(10)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(11)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(12)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(13)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux.itm} 14 {VEC_LOOP:VEC_LOOP:mux.itm(0)} {VEC_LOOP:VEC_LOOP:mux.itm(1)} {VEC_LOOP:VEC_LOOP:mux.itm(2)} {VEC_LOOP:VEC_LOOP:mux.itm(3)} {VEC_LOOP:VEC_LOOP:mux.itm(4)} {VEC_LOOP:VEC_LOOP:mux.itm(5)} {VEC_LOOP:VEC_LOOP:mux.itm(6)} {VEC_LOOP:VEC_LOOP:mux.itm(7)} {VEC_LOOP:VEC_LOOP:mux.itm(8)} {VEC_LOOP:VEC_LOOP:mux.itm(9)} {VEC_LOOP:VEC_LOOP:mux.itm(10)} {VEC_LOOP:VEC_LOOP:mux.itm(11)} {VEC_LOOP:VEC_LOOP:mux.itm(12)} {VEC_LOOP:VEC_LOOP:mux.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-903 -attr oid 900 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(0)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(1)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(2)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(3)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(4)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(5)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(6)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(7)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(8)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(9)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(10)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(11)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(12)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(13)} -attr vt d
load netBundle {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm} 14 {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(0)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(1)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(2)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(3)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(4)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(5)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(6)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(7)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(8)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(9)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(10)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(11)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(12)} {VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-904 -attr oid 901 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:exs.itm(0)} -attr vt d
load net {VEC_LOOP:exs.itm(1)} -attr vt d
load net {VEC_LOOP:exs.itm(2)} -attr vt d
load net {VEC_LOOP:exs.itm(3)} -attr vt d
load net {VEC_LOOP:exs.itm(4)} -attr vt d
load net {VEC_LOOP:exs.itm(5)} -attr vt d
load net {VEC_LOOP:exs.itm(6)} -attr vt d
load net {VEC_LOOP:exs.itm(7)} -attr vt d
load net {VEC_LOOP:exs.itm(8)} -attr vt d
load net {VEC_LOOP:exs.itm(9)} -attr vt d
load net {VEC_LOOP:exs.itm(10)} -attr vt d
load net {VEC_LOOP:exs.itm(11)} -attr vt d
load net {VEC_LOOP:exs.itm(12)} -attr vt d
load net {VEC_LOOP:exs.itm(13)} -attr vt d
load netBundle {VEC_LOOP:exs.itm} 14 {VEC_LOOP:exs.itm(0)} {VEC_LOOP:exs.itm(1)} {VEC_LOOP:exs.itm(2)} {VEC_LOOP:exs.itm(3)} {VEC_LOOP:exs.itm(4)} {VEC_LOOP:exs.itm(5)} {VEC_LOOP:exs.itm(6)} {VEC_LOOP:exs.itm(7)} {VEC_LOOP:exs.itm(8)} {VEC_LOOP:exs.itm(9)} {VEC_LOOP:exs.itm(10)} {VEC_LOOP:exs.itm(11)} {VEC_LOOP:exs.itm(12)} {VEC_LOOP:exs.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-905 -attr oid 902 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:conc#86.itm(0)} -attr vt d
load net {VEC_LOOP:conc#86.itm(1)} -attr vt d
load net {VEC_LOOP:conc#86.itm(2)} -attr vt d
load net {VEC_LOOP:conc#86.itm(3)} -attr vt d
load net {VEC_LOOP:conc#86.itm(4)} -attr vt d
load net {VEC_LOOP:conc#86.itm(5)} -attr vt d
load net {VEC_LOOP:conc#86.itm(6)} -attr vt d
load net {VEC_LOOP:conc#86.itm(7)} -attr vt d
load net {VEC_LOOP:conc#86.itm(8)} -attr vt d
load net {VEC_LOOP:conc#86.itm(9)} -attr vt d
load net {VEC_LOOP:conc#86.itm(10)} -attr vt d
load net {VEC_LOOP:conc#86.itm(11)} -attr vt d
load net {VEC_LOOP:conc#86.itm(12)} -attr vt d
load netBundle {VEC_LOOP:conc#86.itm} 13 {VEC_LOOP:conc#86.itm(0)} {VEC_LOOP:conc#86.itm(1)} {VEC_LOOP:conc#86.itm(2)} {VEC_LOOP:conc#86.itm(3)} {VEC_LOOP:conc#86.itm(4)} {VEC_LOOP:conc#86.itm(5)} {VEC_LOOP:conc#86.itm(6)} {VEC_LOOP:conc#86.itm(7)} {VEC_LOOP:conc#86.itm(8)} {VEC_LOOP:conc#86.itm(9)} {VEC_LOOP:conc#86.itm(10)} {VEC_LOOP:conc#86.itm(11)} {VEC_LOOP:conc#86.itm(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-906 -attr oid 903 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(z.out#1)(10-0).itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#1)(10-0).itm} 11 {VEC_LOOP:slc(z.out#1)(10-0).itm(0)} {VEC_LOOP:slc(z.out#1)(10-0).itm(1)} {VEC_LOOP:slc(z.out#1)(10-0).itm(2)} {VEC_LOOP:slc(z.out#1)(10-0).itm(3)} {VEC_LOOP:slc(z.out#1)(10-0).itm(4)} {VEC_LOOP:slc(z.out#1)(10-0).itm(5)} {VEC_LOOP:slc(z.out#1)(10-0).itm(6)} {VEC_LOOP:slc(z.out#1)(10-0).itm(7)} {VEC_LOOP:slc(z.out#1)(10-0).itm(8)} {VEC_LOOP:slc(z.out#1)(10-0).itm(9)} {VEC_LOOP:slc(z.out#1)(10-0).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-907 -attr oid 904 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#1)(10-0).itm}
load net {VEC_LOOP:conc#87.itm(0)} -attr vt d
load net {VEC_LOOP:conc#87.itm(1)} -attr vt d
load net {VEC_LOOP:conc#87.itm(2)} -attr vt d
load net {VEC_LOOP:conc#87.itm(3)} -attr vt d
load net {VEC_LOOP:conc#87.itm(4)} -attr vt d
load net {VEC_LOOP:conc#87.itm(5)} -attr vt d
load net {VEC_LOOP:conc#87.itm(6)} -attr vt d
load net {VEC_LOOP:conc#87.itm(7)} -attr vt d
load net {VEC_LOOP:conc#87.itm(8)} -attr vt d
load net {VEC_LOOP:conc#87.itm(9)} -attr vt d
load net {VEC_LOOP:conc#87.itm(10)} -attr vt d
load net {VEC_LOOP:conc#87.itm(11)} -attr vt d
load net {VEC_LOOP:conc#87.itm(12)} -attr vt d
load netBundle {VEC_LOOP:conc#87.itm} 13 {VEC_LOOP:conc#87.itm(0)} {VEC_LOOP:conc#87.itm(1)} {VEC_LOOP:conc#87.itm(2)} {VEC_LOOP:conc#87.itm(3)} {VEC_LOOP:conc#87.itm(4)} {VEC_LOOP:conc#87.itm(5)} {VEC_LOOP:conc#87.itm(6)} {VEC_LOOP:conc#87.itm(7)} {VEC_LOOP:conc#87.itm(8)} {VEC_LOOP:conc#87.itm(9)} {VEC_LOOP:conc#87.itm(10)} {VEC_LOOP:conc#87.itm(11)} {VEC_LOOP:conc#87.itm(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-908 -attr oid 905 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm} 12 {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(5)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(6)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(7)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(8)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(9)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(10)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-909 -attr oid 906 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm} 12 {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(9)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(10)} {COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-910 -attr oid 907 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(10)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#4)(11-0)#4.itm} 12 {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(0)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(1)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(2)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(3)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(4)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(5)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(6)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(7)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(8)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(9)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(10)} {VEC_LOOP:slc(z.out#4)(11-0)#4.itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-911 -attr oid 908 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(0)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(1)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(2)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(3)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(4)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(5)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(6)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(7)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(8)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(9)} -attr vt d
load net {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(10)} -attr vt d
load netBundle {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm} 11 {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(0)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(1)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(2)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(3)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(4)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(5)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(6)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(7)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(8)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(9)} {slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-912 -attr oid 909 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {STAGE_LOOP:i:conc#1.itm(0)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(1)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(2)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(3)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(4)} -attr vt d
load netBundle {STAGE_LOOP:i:conc#1.itm} 5 {STAGE_LOOP:i:conc#1.itm(0)} {STAGE_LOOP:i:conc#1.itm(1)} {STAGE_LOOP:i:conc#1.itm(2)} {STAGE_LOOP:i:conc#1.itm(3)} {STAGE_LOOP:i:conc#1.itm(4)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-913 -attr oid 910 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not.itm} 4 {STAGE_LOOP:i:not.itm(0)} {STAGE_LOOP:i:not.itm(1)} {STAGE_LOOP:i:not.itm(2)} {STAGE_LOOP:i:not.itm(3)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-914 -attr oid 911 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {VEC_LOOP:mux1h#6.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(9)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(10)} -attr vt d
load net {VEC_LOOP:mux1h#6.itm(11)} -attr vt d
load netBundle {VEC_LOOP:mux1h#6.itm} 12 {VEC_LOOP:mux1h#6.itm(0)} {VEC_LOOP:mux1h#6.itm(1)} {VEC_LOOP:mux1h#6.itm(2)} {VEC_LOOP:mux1h#6.itm(3)} {VEC_LOOP:mux1h#6.itm(4)} {VEC_LOOP:mux1h#6.itm(5)} {VEC_LOOP:mux1h#6.itm(6)} {VEC_LOOP:mux1h#6.itm(7)} {VEC_LOOP:mux1h#6.itm(8)} {VEC_LOOP:mux1h#6.itm(9)} {VEC_LOOP:mux1h#6.itm(10)} {VEC_LOOP:mux1h#6.itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-915 -attr oid 912 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(10)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm} 12 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(10)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-916 -attr oid 913 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(10)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm} 12 {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(10)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-917 -attr oid 914 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(10)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm} 12 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(10)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-918 -attr oid 915 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(8)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(9)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(10)} -attr vt d
load net {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#4)(11-0)#3.itm} 12 {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(0)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(1)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(2)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(3)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(4)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(5)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(6)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(7)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(8)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(9)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(10)} {VEC_LOOP:slc(z.out#4)(11-0)#3.itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-919 -attr oid 916 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {VEC_LOOP:mux1h.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h.itm(9)} -attr vt d
load net {VEC_LOOP:mux1h.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux1h.itm} 11 {VEC_LOOP:mux1h.itm(0)} {VEC_LOOP:mux1h.itm(1)} {VEC_LOOP:mux1h.itm(2)} {VEC_LOOP:mux1h.itm(3)} {VEC_LOOP:mux1h.itm(4)} {VEC_LOOP:mux1h.itm(5)} {VEC_LOOP:mux1h.itm(6)} {VEC_LOOP:mux1h.itm(7)} {VEC_LOOP:mux1h.itm(8)} {VEC_LOOP:mux1h.itm(9)} {VEC_LOOP:mux1h.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-920 -attr oid 917 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(0)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(1)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(2)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(3)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(4)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(5)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(6)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(7)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(8)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(9)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(10)} -attr vt d
load netBundle {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm} 11 {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(0)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(1)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(2)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(3)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(4)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(5)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(6)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(7)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(8)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(9)} {COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-921 -attr oid 918 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-922 -attr oid 919 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-923 -attr oid 920 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-924 -attr oid 921 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-925 -attr oid 922 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {VEC_LOOP:conc#98.itm(0)} -attr vt d
load net {VEC_LOOP:conc#98.itm(1)} -attr vt d
load net {VEC_LOOP:conc#98.itm(2)} -attr vt d
load net {VEC_LOOP:conc#98.itm(3)} -attr vt d
load net {VEC_LOOP:conc#98.itm(4)} -attr vt d
load net {VEC_LOOP:conc#98.itm(5)} -attr vt d
load net {VEC_LOOP:conc#98.itm(6)} -attr vt d
load net {VEC_LOOP:conc#98.itm(7)} -attr vt d
load net {VEC_LOOP:conc#98.itm(8)} -attr vt d
load net {VEC_LOOP:conc#98.itm(9)} -attr vt d
load net {VEC_LOOP:conc#98.itm(10)} -attr vt d
load netBundle {VEC_LOOP:conc#98.itm} 11 {VEC_LOOP:conc#98.itm(0)} {VEC_LOOP:conc#98.itm(1)} {VEC_LOOP:conc#98.itm(2)} {VEC_LOOP:conc#98.itm(3)} {VEC_LOOP:conc#98.itm(4)} {VEC_LOOP:conc#98.itm(5)} {VEC_LOOP:conc#98.itm(6)} {VEC_LOOP:conc#98.itm(7)} {VEC_LOOP:conc#98.itm(8)} {VEC_LOOP:conc#98.itm(9)} {VEC_LOOP:conc#98.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-926 -attr oid 923 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm} 9 {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm(8)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-927 -attr oid 924 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-2).itm}
load net {VEC_LOOP:conc#99.itm(0)} -attr vt d
load net {VEC_LOOP:conc#99.itm(1)} -attr vt d
load net {VEC_LOOP:conc#99.itm(2)} -attr vt d
load net {VEC_LOOP:conc#99.itm(3)} -attr vt d
load net {VEC_LOOP:conc#99.itm(4)} -attr vt d
load net {VEC_LOOP:conc#99.itm(5)} -attr vt d
load net {VEC_LOOP:conc#99.itm(6)} -attr vt d
load net {VEC_LOOP:conc#99.itm(7)} -attr vt d
load net {VEC_LOOP:conc#99.itm(8)} -attr vt d
load net {VEC_LOOP:conc#99.itm(9)} -attr vt d
load net {VEC_LOOP:conc#99.itm(10)} -attr vt d
load netBundle {VEC_LOOP:conc#99.itm} 11 {VEC_LOOP:conc#99.itm(0)} {VEC_LOOP:conc#99.itm(1)} {VEC_LOOP:conc#99.itm(2)} {VEC_LOOP:conc#99.itm(3)} {VEC_LOOP:conc#99.itm(4)} {VEC_LOOP:conc#99.itm(5)} {VEC_LOOP:conc#99.itm(6)} {VEC_LOOP:conc#99.itm(7)} {VEC_LOOP:conc#99.itm(8)} {VEC_LOOP:conc#99.itm(9)} {VEC_LOOP:conc#99.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-928 -attr oid 925 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm(9)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-929 -attr oid 926 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(10-1).itm}
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(0)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(1)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(2)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(3)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(4)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(5)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(6)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(7)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(8)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(9)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(10)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(11)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(12)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(13)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(14)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(15)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(16)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(17)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(18)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(19)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(20)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(21)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(22)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(23)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(24)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(25)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(26)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(27)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(28)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(29)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(30)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm} 32 {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(0)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(1)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(2)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(3)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(4)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(5)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(6)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(7)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(8)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(9)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(10)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(11)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(12)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(13)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(14)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(15)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(16)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(17)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(18)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(19)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(20)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(21)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(22)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(23)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(24)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(25)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(26)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(27)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(28)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(29)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(30)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-930 -attr oid 927 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(0)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(1)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(2)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(3)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(4)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(5)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(6)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(7)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(8)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(9)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(10)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(11)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(12)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(13)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(14)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(15)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(16)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(17)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(18)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(19)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(20)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(21)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(22)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(23)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(24)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(25)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(26)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(27)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(28)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(29)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(30)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm} 32 {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(0)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(1)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(2)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(3)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(4)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(5)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(6)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(7)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(8)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(9)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(10)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(11)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(12)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(13)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(14)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(15)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(16)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(17)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(18)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(19)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(20)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(21)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(22)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(23)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(24)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(25)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(26)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(27)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(28)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(29)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(30)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-931 -attr oid 928 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-932 -attr oid 929 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {VEC_LOOP:asn.itm(0)} -attr vt d
load net {VEC_LOOP:asn.itm(1)} -attr vt d
load net {VEC_LOOP:asn.itm(2)} -attr vt d
load net {VEC_LOOP:asn.itm(3)} -attr vt d
load net {VEC_LOOP:asn.itm(4)} -attr vt d
load net {VEC_LOOP:asn.itm(5)} -attr vt d
load net {VEC_LOOP:asn.itm(6)} -attr vt d
load net {VEC_LOOP:asn.itm(7)} -attr vt d
load net {VEC_LOOP:asn.itm(8)} -attr vt d
load net {VEC_LOOP:asn.itm(9)} -attr vt d
load net {VEC_LOOP:asn.itm(10)} -attr vt d
load net {VEC_LOOP:asn.itm(11)} -attr vt d
load net {VEC_LOOP:asn.itm(12)} -attr vt d
load net {VEC_LOOP:asn.itm(13)} -attr vt d
load net {VEC_LOOP:asn.itm(14)} -attr vt d
load net {VEC_LOOP:asn.itm(15)} -attr vt d
load net {VEC_LOOP:asn.itm(16)} -attr vt d
load net {VEC_LOOP:asn.itm(17)} -attr vt d
load net {VEC_LOOP:asn.itm(18)} -attr vt d
load net {VEC_LOOP:asn.itm(19)} -attr vt d
load net {VEC_LOOP:asn.itm(20)} -attr vt d
load net {VEC_LOOP:asn.itm(21)} -attr vt d
load net {VEC_LOOP:asn.itm(22)} -attr vt d
load net {VEC_LOOP:asn.itm(23)} -attr vt d
load net {VEC_LOOP:asn.itm(24)} -attr vt d
load net {VEC_LOOP:asn.itm(25)} -attr vt d
load net {VEC_LOOP:asn.itm(26)} -attr vt d
load net {VEC_LOOP:asn.itm(27)} -attr vt d
load net {VEC_LOOP:asn.itm(28)} -attr vt d
load net {VEC_LOOP:asn.itm(29)} -attr vt d
load net {VEC_LOOP:asn.itm(30)} -attr vt d
load net {VEC_LOOP:asn.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn.itm} 32 {VEC_LOOP:asn.itm(0)} {VEC_LOOP:asn.itm(1)} {VEC_LOOP:asn.itm(2)} {VEC_LOOP:asn.itm(3)} {VEC_LOOP:asn.itm(4)} {VEC_LOOP:asn.itm(5)} {VEC_LOOP:asn.itm(6)} {VEC_LOOP:asn.itm(7)} {VEC_LOOP:asn.itm(8)} {VEC_LOOP:asn.itm(9)} {VEC_LOOP:asn.itm(10)} {VEC_LOOP:asn.itm(11)} {VEC_LOOP:asn.itm(12)} {VEC_LOOP:asn.itm(13)} {VEC_LOOP:asn.itm(14)} {VEC_LOOP:asn.itm(15)} {VEC_LOOP:asn.itm(16)} {VEC_LOOP:asn.itm(17)} {VEC_LOOP:asn.itm(18)} {VEC_LOOP:asn.itm(19)} {VEC_LOOP:asn.itm(20)} {VEC_LOOP:asn.itm(21)} {VEC_LOOP:asn.itm(22)} {VEC_LOOP:asn.itm(23)} {VEC_LOOP:asn.itm(24)} {VEC_LOOP:asn.itm(25)} {VEC_LOOP:asn.itm(26)} {VEC_LOOP:asn.itm(27)} {VEC_LOOP:asn.itm(28)} {VEC_LOOP:asn.itm(29)} {VEC_LOOP:asn.itm(30)} {VEC_LOOP:asn.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-933 -attr oid 930 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-934 -attr oid 931 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {VEC_LOOP:asn#7.itm(0)} -attr vt d
load net {VEC_LOOP:asn#7.itm(1)} -attr vt d
load net {VEC_LOOP:asn#7.itm(2)} -attr vt d
load net {VEC_LOOP:asn#7.itm(3)} -attr vt d
load net {VEC_LOOP:asn#7.itm(4)} -attr vt d
load net {VEC_LOOP:asn#7.itm(5)} -attr vt d
load net {VEC_LOOP:asn#7.itm(6)} -attr vt d
load net {VEC_LOOP:asn#7.itm(7)} -attr vt d
load net {VEC_LOOP:asn#7.itm(8)} -attr vt d
load net {VEC_LOOP:asn#7.itm(9)} -attr vt d
load net {VEC_LOOP:asn#7.itm(10)} -attr vt d
load net {VEC_LOOP:asn#7.itm(11)} -attr vt d
load net {VEC_LOOP:asn#7.itm(12)} -attr vt d
load net {VEC_LOOP:asn#7.itm(13)} -attr vt d
load net {VEC_LOOP:asn#7.itm(14)} -attr vt d
load net {VEC_LOOP:asn#7.itm(15)} -attr vt d
load net {VEC_LOOP:asn#7.itm(16)} -attr vt d
load net {VEC_LOOP:asn#7.itm(17)} -attr vt d
load net {VEC_LOOP:asn#7.itm(18)} -attr vt d
load net {VEC_LOOP:asn#7.itm(19)} -attr vt d
load net {VEC_LOOP:asn#7.itm(20)} -attr vt d
load net {VEC_LOOP:asn#7.itm(21)} -attr vt d
load net {VEC_LOOP:asn#7.itm(22)} -attr vt d
load net {VEC_LOOP:asn#7.itm(23)} -attr vt d
load net {VEC_LOOP:asn#7.itm(24)} -attr vt d
load net {VEC_LOOP:asn#7.itm(25)} -attr vt d
load net {VEC_LOOP:asn#7.itm(26)} -attr vt d
load net {VEC_LOOP:asn#7.itm(27)} -attr vt d
load net {VEC_LOOP:asn#7.itm(28)} -attr vt d
load net {VEC_LOOP:asn#7.itm(29)} -attr vt d
load net {VEC_LOOP:asn#7.itm(30)} -attr vt d
load net {VEC_LOOP:asn#7.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn#7.itm} 32 {VEC_LOOP:asn#7.itm(0)} {VEC_LOOP:asn#7.itm(1)} {VEC_LOOP:asn#7.itm(2)} {VEC_LOOP:asn#7.itm(3)} {VEC_LOOP:asn#7.itm(4)} {VEC_LOOP:asn#7.itm(5)} {VEC_LOOP:asn#7.itm(6)} {VEC_LOOP:asn#7.itm(7)} {VEC_LOOP:asn#7.itm(8)} {VEC_LOOP:asn#7.itm(9)} {VEC_LOOP:asn#7.itm(10)} {VEC_LOOP:asn#7.itm(11)} {VEC_LOOP:asn#7.itm(12)} {VEC_LOOP:asn#7.itm(13)} {VEC_LOOP:asn#7.itm(14)} {VEC_LOOP:asn#7.itm(15)} {VEC_LOOP:asn#7.itm(16)} {VEC_LOOP:asn#7.itm(17)} {VEC_LOOP:asn#7.itm(18)} {VEC_LOOP:asn#7.itm(19)} {VEC_LOOP:asn#7.itm(20)} {VEC_LOOP:asn#7.itm(21)} {VEC_LOOP:asn#7.itm(22)} {VEC_LOOP:asn#7.itm(23)} {VEC_LOOP:asn#7.itm(24)} {VEC_LOOP:asn#7.itm(25)} {VEC_LOOP:asn#7.itm(26)} {VEC_LOOP:asn#7.itm(27)} {VEC_LOOP:asn#7.itm(28)} {VEC_LOOP:asn#7.itm(29)} {VEC_LOOP:asn#7.itm(30)} {VEC_LOOP:asn#7.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-935 -attr oid 932 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-936 -attr oid 933 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(3)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#70.itm} 4 {COMP_LOOP:twiddle_f:mux1h#70.itm(0)} {COMP_LOOP:twiddle_f:mux1h#70.itm(1)} {COMP_LOOP:twiddle_f:mux1h#70.itm(2)} {COMP_LOOP:twiddle_f:mux1h#70.itm(3)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-937 -attr oid 934 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm}
load net {VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:mux.itm(9)} -attr vt d
load net {VEC_LOOP:mux.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux.itm} 11 {VEC_LOOP:mux.itm(0)} {VEC_LOOP:mux.itm(1)} {VEC_LOOP:mux.itm(2)} {VEC_LOOP:mux.itm(3)} {VEC_LOOP:mux.itm(4)} {VEC_LOOP:mux.itm(5)} {VEC_LOOP:mux.itm(6)} {VEC_LOOP:mux.itm(7)} {VEC_LOOP:mux.itm(8)} {VEC_LOOP:mux.itm(9)} {VEC_LOOP:mux.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-938 -attr oid 935 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-939 -attr oid 936 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:mux#19.itm(0)} -attr vt d
load net {VEC_LOOP:mux#19.itm(1)} -attr vt d
load net {VEC_LOOP:mux#19.itm(2)} -attr vt d
load net {VEC_LOOP:mux#19.itm(3)} -attr vt d
load net {VEC_LOOP:mux#19.itm(4)} -attr vt d
load net {VEC_LOOP:mux#19.itm(5)} -attr vt d
load net {VEC_LOOP:mux#19.itm(6)} -attr vt d
load net {VEC_LOOP:mux#19.itm(7)} -attr vt d
load net {VEC_LOOP:mux#19.itm(8)} -attr vt d
load net {VEC_LOOP:mux#19.itm(9)} -attr vt d
load net {VEC_LOOP:mux#19.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux#19.itm} 11 {VEC_LOOP:mux#19.itm(0)} {VEC_LOOP:mux#19.itm(1)} {VEC_LOOP:mux#19.itm(2)} {VEC_LOOP:mux#19.itm(3)} {VEC_LOOP:mux#19.itm(4)} {VEC_LOOP:mux#19.itm(5)} {VEC_LOOP:mux#19.itm(6)} {VEC_LOOP:mux#19.itm(7)} {VEC_LOOP:mux#19.itm(8)} {VEC_LOOP:mux#19.itm(9)} {VEC_LOOP:mux#19.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-940 -attr oid 937 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {STAGE_LOOP:mux#1.itm(0)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(1)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(2)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:mux#1.itm} 4 {STAGE_LOOP:mux#1.itm(0)} {STAGE_LOOP:mux#1.itm(1)} {STAGE_LOOP:mux#1.itm(2)} {STAGE_LOOP:mux#1.itm(3)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-941 -attr oid 938 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -attr vt d
load netBundle {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm} 4 {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-942 -attr oid 939 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {VEC_LOOP:conc#94.itm(0)} -attr vt d
load net {VEC_LOOP:conc#94.itm(1)} -attr vt d
load net {VEC_LOOP:conc#94.itm(2)} -attr vt d
load net {VEC_LOOP:conc#94.itm(3)} -attr vt d
load net {VEC_LOOP:conc#94.itm(4)} -attr vt d
load net {VEC_LOOP:conc#94.itm(5)} -attr vt d
load net {VEC_LOOP:conc#94.itm(6)} -attr vt d
load net {VEC_LOOP:conc#94.itm(7)} -attr vt d
load net {VEC_LOOP:conc#94.itm(8)} -attr vt d
load net {VEC_LOOP:conc#94.itm(9)} -attr vt d
load net {VEC_LOOP:conc#94.itm(10)} -attr vt d
load net {VEC_LOOP:conc#94.itm(11)} -attr vt d
load net {VEC_LOOP:conc#94.itm(12)} -attr vt d
load net {VEC_LOOP:conc#94.itm(13)} -attr vt d
load net {VEC_LOOP:conc#94.itm(14)} -attr vt d
load netBundle {VEC_LOOP:conc#94.itm} 15 {VEC_LOOP:conc#94.itm(0)} {VEC_LOOP:conc#94.itm(1)} {VEC_LOOP:conc#94.itm(2)} {VEC_LOOP:conc#94.itm(3)} {VEC_LOOP:conc#94.itm(4)} {VEC_LOOP:conc#94.itm(5)} {VEC_LOOP:conc#94.itm(6)} {VEC_LOOP:conc#94.itm(7)} {VEC_LOOP:conc#94.itm(8)} {VEC_LOOP:conc#94.itm(9)} {VEC_LOOP:conc#94.itm(10)} {VEC_LOOP:conc#94.itm(11)} {VEC_LOOP:conc#94.itm(12)} {VEC_LOOP:conc#94.itm(13)} {VEC_LOOP:conc#94.itm(14)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-943 -attr oid 940 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(9)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(10)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(11)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(12)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(13)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#1.itm} 14 {VEC_LOOP:VEC_LOOP:mux#1.itm(0)} {VEC_LOOP:VEC_LOOP:mux#1.itm(1)} {VEC_LOOP:VEC_LOOP:mux#1.itm(2)} {VEC_LOOP:VEC_LOOP:mux#1.itm(3)} {VEC_LOOP:VEC_LOOP:mux#1.itm(4)} {VEC_LOOP:VEC_LOOP:mux#1.itm(5)} {VEC_LOOP:VEC_LOOP:mux#1.itm(6)} {VEC_LOOP:VEC_LOOP:mux#1.itm(7)} {VEC_LOOP:VEC_LOOP:mux#1.itm(8)} {VEC_LOOP:VEC_LOOP:mux#1.itm(9)} {VEC_LOOP:VEC_LOOP:mux#1.itm(10)} {VEC_LOOP:VEC_LOOP:mux#1.itm(11)} {VEC_LOOP:VEC_LOOP:mux#1.itm(12)} {VEC_LOOP:VEC_LOOP:mux#1.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-944 -attr oid 941 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(13)} -attr vt d
load netBundle {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm} 14 {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(0)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(1)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(2)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(3)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(4)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(5)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(6)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(7)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(8)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(9)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(10)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(11)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(12)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-945 -attr oid 942 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {COMP_LOOP-2:not#11.itm(0)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(1)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(2)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(3)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(4)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(5)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(6)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(7)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(8)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(9)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(10)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(11)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(12)} -attr vt d
load net {COMP_LOOP-2:not#11.itm(13)} -attr vt d
load netBundle {COMP_LOOP-2:not#11.itm} 14 {COMP_LOOP-2:not#11.itm(0)} {COMP_LOOP-2:not#11.itm(1)} {COMP_LOOP-2:not#11.itm(2)} {COMP_LOOP-2:not#11.itm(3)} {COMP_LOOP-2:not#11.itm(4)} {COMP_LOOP-2:not#11.itm(5)} {COMP_LOOP-2:not#11.itm(6)} {COMP_LOOP-2:not#11.itm(7)} {COMP_LOOP-2:not#11.itm(8)} {COMP_LOOP-2:not#11.itm(9)} {COMP_LOOP-2:not#11.itm(10)} {COMP_LOOP-2:not#11.itm(11)} {COMP_LOOP-2:not#11.itm(12)} {COMP_LOOP-2:not#11.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-946 -attr oid 943 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(11)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(12)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(13)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm} 14 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(11)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(12)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-947 -attr oid 944 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {VEC_LOOP:conc#95.itm(0)} -attr vt d
load net {VEC_LOOP:conc#95.itm(1)} -attr vt d
load net {VEC_LOOP:conc#95.itm(2)} -attr vt d
load net {VEC_LOOP:conc#95.itm(3)} -attr vt d
load net {VEC_LOOP:conc#95.itm(4)} -attr vt d
load net {VEC_LOOP:conc#95.itm(5)} -attr vt d
load net {VEC_LOOP:conc#95.itm(6)} -attr vt d
load net {VEC_LOOP:conc#95.itm(7)} -attr vt d
load net {VEC_LOOP:conc#95.itm(8)} -attr vt d
load net {VEC_LOOP:conc#95.itm(9)} -attr vt d
load net {VEC_LOOP:conc#95.itm(10)} -attr vt d
load net {VEC_LOOP:conc#95.itm(11)} -attr vt d
load net {VEC_LOOP:conc#95.itm(12)} -attr vt d
load net {VEC_LOOP:conc#95.itm(13)} -attr vt d
load netBundle {VEC_LOOP:conc#95.itm} 14 {VEC_LOOP:conc#95.itm(0)} {VEC_LOOP:conc#95.itm(1)} {VEC_LOOP:conc#95.itm(2)} {VEC_LOOP:conc#95.itm(3)} {VEC_LOOP:conc#95.itm(4)} {VEC_LOOP:conc#95.itm(5)} {VEC_LOOP:conc#95.itm(6)} {VEC_LOOP:conc#95.itm(7)} {VEC_LOOP:conc#95.itm(8)} {VEC_LOOP:conc#95.itm(9)} {VEC_LOOP:conc#95.itm(10)} {VEC_LOOP:conc#95.itm(11)} {VEC_LOOP:conc#95.itm(12)} {VEC_LOOP:conc#95.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-948 -attr oid 945 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(10)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#2.itm} 11 {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} {VEC_LOOP:VEC_LOOP:mux#2.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-949 -attr oid 946 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(10)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm} 11 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-950 -attr oid 947 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:conc#97.itm(0)} -attr vt d
load net {VEC_LOOP:conc#97.itm(1)} -attr vt d
load net {VEC_LOOP:conc#97.itm(2)} -attr vt d
load net {VEC_LOOP:conc#97.itm(3)} -attr vt d
load net {VEC_LOOP:conc#97.itm(4)} -attr vt d
load net {VEC_LOOP:conc#97.itm(5)} -attr vt d
load net {VEC_LOOP:conc#97.itm(6)} -attr vt d
load net {VEC_LOOP:conc#97.itm(7)} -attr vt d
load net {VEC_LOOP:conc#97.itm(8)} -attr vt d
load net {VEC_LOOP:conc#97.itm(9)} -attr vt d
load net {VEC_LOOP:conc#97.itm(10)} -attr vt d
load net {VEC_LOOP:conc#97.itm(11)} -attr vt d
load net {VEC_LOOP:conc#97.itm(12)} -attr vt d
load netBundle {VEC_LOOP:conc#97.itm} 13 {VEC_LOOP:conc#97.itm(0)} {VEC_LOOP:conc#97.itm(1)} {VEC_LOOP:conc#97.itm(2)} {VEC_LOOP:conc#97.itm(3)} {VEC_LOOP:conc#97.itm(4)} {VEC_LOOP:conc#97.itm(5)} {VEC_LOOP:conc#97.itm(6)} {VEC_LOOP:conc#97.itm(7)} {VEC_LOOP:conc#97.itm(8)} {VEC_LOOP:conc#97.itm(9)} {VEC_LOOP:conc#97.itm(10)} {VEC_LOOP:conc#97.itm(11)} {VEC_LOOP:conc#97.itm(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-951 -attr oid 948 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(9)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(10)} -attr vt d
load net {VEC_LOOP:mux1h#17.itm(11)} -attr vt d
load netBundle {VEC_LOOP:mux1h#17.itm} 12 {VEC_LOOP:mux1h#17.itm(0)} {VEC_LOOP:mux1h#17.itm(1)} {VEC_LOOP:mux1h#17.itm(2)} {VEC_LOOP:mux1h#17.itm(3)} {VEC_LOOP:mux1h#17.itm(4)} {VEC_LOOP:mux1h#17.itm(5)} {VEC_LOOP:mux1h#17.itm(6)} {VEC_LOOP:mux1h#17.itm(7)} {VEC_LOOP:mux1h#17.itm(8)} {VEC_LOOP:mux1h#17.itm(9)} {VEC_LOOP:mux1h#17.itm(10)} {VEC_LOOP:mux1h#17.itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-952 -attr oid 949 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(10)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm} 12 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(10)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-953 -attr oid 950 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(9)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(10)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm} 12 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(9)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(10)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-954 -attr oid 951 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {conc#1.itm(0)} -attr vt d
load net {conc#1.itm(1)} -attr vt d
load net {conc#1.itm(2)} -attr vt d
load net {conc#1.itm(3)} -attr vt d
load net {conc#1.itm(4)} -attr vt d
load net {conc#1.itm(5)} -attr vt d
load net {conc#1.itm(6)} -attr vt d
load net {conc#1.itm(7)} -attr vt d
load net {conc#1.itm(8)} -attr vt d
load net {conc#1.itm(9)} -attr vt d
load net {conc#1.itm(10)} -attr vt d
load net {conc#1.itm(11)} -attr vt d
load netBundle {conc#1.itm} 12 {conc#1.itm(0)} {conc#1.itm(1)} {conc#1.itm(2)} {conc#1.itm(3)} {conc#1.itm(4)} {conc#1.itm(5)} {conc#1.itm(6)} {conc#1.itm(7)} {conc#1.itm(8)} {conc#1.itm(9)} {conc#1.itm(10)} {conc#1.itm(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(0)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(1)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(2)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(3)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(4)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(5)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(6)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(7)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(8)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(9)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(10)} -attr vt d
load netBundle {COMP_LOOP-8:not#3.itm} 11 {COMP_LOOP-8:not#3.itm(0)} {COMP_LOOP-8:not#3.itm(1)} {COMP_LOOP-8:not#3.itm(2)} {COMP_LOOP-8:not#3.itm(3)} {COMP_LOOP-8:not#3.itm(4)} {COMP_LOOP-8:not#3.itm(5)} {COMP_LOOP-8:not#3.itm(6)} {COMP_LOOP-8:not#3.itm(7)} {COMP_LOOP-8:not#3.itm(8)} {COMP_LOOP-8:not#3.itm(9)} {COMP_LOOP-8:not#3.itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-955 -attr oid 952 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(10)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm} 11 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm(10)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-956 -attr oid 953 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {COMP_LOOP-4:not#3.itm(0)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(1)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(2)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(3)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(4)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(5)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(6)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(7)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(8)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(9)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(10)} -attr vt d
load net {COMP_LOOP-4:not#3.itm(11)} -attr vt d
load netBundle {COMP_LOOP-4:not#3.itm} 12 {COMP_LOOP-4:not#3.itm(0)} {COMP_LOOP-4:not#3.itm(1)} {COMP_LOOP-4:not#3.itm(2)} {COMP_LOOP-4:not#3.itm(3)} {COMP_LOOP-4:not#3.itm(4)} {COMP_LOOP-4:not#3.itm(5)} {COMP_LOOP-4:not#3.itm(6)} {COMP_LOOP-4:not#3.itm(7)} {COMP_LOOP-4:not#3.itm(8)} {COMP_LOOP-4:not#3.itm(9)} {COMP_LOOP-4:not#3.itm(10)} {COMP_LOOP-4:not#3.itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-957 -attr oid 954 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(11)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm} 12 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm(11)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-958 -attr oid 955 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {VEC_LOOP:conc#96.itm(0)} -attr vt d
load net {VEC_LOOP:conc#96.itm(1)} -attr vt d
load net {VEC_LOOP:conc#96.itm(2)} -attr vt d
load net {VEC_LOOP:conc#96.itm(3)} -attr vt d
load net {VEC_LOOP:conc#96.itm(4)} -attr vt d
load net {VEC_LOOP:conc#96.itm(5)} -attr vt d
load net {VEC_LOOP:conc#96.itm(6)} -attr vt d
load net {VEC_LOOP:conc#96.itm(7)} -attr vt d
load net {VEC_LOOP:conc#96.itm(8)} -attr vt d
load net {VEC_LOOP:conc#96.itm(9)} -attr vt d
load net {VEC_LOOP:conc#96.itm(10)} -attr vt d
load net {VEC_LOOP:conc#96.itm(11)} -attr vt d
load net {VEC_LOOP:conc#96.itm(12)} -attr vt d
load netBundle {VEC_LOOP:conc#96.itm} 13 {VEC_LOOP:conc#96.itm(0)} {VEC_LOOP:conc#96.itm(1)} {VEC_LOOP:conc#96.itm(2)} {VEC_LOOP:conc#96.itm(3)} {VEC_LOOP:conc#96.itm(4)} {VEC_LOOP:conc#96.itm(5)} {VEC_LOOP:conc#96.itm(6)} {VEC_LOOP:conc#96.itm(7)} {VEC_LOOP:conc#96.itm(8)} {VEC_LOOP:conc#96.itm(9)} {VEC_LOOP:conc#96.itm(10)} {VEC_LOOP:conc#96.itm(11)} {VEC_LOOP:conc#96.itm(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-959 -attr oid 956 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#18.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#18.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#18.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#18.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#18.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#18.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#18.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#18.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h#18.itm(9)} -attr vt d
load netBundle {VEC_LOOP:mux1h#18.itm} 10 {VEC_LOOP:mux1h#18.itm(0)} {VEC_LOOP:mux1h#18.itm(1)} {VEC_LOOP:mux1h#18.itm(2)} {VEC_LOOP:mux1h#18.itm(3)} {VEC_LOOP:mux1h#18.itm(4)} {VEC_LOOP:mux1h#18.itm(5)} {VEC_LOOP:mux1h#18.itm(6)} {VEC_LOOP:mux1h#18.itm(7)} {VEC_LOOP:mux1h#18.itm(8)} {VEC_LOOP:mux1h#18.itm(9)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-960 -attr oid 957 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm} 10 {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(0)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(1)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(2)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(3)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(4)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(5)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(6)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(7)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(8)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm(9)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-961 -attr oid 958 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm} 10 {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(0)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(1)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(2)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(3)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(4)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(5)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(6)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(7)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(8)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm(9)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-962 -attr oid 959 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {conc#7.itm(0)} -attr vt d
load net {conc#7.itm(1)} -attr vt d
load net {conc#7.itm(2)} -attr vt d
load net {conc#7.itm(3)} -attr vt d
load net {conc#7.itm(4)} -attr vt d
load net {conc#7.itm(5)} -attr vt d
load net {conc#7.itm(6)} -attr vt d
load net {conc#7.itm(7)} -attr vt d
load net {conc#7.itm(8)} -attr vt d
load net {conc#7.itm(9)} -attr vt d
load netBundle {conc#7.itm} 10 {conc#7.itm(0)} {conc#7.itm(1)} {conc#7.itm(2)} {conc#7.itm(3)} {conc#7.itm(4)} {conc#7.itm(5)} {conc#7.itm(6)} {conc#7.itm(7)} {conc#7.itm(8)} {conc#7.itm(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(7)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm} 9 {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(0)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(1)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(2)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(3)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(4)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(5)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(6)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(7)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm(8)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-963 -attr oid 960 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-2).itm}
load net {VEC_LOOP:conc#92.itm(0)} -attr vt d
load net {VEC_LOOP:conc#92.itm(1)} -attr vt d
load net {VEC_LOOP:conc#92.itm(2)} -attr vt d
load net {VEC_LOOP:conc#92.itm(3)} -attr vt d
load net {VEC_LOOP:conc#92.itm(4)} -attr vt d
load net {VEC_LOOP:conc#92.itm(5)} -attr vt d
load net {VEC_LOOP:conc#92.itm(6)} -attr vt d
load net {VEC_LOOP:conc#92.itm(7)} -attr vt d
load net {VEC_LOOP:conc#92.itm(8)} -attr vt d
load net {VEC_LOOP:conc#92.itm(9)} -attr vt d
load net {VEC_LOOP:conc#92.itm(10)} -attr vt d
load net {VEC_LOOP:conc#92.itm(11)} -attr vt d
load net {VEC_LOOP:conc#92.itm(12)} -attr vt d
load net {VEC_LOOP:conc#92.itm(13)} -attr vt d
load netBundle {VEC_LOOP:conc#92.itm} 14 {VEC_LOOP:conc#92.itm(0)} {VEC_LOOP:conc#92.itm(1)} {VEC_LOOP:conc#92.itm(2)} {VEC_LOOP:conc#92.itm(3)} {VEC_LOOP:conc#92.itm(4)} {VEC_LOOP:conc#92.itm(5)} {VEC_LOOP:conc#92.itm(6)} {VEC_LOOP:conc#92.itm(7)} {VEC_LOOP:conc#92.itm(8)} {VEC_LOOP:conc#92.itm(9)} {VEC_LOOP:conc#92.itm(10)} {VEC_LOOP:conc#92.itm(11)} {VEC_LOOP:conc#92.itm(12)} {VEC_LOOP:conc#92.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-964 -attr oid 961 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {VEC_LOOP:or#19.itm(0)} -attr vt d
load net {VEC_LOOP:or#19.itm(1)} -attr vt d
load netBundle {VEC_LOOP:or#19.itm} 2 {VEC_LOOP:or#19.itm(0)} {VEC_LOOP:or#19.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-965 -attr oid 962 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.itm}
load net {VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm(1)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm} 2 {VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm(0)} {VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-966 -attr oid 963 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm}
load net {VEC_LOOP:mux#24.itm(0)} -attr vt d
load net {VEC_LOOP:mux#24.itm(1)} -attr vt d
load netBundle {VEC_LOOP:mux#24.itm} 2 {VEC_LOOP:mux#24.itm(0)} {VEC_LOOP:mux#24.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-967 -attr oid 964 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:exs#4.itm(0)} -attr vt d
load net {VEC_LOOP:exs#4.itm(1)} -attr vt d
load netBundle {VEC_LOOP:exs#4.itm} 2 {VEC_LOOP:exs#4.itm(0)} {VEC_LOOP:exs#4.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-968 -attr oid 965 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#4.itm}
load net {VEC_LOOP:exs#1.itm(0)} -attr vt d
load net {VEC_LOOP:exs#1.itm(1)} -attr vt d
load netBundle {VEC_LOOP:exs#1.itm} 2 {VEC_LOOP:exs#1.itm(0)} {VEC_LOOP:exs#1.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-969 -attr oid 966 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {VEC_LOOP:conc#93.itm(0)} -attr vt d
load net {VEC_LOOP:conc#93.itm(1)} -attr vt d
load net {VEC_LOOP:conc#93.itm(2)} -attr vt d
load net {VEC_LOOP:conc#93.itm(3)} -attr vt d
load net {VEC_LOOP:conc#93.itm(4)} -attr vt d
load net {VEC_LOOP:conc#93.itm(5)} -attr vt d
load net {VEC_LOOP:conc#93.itm(6)} -attr vt d
load net {VEC_LOOP:conc#93.itm(7)} -attr vt d
load net {VEC_LOOP:conc#93.itm(8)} -attr vt d
load net {VEC_LOOP:conc#93.itm(9)} -attr vt d
load net {VEC_LOOP:conc#93.itm(10)} -attr vt d
load net {VEC_LOOP:conc#93.itm(11)} -attr vt d
load net {VEC_LOOP:conc#93.itm(12)} -attr vt d
load net {VEC_LOOP:conc#93.itm(13)} -attr vt d
load netBundle {VEC_LOOP:conc#93.itm} 14 {VEC_LOOP:conc#93.itm(0)} {VEC_LOOP:conc#93.itm(1)} {VEC_LOOP:conc#93.itm(2)} {VEC_LOOP:conc#93.itm(3)} {VEC_LOOP:conc#93.itm(4)} {VEC_LOOP:conc#93.itm(5)} {VEC_LOOP:conc#93.itm(6)} {VEC_LOOP:conc#93.itm(7)} {VEC_LOOP:conc#93.itm(8)} {VEC_LOOP:conc#93.itm(9)} {VEC_LOOP:conc#93.itm(10)} {VEC_LOOP:conc#93.itm(11)} {VEC_LOOP:conc#93.itm(12)} {VEC_LOOP:conc#93.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-970 -attr oid 967 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {VEC_LOOP:or#20.itm(0)} -attr vt d
load net {VEC_LOOP:or#20.itm(1)} -attr vt d
load net {VEC_LOOP:or#20.itm(2)} -attr vt d
load netBundle {VEC_LOOP:or#20.itm} 3 {VEC_LOOP:or#20.itm(0)} {VEC_LOOP:or#20.itm(1)} {VEC_LOOP:or#20.itm(2)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-971 -attr oid 968 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#20.itm}
load net {VEC_LOOP:VEC_LOOP:nor.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:nor.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:nor.itm(2)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:nor.itm} 3 {VEC_LOOP:VEC_LOOP:nor.itm(0)} {VEC_LOOP:VEC_LOOP:nor.itm(1)} {VEC_LOOP:VEC_LOOP:nor.itm(2)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-972 -attr oid 969 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:nor.itm}
load net {VEC_LOOP:mux1h#25.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(2)} -attr vt d
load netBundle {VEC_LOOP:mux1h#25.itm} 3 {VEC_LOOP:mux1h#25.itm(0)} {VEC_LOOP:mux1h#25.itm(1)} {VEC_LOOP:mux1h#25.itm(2)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-973 -attr oid 970 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:exs#2.itm(0)} -attr vt d
load net {VEC_LOOP:exs#2.itm(1)} -attr vt d
load net {VEC_LOOP:exs#2.itm(2)} -attr vt d
load netBundle {VEC_LOOP:exs#2.itm} 3 {VEC_LOOP:exs#2.itm(0)} {VEC_LOOP:exs#2.itm(1)} {VEC_LOOP:exs#2.itm(2)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-974 -attr oid 971 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {VEC_LOOP:exs#3.itm(0)} -attr vt d
load net {VEC_LOOP:exs#3.itm(1)} -attr vt d
load net {VEC_LOOP:exs#3.itm(2)} -attr vt d
load netBundle {VEC_LOOP:exs#3.itm} 3 {VEC_LOOP:exs#3.itm(0)} {VEC_LOOP:exs#3.itm(1)} {VEC_LOOP:exs#3.itm(2)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-975 -attr oid 972 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(11)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(12)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(13)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm} 14 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(11)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(12)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-976 -attr oid 973 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {VEC_LOOP:mux#20.itm(0)} -attr vt d
load net {VEC_LOOP:mux#20.itm(1)} -attr vt d
load net {VEC_LOOP:mux#20.itm(2)} -attr vt d
load net {VEC_LOOP:mux#20.itm(3)} -attr vt d
load net {VEC_LOOP:mux#20.itm(4)} -attr vt d
load net {VEC_LOOP:mux#20.itm(5)} -attr vt d
load net {VEC_LOOP:mux#20.itm(6)} -attr vt d
load net {VEC_LOOP:mux#20.itm(7)} -attr vt d
load net {VEC_LOOP:mux#20.itm(8)} -attr vt d
load net {VEC_LOOP:mux#20.itm(9)} -attr vt d
load net {VEC_LOOP:mux#20.itm(10)} -attr vt d
load net {VEC_LOOP:mux#20.itm(11)} -attr vt d
load net {VEC_LOOP:mux#20.itm(12)} -attr vt d
load net {VEC_LOOP:mux#20.itm(13)} -attr vt d
load net {VEC_LOOP:mux#20.itm(14)} -attr vt d
load net {VEC_LOOP:mux#20.itm(15)} -attr vt d
load net {VEC_LOOP:mux#20.itm(16)} -attr vt d
load net {VEC_LOOP:mux#20.itm(17)} -attr vt d
load net {VEC_LOOP:mux#20.itm(18)} -attr vt d
load net {VEC_LOOP:mux#20.itm(19)} -attr vt d
load net {VEC_LOOP:mux#20.itm(20)} -attr vt d
load net {VEC_LOOP:mux#20.itm(21)} -attr vt d
load net {VEC_LOOP:mux#20.itm(22)} -attr vt d
load net {VEC_LOOP:mux#20.itm(23)} -attr vt d
load net {VEC_LOOP:mux#20.itm(24)} -attr vt d
load net {VEC_LOOP:mux#20.itm(25)} -attr vt d
load net {VEC_LOOP:mux#20.itm(26)} -attr vt d
load net {VEC_LOOP:mux#20.itm(27)} -attr vt d
load net {VEC_LOOP:mux#20.itm(28)} -attr vt d
load net {VEC_LOOP:mux#20.itm(29)} -attr vt d
load net {VEC_LOOP:mux#20.itm(30)} -attr vt d
load net {VEC_LOOP:mux#20.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#20.itm} 32 {VEC_LOOP:mux#20.itm(0)} {VEC_LOOP:mux#20.itm(1)} {VEC_LOOP:mux#20.itm(2)} {VEC_LOOP:mux#20.itm(3)} {VEC_LOOP:mux#20.itm(4)} {VEC_LOOP:mux#20.itm(5)} {VEC_LOOP:mux#20.itm(6)} {VEC_LOOP:mux#20.itm(7)} {VEC_LOOP:mux#20.itm(8)} {VEC_LOOP:mux#20.itm(9)} {VEC_LOOP:mux#20.itm(10)} {VEC_LOOP:mux#20.itm(11)} {VEC_LOOP:mux#20.itm(12)} {VEC_LOOP:mux#20.itm(13)} {VEC_LOOP:mux#20.itm(14)} {VEC_LOOP:mux#20.itm(15)} {VEC_LOOP:mux#20.itm(16)} {VEC_LOOP:mux#20.itm(17)} {VEC_LOOP:mux#20.itm(18)} {VEC_LOOP:mux#20.itm(19)} {VEC_LOOP:mux#20.itm(20)} {VEC_LOOP:mux#20.itm(21)} {VEC_LOOP:mux#20.itm(22)} {VEC_LOOP:mux#20.itm(23)} {VEC_LOOP:mux#20.itm(24)} {VEC_LOOP:mux#20.itm(25)} {VEC_LOOP:mux#20.itm(26)} {VEC_LOOP:mux#20.itm(27)} {VEC_LOOP:mux#20.itm(28)} {VEC_LOOP:mux#20.itm(29)} {VEC_LOOP:mux#20.itm(30)} {VEC_LOOP:mux#20.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-977 -attr oid 974 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-978 -attr oid 975 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-979 -attr oid 976 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {VEC_LOOP:mux#21.itm(0)} -attr vt d
load net {VEC_LOOP:mux#21.itm(1)} -attr vt d
load net {VEC_LOOP:mux#21.itm(2)} -attr vt d
load net {VEC_LOOP:mux#21.itm(3)} -attr vt d
load net {VEC_LOOP:mux#21.itm(4)} -attr vt d
load net {VEC_LOOP:mux#21.itm(5)} -attr vt d
load net {VEC_LOOP:mux#21.itm(6)} -attr vt d
load net {VEC_LOOP:mux#21.itm(7)} -attr vt d
load net {VEC_LOOP:mux#21.itm(8)} -attr vt d
load net {VEC_LOOP:mux#21.itm(9)} -attr vt d
load net {VEC_LOOP:mux#21.itm(10)} -attr vt d
load net {VEC_LOOP:mux#21.itm(11)} -attr vt d
load net {VEC_LOOP:mux#21.itm(12)} -attr vt d
load net {VEC_LOOP:mux#21.itm(13)} -attr vt d
load net {VEC_LOOP:mux#21.itm(14)} -attr vt d
load net {VEC_LOOP:mux#21.itm(15)} -attr vt d
load net {VEC_LOOP:mux#21.itm(16)} -attr vt d
load net {VEC_LOOP:mux#21.itm(17)} -attr vt d
load net {VEC_LOOP:mux#21.itm(18)} -attr vt d
load net {VEC_LOOP:mux#21.itm(19)} -attr vt d
load net {VEC_LOOP:mux#21.itm(20)} -attr vt d
load net {VEC_LOOP:mux#21.itm(21)} -attr vt d
load net {VEC_LOOP:mux#21.itm(22)} -attr vt d
load net {VEC_LOOP:mux#21.itm(23)} -attr vt d
load net {VEC_LOOP:mux#21.itm(24)} -attr vt d
load net {VEC_LOOP:mux#21.itm(25)} -attr vt d
load net {VEC_LOOP:mux#21.itm(26)} -attr vt d
load net {VEC_LOOP:mux#21.itm(27)} -attr vt d
load net {VEC_LOOP:mux#21.itm(28)} -attr vt d
load net {VEC_LOOP:mux#21.itm(29)} -attr vt d
load net {VEC_LOOP:mux#21.itm(30)} -attr vt d
load net {VEC_LOOP:mux#21.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#21.itm} 32 {VEC_LOOP:mux#21.itm(0)} {VEC_LOOP:mux#21.itm(1)} {VEC_LOOP:mux#21.itm(2)} {VEC_LOOP:mux#21.itm(3)} {VEC_LOOP:mux#21.itm(4)} {VEC_LOOP:mux#21.itm(5)} {VEC_LOOP:mux#21.itm(6)} {VEC_LOOP:mux#21.itm(7)} {VEC_LOOP:mux#21.itm(8)} {VEC_LOOP:mux#21.itm(9)} {VEC_LOOP:mux#21.itm(10)} {VEC_LOOP:mux#21.itm(11)} {VEC_LOOP:mux#21.itm(12)} {VEC_LOOP:mux#21.itm(13)} {VEC_LOOP:mux#21.itm(14)} {VEC_LOOP:mux#21.itm(15)} {VEC_LOOP:mux#21.itm(16)} {VEC_LOOP:mux#21.itm(17)} {VEC_LOOP:mux#21.itm(18)} {VEC_LOOP:mux#21.itm(19)} {VEC_LOOP:mux#21.itm(20)} {VEC_LOOP:mux#21.itm(21)} {VEC_LOOP:mux#21.itm(22)} {VEC_LOOP:mux#21.itm(23)} {VEC_LOOP:mux#21.itm(24)} {VEC_LOOP:mux#21.itm(25)} {VEC_LOOP:mux#21.itm(26)} {VEC_LOOP:mux#21.itm(27)} {VEC_LOOP:mux#21.itm(28)} {VEC_LOOP:mux#21.itm(29)} {VEC_LOOP:mux#21.itm(30)} {VEC_LOOP:mux#21.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-980 -attr oid 977 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP-1:factor2:not#1.itm} 32 {COMP_LOOP-1:factor2:not#1.itm(0)} {COMP_LOOP-1:factor2:not#1.itm(1)} {COMP_LOOP-1:factor2:not#1.itm(2)} {COMP_LOOP-1:factor2:not#1.itm(3)} {COMP_LOOP-1:factor2:not#1.itm(4)} {COMP_LOOP-1:factor2:not#1.itm(5)} {COMP_LOOP-1:factor2:not#1.itm(6)} {COMP_LOOP-1:factor2:not#1.itm(7)} {COMP_LOOP-1:factor2:not#1.itm(8)} {COMP_LOOP-1:factor2:not#1.itm(9)} {COMP_LOOP-1:factor2:not#1.itm(10)} {COMP_LOOP-1:factor2:not#1.itm(11)} {COMP_LOOP-1:factor2:not#1.itm(12)} {COMP_LOOP-1:factor2:not#1.itm(13)} {COMP_LOOP-1:factor2:not#1.itm(14)} {COMP_LOOP-1:factor2:not#1.itm(15)} {COMP_LOOP-1:factor2:not#1.itm(16)} {COMP_LOOP-1:factor2:not#1.itm(17)} {COMP_LOOP-1:factor2:not#1.itm(18)} {COMP_LOOP-1:factor2:not#1.itm(19)} {COMP_LOOP-1:factor2:not#1.itm(20)} {COMP_LOOP-1:factor2:not#1.itm(21)} {COMP_LOOP-1:factor2:not#1.itm(22)} {COMP_LOOP-1:factor2:not#1.itm(23)} {COMP_LOOP-1:factor2:not#1.itm(24)} {COMP_LOOP-1:factor2:not#1.itm(25)} {COMP_LOOP-1:factor2:not#1.itm(26)} {COMP_LOOP-1:factor2:not#1.itm(27)} {COMP_LOOP-1:factor2:not#1.itm(28)} {COMP_LOOP-1:factor2:not#1.itm(29)} {COMP_LOOP-1:factor2:not#1.itm(30)} {COMP_LOOP-1:factor2:not#1.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-981 -attr oid 978 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-982 -attr oid 979 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP-3:factor2:not#1.itm} 32 {COMP_LOOP-3:factor2:not#1.itm(0)} {COMP_LOOP-3:factor2:not#1.itm(1)} {COMP_LOOP-3:factor2:not#1.itm(2)} {COMP_LOOP-3:factor2:not#1.itm(3)} {COMP_LOOP-3:factor2:not#1.itm(4)} {COMP_LOOP-3:factor2:not#1.itm(5)} {COMP_LOOP-3:factor2:not#1.itm(6)} {COMP_LOOP-3:factor2:not#1.itm(7)} {COMP_LOOP-3:factor2:not#1.itm(8)} {COMP_LOOP-3:factor2:not#1.itm(9)} {COMP_LOOP-3:factor2:not#1.itm(10)} {COMP_LOOP-3:factor2:not#1.itm(11)} {COMP_LOOP-3:factor2:not#1.itm(12)} {COMP_LOOP-3:factor2:not#1.itm(13)} {COMP_LOOP-3:factor2:not#1.itm(14)} {COMP_LOOP-3:factor2:not#1.itm(15)} {COMP_LOOP-3:factor2:not#1.itm(16)} {COMP_LOOP-3:factor2:not#1.itm(17)} {COMP_LOOP-3:factor2:not#1.itm(18)} {COMP_LOOP-3:factor2:not#1.itm(19)} {COMP_LOOP-3:factor2:not#1.itm(20)} {COMP_LOOP-3:factor2:not#1.itm(21)} {COMP_LOOP-3:factor2:not#1.itm(22)} {COMP_LOOP-3:factor2:not#1.itm(23)} {COMP_LOOP-3:factor2:not#1.itm(24)} {COMP_LOOP-3:factor2:not#1.itm(25)} {COMP_LOOP-3:factor2:not#1.itm(26)} {COMP_LOOP-3:factor2:not#1.itm(27)} {COMP_LOOP-3:factor2:not#1.itm(28)} {COMP_LOOP-3:factor2:not#1.itm(29)} {COMP_LOOP-3:factor2:not#1.itm(30)} {COMP_LOOP-3:factor2:not#1.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-983 -attr oid 980 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-984 -attr oid 981 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {VEC_LOOP:mux#22.itm(0)} -attr vt d
load net {VEC_LOOP:mux#22.itm(1)} -attr vt d
load net {VEC_LOOP:mux#22.itm(2)} -attr vt d
load net {VEC_LOOP:mux#22.itm(3)} -attr vt d
load net {VEC_LOOP:mux#22.itm(4)} -attr vt d
load net {VEC_LOOP:mux#22.itm(5)} -attr vt d
load net {VEC_LOOP:mux#22.itm(6)} -attr vt d
load net {VEC_LOOP:mux#22.itm(7)} -attr vt d
load net {VEC_LOOP:mux#22.itm(8)} -attr vt d
load net {VEC_LOOP:mux#22.itm(9)} -attr vt d
load net {VEC_LOOP:mux#22.itm(10)} -attr vt d
load net {VEC_LOOP:mux#22.itm(11)} -attr vt d
load net {VEC_LOOP:mux#22.itm(12)} -attr vt d
load net {VEC_LOOP:mux#22.itm(13)} -attr vt d
load net {VEC_LOOP:mux#22.itm(14)} -attr vt d
load net {VEC_LOOP:mux#22.itm(15)} -attr vt d
load net {VEC_LOOP:mux#22.itm(16)} -attr vt d
load net {VEC_LOOP:mux#22.itm(17)} -attr vt d
load net {VEC_LOOP:mux#22.itm(18)} -attr vt d
load net {VEC_LOOP:mux#22.itm(19)} -attr vt d
load net {VEC_LOOP:mux#22.itm(20)} -attr vt d
load net {VEC_LOOP:mux#22.itm(21)} -attr vt d
load net {VEC_LOOP:mux#22.itm(22)} -attr vt d
load net {VEC_LOOP:mux#22.itm(23)} -attr vt d
load net {VEC_LOOP:mux#22.itm(24)} -attr vt d
load net {VEC_LOOP:mux#22.itm(25)} -attr vt d
load net {VEC_LOOP:mux#22.itm(26)} -attr vt d
load net {VEC_LOOP:mux#22.itm(27)} -attr vt d
load net {VEC_LOOP:mux#22.itm(28)} -attr vt d
load net {VEC_LOOP:mux#22.itm(29)} -attr vt d
load net {VEC_LOOP:mux#22.itm(30)} -attr vt d
load net {VEC_LOOP:mux#22.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#22.itm} 32 {VEC_LOOP:mux#22.itm(0)} {VEC_LOOP:mux#22.itm(1)} {VEC_LOOP:mux#22.itm(2)} {VEC_LOOP:mux#22.itm(3)} {VEC_LOOP:mux#22.itm(4)} {VEC_LOOP:mux#22.itm(5)} {VEC_LOOP:mux#22.itm(6)} {VEC_LOOP:mux#22.itm(7)} {VEC_LOOP:mux#22.itm(8)} {VEC_LOOP:mux#22.itm(9)} {VEC_LOOP:mux#22.itm(10)} {VEC_LOOP:mux#22.itm(11)} {VEC_LOOP:mux#22.itm(12)} {VEC_LOOP:mux#22.itm(13)} {VEC_LOOP:mux#22.itm(14)} {VEC_LOOP:mux#22.itm(15)} {VEC_LOOP:mux#22.itm(16)} {VEC_LOOP:mux#22.itm(17)} {VEC_LOOP:mux#22.itm(18)} {VEC_LOOP:mux#22.itm(19)} {VEC_LOOP:mux#22.itm(20)} {VEC_LOOP:mux#22.itm(21)} {VEC_LOOP:mux#22.itm(22)} {VEC_LOOP:mux#22.itm(23)} {VEC_LOOP:mux#22.itm(24)} {VEC_LOOP:mux#22.itm(25)} {VEC_LOOP:mux#22.itm(26)} {VEC_LOOP:mux#22.itm(27)} {VEC_LOOP:mux#22.itm(28)} {VEC_LOOP:mux#22.itm(29)} {VEC_LOOP:mux#22.itm(30)} {VEC_LOOP:mux#22.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-985 -attr oid 982 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-986 -attr oid 983 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-987 -attr oid 984 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {VEC_LOOP:mux#23.itm(0)} -attr vt d
load net {VEC_LOOP:mux#23.itm(1)} -attr vt d
load net {VEC_LOOP:mux#23.itm(2)} -attr vt d
load net {VEC_LOOP:mux#23.itm(3)} -attr vt d
load net {VEC_LOOP:mux#23.itm(4)} -attr vt d
load net {VEC_LOOP:mux#23.itm(5)} -attr vt d
load net {VEC_LOOP:mux#23.itm(6)} -attr vt d
load net {VEC_LOOP:mux#23.itm(7)} -attr vt d
load net {VEC_LOOP:mux#23.itm(8)} -attr vt d
load net {VEC_LOOP:mux#23.itm(9)} -attr vt d
load net {VEC_LOOP:mux#23.itm(10)} -attr vt d
load net {VEC_LOOP:mux#23.itm(11)} -attr vt d
load net {VEC_LOOP:mux#23.itm(12)} -attr vt d
load net {VEC_LOOP:mux#23.itm(13)} -attr vt d
load net {VEC_LOOP:mux#23.itm(14)} -attr vt d
load net {VEC_LOOP:mux#23.itm(15)} -attr vt d
load net {VEC_LOOP:mux#23.itm(16)} -attr vt d
load net {VEC_LOOP:mux#23.itm(17)} -attr vt d
load net {VEC_LOOP:mux#23.itm(18)} -attr vt d
load net {VEC_LOOP:mux#23.itm(19)} -attr vt d
load net {VEC_LOOP:mux#23.itm(20)} -attr vt d
load net {VEC_LOOP:mux#23.itm(21)} -attr vt d
load net {VEC_LOOP:mux#23.itm(22)} -attr vt d
load net {VEC_LOOP:mux#23.itm(23)} -attr vt d
load net {VEC_LOOP:mux#23.itm(24)} -attr vt d
load net {VEC_LOOP:mux#23.itm(25)} -attr vt d
load net {VEC_LOOP:mux#23.itm(26)} -attr vt d
load net {VEC_LOOP:mux#23.itm(27)} -attr vt d
load net {VEC_LOOP:mux#23.itm(28)} -attr vt d
load net {VEC_LOOP:mux#23.itm(29)} -attr vt d
load net {VEC_LOOP:mux#23.itm(30)} -attr vt d
load net {VEC_LOOP:mux#23.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#23.itm} 32 {VEC_LOOP:mux#23.itm(0)} {VEC_LOOP:mux#23.itm(1)} {VEC_LOOP:mux#23.itm(2)} {VEC_LOOP:mux#23.itm(3)} {VEC_LOOP:mux#23.itm(4)} {VEC_LOOP:mux#23.itm(5)} {VEC_LOOP:mux#23.itm(6)} {VEC_LOOP:mux#23.itm(7)} {VEC_LOOP:mux#23.itm(8)} {VEC_LOOP:mux#23.itm(9)} {VEC_LOOP:mux#23.itm(10)} {VEC_LOOP:mux#23.itm(11)} {VEC_LOOP:mux#23.itm(12)} {VEC_LOOP:mux#23.itm(13)} {VEC_LOOP:mux#23.itm(14)} {VEC_LOOP:mux#23.itm(15)} {VEC_LOOP:mux#23.itm(16)} {VEC_LOOP:mux#23.itm(17)} {VEC_LOOP:mux#23.itm(18)} {VEC_LOOP:mux#23.itm(19)} {VEC_LOOP:mux#23.itm(20)} {VEC_LOOP:mux#23.itm(21)} {VEC_LOOP:mux#23.itm(22)} {VEC_LOOP:mux#23.itm(23)} {VEC_LOOP:mux#23.itm(24)} {VEC_LOOP:mux#23.itm(25)} {VEC_LOOP:mux#23.itm(26)} {VEC_LOOP:mux#23.itm(27)} {VEC_LOOP:mux#23.itm(28)} {VEC_LOOP:mux#23.itm(29)} {VEC_LOOP:mux#23.itm(30)} {VEC_LOOP:mux#23.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-988 -attr oid 985 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-989 -attr oid 986 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-990 -attr oid 987 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {COMP_LOOP:twiddle_f:conc#99.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#99.itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#99.itm} 14 {COMP_LOOP:twiddle_f:conc#99.itm(0)} {COMP_LOOP:twiddle_f:conc#99.itm(1)} {COMP_LOOP:twiddle_f:conc#99.itm(2)} {COMP_LOOP:twiddle_f:conc#99.itm(3)} {COMP_LOOP:twiddle_f:conc#99.itm(4)} {COMP_LOOP:twiddle_f:conc#99.itm(5)} {COMP_LOOP:twiddle_f:conc#99.itm(6)} {COMP_LOOP:twiddle_f:conc#99.itm(7)} {COMP_LOOP:twiddle_f:conc#99.itm(8)} {COMP_LOOP:twiddle_f:conc#99.itm(9)} {COMP_LOOP:twiddle_f:conc#99.itm(10)} {COMP_LOOP:twiddle_f:conc#99.itm(11)} {COMP_LOOP:twiddle_f:conc#99.itm(12)} {COMP_LOOP:twiddle_f:conc#99.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-991 -attr oid 988 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(12)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#68.itm} 13 {COMP_LOOP:twiddle_f:mux1h#68.itm(0)} {COMP_LOOP:twiddle_f:mux1h#68.itm(1)} {COMP_LOOP:twiddle_f:mux1h#68.itm(2)} {COMP_LOOP:twiddle_f:mux1h#68.itm(3)} {COMP_LOOP:twiddle_f:mux1h#68.itm(4)} {COMP_LOOP:twiddle_f:mux1h#68.itm(5)} {COMP_LOOP:twiddle_f:mux1h#68.itm(6)} {COMP_LOOP:twiddle_f:mux1h#68.itm(7)} {COMP_LOOP:twiddle_f:mux1h#68.itm(8)} {COMP_LOOP:twiddle_f:mux1h#68.itm(9)} {COMP_LOOP:twiddle_f:mux1h#68.itm(10)} {COMP_LOOP:twiddle_f:mux1h#68.itm(11)} {COMP_LOOP:twiddle_f:mux1h#68.itm(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-992 -attr oid 989 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(12)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm} 13 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(8)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(9)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(10)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(11)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-993 -attr oid 990 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(12)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm} 13 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(8)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(9)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(10)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(11)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm(12)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-994 -attr oid 991 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {conc#9.itm(0)} -attr vt d
load net {conc#9.itm(1)} -attr vt d
load net {conc#9.itm(2)} -attr vt d
load net {conc#9.itm(3)} -attr vt d
load net {conc#9.itm(4)} -attr vt d
load net {conc#9.itm(5)} -attr vt d
load net {conc#9.itm(6)} -attr vt d
load net {conc#9.itm(7)} -attr vt d
load net {conc#9.itm(8)} -attr vt d
load net {conc#9.itm(9)} -attr vt d
load net {conc#9.itm(10)} -attr vt d
load net {conc#9.itm(11)} -attr vt d
load net {conc#9.itm(12)} -attr vt d
load netBundle {conc#9.itm} 13 {conc#9.itm(0)} {conc#9.itm(1)} {conc#9.itm(2)} {conc#9.itm(3)} {conc#9.itm(4)} {conc#9.itm(5)} {conc#9.itm(6)} {conc#9.itm(7)} {conc#9.itm(8)} {conc#9.itm(9)} {conc#9.itm(10)} {conc#9.itm(11)} {conc#9.itm(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {COMP_LOOP:twiddle_f:conc#100.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#100.itm(13)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#100.itm} 14 {COMP_LOOP:twiddle_f:conc#100.itm(0)} {COMP_LOOP:twiddle_f:conc#100.itm(1)} {COMP_LOOP:twiddle_f:conc#100.itm(2)} {COMP_LOOP:twiddle_f:conc#100.itm(3)} {COMP_LOOP:twiddle_f:conc#100.itm(4)} {COMP_LOOP:twiddle_f:conc#100.itm(5)} {COMP_LOOP:twiddle_f:conc#100.itm(6)} {COMP_LOOP:twiddle_f:conc#100.itm(7)} {COMP_LOOP:twiddle_f:conc#100.itm(8)} {COMP_LOOP:twiddle_f:conc#100.itm(9)} {COMP_LOOP:twiddle_f:conc#100.itm(10)} {COMP_LOOP:twiddle_f:conc#100.itm(11)} {COMP_LOOP:twiddle_f:conc#100.itm(12)} {COMP_LOOP:twiddle_f:conc#100.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-995 -attr oid 992 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#71.itm} 10 {COMP_LOOP:twiddle_f:mux1h#71.itm(0)} {COMP_LOOP:twiddle_f:mux1h#71.itm(1)} {COMP_LOOP:twiddle_f:mux1h#71.itm(2)} {COMP_LOOP:twiddle_f:mux1h#71.itm(3)} {COMP_LOOP:twiddle_f:mux1h#71.itm(4)} {COMP_LOOP:twiddle_f:mux1h#71.itm(5)} {COMP_LOOP:twiddle_f:mux1h#71.itm(6)} {COMP_LOOP:twiddle_f:mux1h#71.itm(7)} {COMP_LOOP:twiddle_f:mux1h#71.itm(8)} {COMP_LOOP:twiddle_f:mux1h#71.itm(9)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-996 -attr oid 993 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm} 10 {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(0)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(1)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(2)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(3)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(4)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(5)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(6)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(7)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(8)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm(9)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-997 -attr oid 994 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(6)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(7)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(8)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm} 10 {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(0)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(1)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(2)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(3)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(4)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(5)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(6)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(7)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(8)} {VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm(9)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-998 -attr oid 995 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {conc#4.itm(0)} -attr vt d
load net {conc#4.itm(1)} -attr vt d
load net {conc#4.itm(2)} -attr vt d
load net {conc#4.itm(3)} -attr vt d
load net {conc#4.itm(4)} -attr vt d
load net {conc#4.itm(5)} -attr vt d
load net {conc#4.itm(6)} -attr vt d
load net {conc#4.itm(7)} -attr vt d
load net {conc#4.itm(8)} -attr vt d
load net {conc#4.itm(9)} -attr vt d
load netBundle {conc#4.itm} 10 {conc#4.itm(0)} {conc#4.itm(1)} {conc#4.itm(2)} {conc#4.itm(3)} {conc#4.itm(4)} {conc#4.itm(5)} {conc#4.itm(6)} {conc#4.itm(7)} {conc#4.itm(8)} {conc#4.itm(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm} 9 {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(0)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(1)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(2)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(3)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(4)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(5)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(6)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(7)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm(8)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-999 -attr oid 996 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(10-2).itm}
load net {VEC_LOOP:conc#88.itm(0)} -attr vt d
load net {VEC_LOOP:conc#88.itm(1)} -attr vt d
load net {VEC_LOOP:conc#88.itm(2)} -attr vt d
load net {VEC_LOOP:conc#88.itm(3)} -attr vt d
load net {VEC_LOOP:conc#88.itm(4)} -attr vt d
load net {VEC_LOOP:conc#88.itm(5)} -attr vt d
load net {VEC_LOOP:conc#88.itm(6)} -attr vt d
load net {VEC_LOOP:conc#88.itm(7)} -attr vt d
load net {VEC_LOOP:conc#88.itm(8)} -attr vt d
load net {VEC_LOOP:conc#88.itm(9)} -attr vt d
load net {VEC_LOOP:conc#88.itm(10)} -attr vt d
load net {VEC_LOOP:conc#88.itm(11)} -attr vt d
load net {VEC_LOOP:conc#88.itm(12)} -attr vt d
load net {VEC_LOOP:conc#88.itm(13)} -attr vt d
load net {VEC_LOOP:conc#88.itm(14)} -attr vt d
load net {VEC_LOOP:conc#88.itm(15)} -attr vt d
load net {VEC_LOOP:conc#88.itm(16)} -attr vt d
load net {VEC_LOOP:conc#88.itm(17)} -attr vt d
load net {VEC_LOOP:conc#88.itm(18)} -attr vt d
load net {VEC_LOOP:conc#88.itm(19)} -attr vt d
load net {VEC_LOOP:conc#88.itm(20)} -attr vt d
load net {VEC_LOOP:conc#88.itm(21)} -attr vt d
load net {VEC_LOOP:conc#88.itm(22)} -attr vt d
load net {VEC_LOOP:conc#88.itm(23)} -attr vt d
load net {VEC_LOOP:conc#88.itm(24)} -attr vt d
load net {VEC_LOOP:conc#88.itm(25)} -attr vt d
load net {VEC_LOOP:conc#88.itm(26)} -attr vt d
load net {VEC_LOOP:conc#88.itm(27)} -attr vt d
load net {VEC_LOOP:conc#88.itm(28)} -attr vt d
load net {VEC_LOOP:conc#88.itm(29)} -attr vt d
load net {VEC_LOOP:conc#88.itm(30)} -attr vt d
load net {VEC_LOOP:conc#88.itm(31)} -attr vt d
load net {VEC_LOOP:conc#88.itm(32)} -attr vt d
load net {VEC_LOOP:conc#88.itm(33)} -attr vt d
load net {VEC_LOOP:conc#88.itm(34)} -attr vt d
load net {VEC_LOOP:conc#88.itm(35)} -attr vt d
load net {VEC_LOOP:conc#88.itm(36)} -attr vt d
load net {VEC_LOOP:conc#88.itm(37)} -attr vt d
load net {VEC_LOOP:conc#88.itm(38)} -attr vt d
load net {VEC_LOOP:conc#88.itm(39)} -attr vt d
load net {VEC_LOOP:conc#88.itm(40)} -attr vt d
load net {VEC_LOOP:conc#88.itm(41)} -attr vt d
load net {VEC_LOOP:conc#88.itm(42)} -attr vt d
load net {VEC_LOOP:conc#88.itm(43)} -attr vt d
load net {VEC_LOOP:conc#88.itm(44)} -attr vt d
load net {VEC_LOOP:conc#88.itm(45)} -attr vt d
load net {VEC_LOOP:conc#88.itm(46)} -attr vt d
load net {VEC_LOOP:conc#88.itm(47)} -attr vt d
load net {VEC_LOOP:conc#88.itm(48)} -attr vt d
load net {VEC_LOOP:conc#88.itm(49)} -attr vt d
load net {VEC_LOOP:conc#88.itm(50)} -attr vt d
load net {VEC_LOOP:conc#88.itm(51)} -attr vt d
load net {VEC_LOOP:conc#88.itm(52)} -attr vt d
load net {VEC_LOOP:conc#88.itm(53)} -attr vt d
load net {VEC_LOOP:conc#88.itm(54)} -attr vt d
load net {VEC_LOOP:conc#88.itm(55)} -attr vt d
load net {VEC_LOOP:conc#88.itm(56)} -attr vt d
load net {VEC_LOOP:conc#88.itm(57)} -attr vt d
load net {VEC_LOOP:conc#88.itm(58)} -attr vt d
load net {VEC_LOOP:conc#88.itm(59)} -attr vt d
load net {VEC_LOOP:conc#88.itm(60)} -attr vt d
load net {VEC_LOOP:conc#88.itm(61)} -attr vt d
load net {VEC_LOOP:conc#88.itm(62)} -attr vt d
load net {VEC_LOOP:conc#88.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#88.itm} 64 {VEC_LOOP:conc#88.itm(0)} {VEC_LOOP:conc#88.itm(1)} {VEC_LOOP:conc#88.itm(2)} {VEC_LOOP:conc#88.itm(3)} {VEC_LOOP:conc#88.itm(4)} {VEC_LOOP:conc#88.itm(5)} {VEC_LOOP:conc#88.itm(6)} {VEC_LOOP:conc#88.itm(7)} {VEC_LOOP:conc#88.itm(8)} {VEC_LOOP:conc#88.itm(9)} {VEC_LOOP:conc#88.itm(10)} {VEC_LOOP:conc#88.itm(11)} {VEC_LOOP:conc#88.itm(12)} {VEC_LOOP:conc#88.itm(13)} {VEC_LOOP:conc#88.itm(14)} {VEC_LOOP:conc#88.itm(15)} {VEC_LOOP:conc#88.itm(16)} {VEC_LOOP:conc#88.itm(17)} {VEC_LOOP:conc#88.itm(18)} {VEC_LOOP:conc#88.itm(19)} {VEC_LOOP:conc#88.itm(20)} {VEC_LOOP:conc#88.itm(21)} {VEC_LOOP:conc#88.itm(22)} {VEC_LOOP:conc#88.itm(23)} {VEC_LOOP:conc#88.itm(24)} {VEC_LOOP:conc#88.itm(25)} {VEC_LOOP:conc#88.itm(26)} {VEC_LOOP:conc#88.itm(27)} {VEC_LOOP:conc#88.itm(28)} {VEC_LOOP:conc#88.itm(29)} {VEC_LOOP:conc#88.itm(30)} {VEC_LOOP:conc#88.itm(31)} {VEC_LOOP:conc#88.itm(32)} {VEC_LOOP:conc#88.itm(33)} {VEC_LOOP:conc#88.itm(34)} {VEC_LOOP:conc#88.itm(35)} {VEC_LOOP:conc#88.itm(36)} {VEC_LOOP:conc#88.itm(37)} {VEC_LOOP:conc#88.itm(38)} {VEC_LOOP:conc#88.itm(39)} {VEC_LOOP:conc#88.itm(40)} {VEC_LOOP:conc#88.itm(41)} {VEC_LOOP:conc#88.itm(42)} {VEC_LOOP:conc#88.itm(43)} {VEC_LOOP:conc#88.itm(44)} {VEC_LOOP:conc#88.itm(45)} {VEC_LOOP:conc#88.itm(46)} {VEC_LOOP:conc#88.itm(47)} {VEC_LOOP:conc#88.itm(48)} {VEC_LOOP:conc#88.itm(49)} {VEC_LOOP:conc#88.itm(50)} {VEC_LOOP:conc#88.itm(51)} {VEC_LOOP:conc#88.itm(52)} {VEC_LOOP:conc#88.itm(53)} {VEC_LOOP:conc#88.itm(54)} {VEC_LOOP:conc#88.itm(55)} {VEC_LOOP:conc#88.itm(56)} {VEC_LOOP:conc#88.itm(57)} {VEC_LOOP:conc#88.itm(58)} {VEC_LOOP:conc#88.itm(59)} {VEC_LOOP:conc#88.itm(60)} {VEC_LOOP:conc#88.itm(61)} {VEC_LOOP:conc#88.itm(62)} {VEC_LOOP:conc#88.itm(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1000 -attr oid 997 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1001 -attr oid 998 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:conc#89.itm(0)} -attr vt d
load net {VEC_LOOP:conc#89.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#89.itm} 2 {VEC_LOOP:conc#89.itm(0)} {VEC_LOOP:conc#89.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1002 -attr oid 999 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#89.itm}
load net {VEC_LOOP:conc#90.itm(0)} -attr vt d
load net {VEC_LOOP:conc#90.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#90.itm} 2 {VEC_LOOP:conc#90.itm(0)} {VEC_LOOP:conc#90.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1003 -attr oid 1000 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#90.itm}
load net {VEC_LOOP:conc#91.itm(0)} -attr vt d
load net {VEC_LOOP:conc#91.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#91.itm} 2 {VEC_LOOP:conc#91.itm(0)} {VEC_LOOP:conc#91.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1004 -attr oid 1001 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#91.itm}
load net {COMP_LOOP:twiddle_f:conc#98.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#98.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#98.itm} 28 {COMP_LOOP:twiddle_f:conc#98.itm(0)} {COMP_LOOP:twiddle_f:conc#98.itm(1)} {COMP_LOOP:twiddle_f:conc#98.itm(2)} {COMP_LOOP:twiddle_f:conc#98.itm(3)} {COMP_LOOP:twiddle_f:conc#98.itm(4)} {COMP_LOOP:twiddle_f:conc#98.itm(5)} {COMP_LOOP:twiddle_f:conc#98.itm(6)} {COMP_LOOP:twiddle_f:conc#98.itm(7)} {COMP_LOOP:twiddle_f:conc#98.itm(8)} {COMP_LOOP:twiddle_f:conc#98.itm(9)} {COMP_LOOP:twiddle_f:conc#98.itm(10)} {COMP_LOOP:twiddle_f:conc#98.itm(11)} {COMP_LOOP:twiddle_f:conc#98.itm(12)} {COMP_LOOP:twiddle_f:conc#98.itm(13)} {COMP_LOOP:twiddle_f:conc#98.itm(14)} {COMP_LOOP:twiddle_f:conc#98.itm(15)} {COMP_LOOP:twiddle_f:conc#98.itm(16)} {COMP_LOOP:twiddle_f:conc#98.itm(17)} {COMP_LOOP:twiddle_f:conc#98.itm(18)} {COMP_LOOP:twiddle_f:conc#98.itm(19)} {COMP_LOOP:twiddle_f:conc#98.itm(20)} {COMP_LOOP:twiddle_f:conc#98.itm(21)} {COMP_LOOP:twiddle_f:conc#98.itm(22)} {COMP_LOOP:twiddle_f:conc#98.itm(23)} {COMP_LOOP:twiddle_f:conc#98.itm(24)} {COMP_LOOP:twiddle_f:conc#98.itm(25)} {COMP_LOOP:twiddle_f:conc#98.itm(26)} {COMP_LOOP:twiddle_f:conc#98.itm(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1005 -attr oid 1002 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc.itm} 2 {COMP_LOOP:twiddle_f:conc.itm(0)} {COMP_LOOP:twiddle_f:conc.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1006 -attr oid 1003 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_help:conc#6.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#6.itm} 28 {COMP_LOOP:twiddle_help:conc#6.itm(0)} {COMP_LOOP:twiddle_help:conc#6.itm(1)} {COMP_LOOP:twiddle_help:conc#6.itm(2)} {COMP_LOOP:twiddle_help:conc#6.itm(3)} {COMP_LOOP:twiddle_help:conc#6.itm(4)} {COMP_LOOP:twiddle_help:conc#6.itm(5)} {COMP_LOOP:twiddle_help:conc#6.itm(6)} {COMP_LOOP:twiddle_help:conc#6.itm(7)} {COMP_LOOP:twiddle_help:conc#6.itm(8)} {COMP_LOOP:twiddle_help:conc#6.itm(9)} {COMP_LOOP:twiddle_help:conc#6.itm(10)} {COMP_LOOP:twiddle_help:conc#6.itm(11)} {COMP_LOOP:twiddle_help:conc#6.itm(12)} {COMP_LOOP:twiddle_help:conc#6.itm(13)} {COMP_LOOP:twiddle_help:conc#6.itm(14)} {COMP_LOOP:twiddle_help:conc#6.itm(15)} {COMP_LOOP:twiddle_help:conc#6.itm(16)} {COMP_LOOP:twiddle_help:conc#6.itm(17)} {COMP_LOOP:twiddle_help:conc#6.itm(18)} {COMP_LOOP:twiddle_help:conc#6.itm(19)} {COMP_LOOP:twiddle_help:conc#6.itm(20)} {COMP_LOOP:twiddle_help:conc#6.itm(21)} {COMP_LOOP:twiddle_help:conc#6.itm(22)} {COMP_LOOP:twiddle_help:conc#6.itm(23)} {COMP_LOOP:twiddle_help:conc#6.itm(24)} {COMP_LOOP:twiddle_help:conc#6.itm(25)} {COMP_LOOP:twiddle_help:conc#6.itm(26)} {COMP_LOOP:twiddle_help:conc#6.itm(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1007 -attr oid 1004 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_help:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc.itm} 2 {COMP_LOOP:twiddle_help:conc.itm(0)} {COMP_LOOP:twiddle_help:conc.itm(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1008 -attr oid 1005 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc.itm}
load net {COMP_LOOP:conc#40.itm(0)} -attr vt d
load net {COMP_LOOP:conc#40.itm(1)} -attr vt d
load net {COMP_LOOP:conc#40.itm(2)} -attr vt d
load net {COMP_LOOP:conc#40.itm(3)} -attr vt d
load net {COMP_LOOP:conc#40.itm(4)} -attr vt d
load net {COMP_LOOP:conc#40.itm(5)} -attr vt d
load net {COMP_LOOP:conc#40.itm(6)} -attr vt d
load net {COMP_LOOP:conc#40.itm(7)} -attr vt d
load net {COMP_LOOP:conc#40.itm(8)} -attr vt d
load net {COMP_LOOP:conc#40.itm(9)} -attr vt d
load net {COMP_LOOP:conc#40.itm(10)} -attr vt d
load net {COMP_LOOP:conc#40.itm(11)} -attr vt d
load net {COMP_LOOP:conc#40.itm(12)} -attr vt d
load net {COMP_LOOP:conc#40.itm(13)} -attr vt d
load net {COMP_LOOP:conc#40.itm(14)} -attr vt d
load netBundle {COMP_LOOP:conc#40.itm} 15 {COMP_LOOP:conc#40.itm(0)} {COMP_LOOP:conc#40.itm(1)} {COMP_LOOP:conc#40.itm(2)} {COMP_LOOP:conc#40.itm(3)} {COMP_LOOP:conc#40.itm(4)} {COMP_LOOP:conc#40.itm(5)} {COMP_LOOP:conc#40.itm(6)} {COMP_LOOP:conc#40.itm(7)} {COMP_LOOP:conc#40.itm(8)} {COMP_LOOP:conc#40.itm(9)} {COMP_LOOP:conc#40.itm(10)} {COMP_LOOP:conc#40.itm(11)} {COMP_LOOP:conc#40.itm(12)} {COMP_LOOP:conc#40.itm(13)} {COMP_LOOP:conc#40.itm(14)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1009 -attr oid 1006 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {COMP_LOOP:conc.itm(0)} -attr vt d
load net {COMP_LOOP:conc.itm(1)} -attr vt d
load net {COMP_LOOP:conc.itm(2)} -attr vt d
load net {COMP_LOOP:conc.itm(3)} -attr vt d
load net {COMP_LOOP:conc.itm(4)} -attr vt d
load net {COMP_LOOP:conc.itm(5)} -attr vt d
load net {COMP_LOOP:conc.itm(6)} -attr vt d
load net {COMP_LOOP:conc.itm(7)} -attr vt d
load net {COMP_LOOP:conc.itm(8)} -attr vt d
load net {COMP_LOOP:conc.itm(9)} -attr vt d
load net {COMP_LOOP:conc.itm(10)} -attr vt d
load net {COMP_LOOP:conc.itm(11)} -attr vt d
load net {COMP_LOOP:conc.itm(12)} -attr vt d
load net {COMP_LOOP:conc.itm(13)} -attr vt d
load net {COMP_LOOP:conc.itm(14)} -attr vt d
load netBundle {COMP_LOOP:conc.itm} 15 {COMP_LOOP:conc.itm(0)} {COMP_LOOP:conc.itm(1)} {COMP_LOOP:conc.itm(2)} {COMP_LOOP:conc.itm(3)} {COMP_LOOP:conc.itm(4)} {COMP_LOOP:conc.itm(5)} {COMP_LOOP:conc.itm(6)} {COMP_LOOP:conc.itm(7)} {COMP_LOOP:conc.itm(8)} {COMP_LOOP:conc.itm(9)} {COMP_LOOP:conc.itm(10)} {COMP_LOOP:conc.itm(11)} {COMP_LOOP:conc.itm(12)} {COMP_LOOP:conc.itm(13)} {COMP_LOOP:conc.itm(14)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1010 -attr oid 1007 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(1)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(2)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(3)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(4)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(5)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(6)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(7)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(8)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(9)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(10)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(11)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(12)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(13)} -attr vt d
load netBundle {COMP_LOOP-2:not#4.itm} 14 {COMP_LOOP-2:not#4.itm(0)} {COMP_LOOP-2:not#4.itm(1)} {COMP_LOOP-2:not#4.itm(2)} {COMP_LOOP-2:not#4.itm(3)} {COMP_LOOP-2:not#4.itm(4)} {COMP_LOOP-2:not#4.itm(5)} {COMP_LOOP-2:not#4.itm(6)} {COMP_LOOP-2:not#4.itm(7)} {COMP_LOOP-2:not#4.itm(8)} {COMP_LOOP-2:not#4.itm(9)} {COMP_LOOP-2:not#4.itm(10)} {COMP_LOOP-2:not#4.itm(11)} {COMP_LOOP-2:not#4.itm(12)} {COMP_LOOP-2:not#4.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1011 -attr oid 1008 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(11)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(12)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(13)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm} 14 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(11)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(12)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1012 -attr oid 1009 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1013 -attr oid 1010 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1014 -attr oid 1011 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1015 -attr oid 1012 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1016 -attr oid 1013 -attr vt d
load net {run:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1017 -attr oid 1014 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1018 -attr oid 1015 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1019 -attr oid 1016 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1020 -attr oid 1017 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1021 -attr oid 1018 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1022 -attr oid 1019 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1023 -attr oid 1020 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1024 -attr oid 1021 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1025 -attr oid 1022 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1026 -attr oid 1023 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1027 -attr oid 1024 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1028 -attr oid 1025 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1029 -attr oid 1026 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1030 -attr oid 1027 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1031 -attr oid 1028 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1032 -attr oid 1029 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1033 -attr oid 1030 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1034 -attr oid 1031 -attr vt d
load net {complete:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1035 -attr oid 1032 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1036 -attr oid 1033 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load net {vec:rsci.adra_d(20)} -attr vt d
load net {vec:rsci.adra_d(21)} -attr vt d
load net {vec:rsci.adra_d(22)} -attr vt d
load net {vec:rsci.adra_d(23)} -attr vt d
load net {vec:rsci.adra_d(24)} -attr vt d
load net {vec:rsci.adra_d(25)} -attr vt d
load net {vec:rsci.adra_d(26)} -attr vt d
load net {vec:rsci.adra_d(27)} -attr vt d
load netBundle {vec:rsci.adra_d} 28 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(23)} {vec:rsci.adra_d(24)} {vec:rsci.adra_d(25)} {vec:rsci.adra_d(26)} {vec:rsci.adra_d(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1037 -attr oid 1034 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#5.itm} -port {vec:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#3.itm} -port {vec:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#1.itm} -port {vec:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(0)} -port {vec:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(1)} -port {vec:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(2)} -port {vec:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(3)} -port {vec:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(4)} -port {vec:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(5)} -port {vec:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(6)} -port {vec:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(7)} -port {vec:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(8)} -port {vec:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(9)} -port {vec:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(10)} -port {vec:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#2.itm} -port {vec:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#4.itm} -port {vec:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(0)} -port {vec:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(1)} -port {vec:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(2)} -port {vec:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(3)} -port {vec:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(4)} -port {vec:rsci.adra_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(5)} -port {vec:rsci.adra_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(6)} -port {vec:rsci.adra_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(7)} -port {vec:rsci.adra_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(8)} -port {vec:rsci.adra_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(9)} -port {vec:rsci.adra_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(10)} -port {vec:rsci.adra_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm(11)} -port {vec:rsci.adra_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1038 -attr oid 1035 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1039 -attr oid 1036 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1040 -attr oid 1037 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1041 -attr oid 1038 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1042 -attr oid 1039 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1043 -attr oid 1040 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 14 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1044 -attr oid 1041 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(0)} -port {twiddle:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(1)} -port {twiddle:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(2)} -port {twiddle:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(3)} -port {twiddle:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(4)} -port {twiddle:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(5)} -port {twiddle:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(6)} -port {twiddle:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(7)} -port {twiddle:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(8)} -port {twiddle:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(9)} -port {twiddle:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(10)} -port {twiddle:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(11)} -port {twiddle:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(12)} -port {twiddle:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(13)} -port {twiddle:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1045 -attr oid 1042 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(0)} -port {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -port {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -port {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -port {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -port {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -port {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -port {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -port {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -port {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -port {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -port {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -port {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -port {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -port {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -port {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -port {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -port {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -port {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -port {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -port {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -port {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -port {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -port {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -port {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -port {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -port {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -port {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -port {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -port {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -port {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -port {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -port {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -port {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -port {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -port {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -port {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -port {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -port {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -port {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -port {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -port {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -port {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -port {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -port {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -port {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -port {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -port {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -port {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -port {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -port {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -port {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -port {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -port {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -port {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -port {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -port {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -port {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -port {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -port {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -port {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -port {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -port {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -port {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -port {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1046 -attr oid 1043 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1047 -attr oid 1044 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 14 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1048 -attr oid 1045 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(0)} -port {twiddle_h:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(1)} -port {twiddle_h:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(2)} -port {twiddle_h:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(3)} -port {twiddle_h:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(4)} -port {twiddle_h:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(5)} -port {twiddle_h:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(6)} -port {twiddle_h:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(7)} -port {twiddle_h:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(8)} -port {twiddle_h:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(9)} -port {twiddle_h:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(10)} -port {twiddle_h:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(11)} -port {twiddle_h:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(12)} -port {twiddle_h:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(13)} -port {twiddle_h:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1049 -attr oid 1046 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(0)} -port {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -port {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -port {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -port {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -port {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -port {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -port {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -port {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -port {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -port {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -port {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -port {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -port {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -port {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -port {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -port {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -port {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -port {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -port {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -port {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -port {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -port {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -port {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -port {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -port {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -port {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -port {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -port {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -port {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -port {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -port {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -port {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -port {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -port {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -port {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -port {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -port {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -port {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -port {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -port {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -port {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -port {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -port {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -port {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -port {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -port {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -port {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -port {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -port {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -port {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -port {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -port {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -port {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -port {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -port {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -port {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -port {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -port {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -port {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -port {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -port {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -port {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -port {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -port {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1050 -attr oid 1047 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1051 -attr oid 1048 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:inst" "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1052 -attr oid 1049 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci:inst} -attr area 5.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1053 -attr oid 1050 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1054 -attr oid 1051 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1055 -attr oid 1052 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1056 -attr oid 1053 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1057 -attr oid 1054 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(run:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1058 -attr oid 1055 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1059 -attr oid 1056 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1060 -attr oid 1057 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1061 -attr oid 1058 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst} -attr area 78.006000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1062 -attr oid 1059 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1063 -attr oid 1060 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.wea_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1064 -attr oid 1061 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1065 -attr oid 1062 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1066 -attr oid 1063 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load net {reg(vec:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1067 -attr oid 1064 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#88.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {not#221.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#89.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#89.itm}
load net {and#18.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#90.itm}
load net {and#18.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#90.itm}
load net {not#60.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#91.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#91.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1068 -attr oid 1065 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {not#50.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#50.itm}
load net {and#18.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#18.rmff}
load inst "inPlaceNTT_DIF_precomp:core:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1069 -attr oid 1066 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp:inst} -attr area 4.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp"
load net {mux#35.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#35.rmff}
load net {and#90.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro#1} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90.rmff}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1070 -attr oid 1067 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(ensig.cgo).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1071 -attr oid 1068 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1072 -attr oid 1069 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load net {reg(ensig.cgo#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo#1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1073 -attr oid 1070 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1074 -attr oid 1071 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1075 -attr oid 1072 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1076 -attr oid 1073 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1077 -attr oid 1074 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1078 -attr oid 1075 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1079 -attr oid 1076 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1080 -attr oid 1077 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {COMP_LOOP:twiddle_f:mux1h#28.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#15.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm}
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {and#66.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1081 -attr oid 1078 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {and#66.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#66.rmff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1082 -attr oid 1079 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1083 -attr oid 1080 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1084 -attr oid 1081 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle_h:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1085 -attr oid 1082 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1086 -attr oid 1083 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1087 -attr oid 1084 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {COMP_LOOP:twiddle_f:mux1h#28.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#15.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {and#66.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1088 -attr oid 1085 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {and#66.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#66.rmff}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1089 -attr oid 1086 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci:inst} -attr area 6.001000 -attr delay 1.970002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1090 -attr oid 1087 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1091 -attr oid 1088 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1092 -attr oid 1089 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1093 -attr oid 1090 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {core.wen} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1094 -attr oid 1091 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(complete:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1095 -attr oid 1092 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1096 -attr oid 1093 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1097 -attr oid 1094 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj"
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1098 -attr oid 1095 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1099 -attr oid 1096 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1100 -attr oid 1097 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1101 -attr oid 1098 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj"
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1102 -attr oid 1099 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1103 -attr oid 1100 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1104 -attr oid 1101 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1105 -attr oid 1102 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj"
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1106 -attr oid 1103 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1107 -attr oid 1104 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1108 -attr oid 1105 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1109 -attr oid 1106 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj"
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1110 -attr oid 1107 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1111 -attr oid 1108 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1112 -attr oid 1109 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1113 -attr oid 1110 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj"
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1114 -attr oid 1111 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1115 -attr oid 1112 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1116 -attr oid 1113 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:staller:inst" "inPlaceNTT_DIF_precomp:core:staller" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1117 -attr oid 1114 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller:inst} -attr area 0.001000 -attr delay 0.320000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1118 -attr oid 1115 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1119 -attr oid 1116 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1120 -attr oid 1117 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1121 -attr oid 1118 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten.pff} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1122 -attr oid 1119 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core_core:fsm:inst" "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1123 -attr oid 1120 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst} -attr area 14.000000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1124 -attr oid 1121 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1125 -attr oid 1122 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {complete:rsci.wen_comp} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1126 -attr oid 1123 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(0)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(1)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(3)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(5)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(6)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {not#46.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#46.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1127 -attr oid 1124 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#30.itm}
load net {COMP_LOOP-2:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#2_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1128 -attr oid 1125 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1129 -attr oid 1126 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#31.itm}
load net {COMP_LOOP-3:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#3_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1130 -attr oid 1127 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1131 -attr oid 1128 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#32.itm}
load net {COMP_LOOP-4:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#4_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1132 -attr oid 1129 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1133 -attr oid 1130 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#33.itm}
load net {COMP_LOOP-5:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#5_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1134 -attr oid 1131 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1135 -attr oid 1132 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#34.itm}
load net {COMP_LOOP-6:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#6_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1136 -attr oid 1133 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1137 -attr oid 1134 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#35.itm}
load net {COMP_LOOP-7:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#7_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1138 -attr oid 1135 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1139 -attr oid 1136 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#36.itm}
load net {COMP_LOOP-8:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#8_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1140 -attr oid 1137 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not.itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1141 -attr oid 1138 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#1.itm}
load net {COMP_LOOP-1:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#9_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1142 -attr oid 1139 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not.itm}
load net {STAGE_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {STAGE_LOOP.C#1_tr0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1143 -attr oid 1140 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
load inst "p:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1144 -attr oid 1141 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci} -attr qmod "ccs_ioport.ccs_in(14,32)"
load net {p:rsc.dat(0)} -pin  "p:rsci" {dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "p:rsci" {dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "p:rsci" {dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "p:rsci" {dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "p:rsci" {dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "p:rsci" {dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "p:rsci" {dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "p:rsci" {dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "p:rsci" {dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "p:rsci" {dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "p:rsci" {dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "p:rsci" {dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "p:rsci" {dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "p:rsci" {dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "p:rsci" {dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "p:rsci" {dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "p:rsci" {dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "p:rsci" {dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "p:rsci" {dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "p:rsci" {dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "p:rsci" {dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "p:rsci" {dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "p:rsci" {dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "p:rsci" {dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "p:rsci" {dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "p:rsci" {dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "p:rsci" {dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "p:rsci" {dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "p:rsci" {dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "p:rsci" {dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "p:rsci" {dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "p:rsci" {dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsci.idat(0)} -pin  "p:rsci" {idat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "p:rsci" {idat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "p:rsci" {idat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "p:rsci" {idat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "p:rsci" {idat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "p:rsci" {idat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "p:rsci" {idat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "p:rsci" {idat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "p:rsci" {idat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "p:rsci" {idat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "p:rsci" {idat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "p:rsci" {idat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "p:rsci" {idat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "p:rsci" {idat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "p:rsci" {idat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "p:rsci" {idat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "p:rsci" {idat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "p:rsci" {idat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "p:rsci" {idat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "p:rsci" {idat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "p:rsci" {idat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "p:rsci" {idat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "p:rsci" {idat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "p:rsci" {idat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "p:rsci" {idat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "p:rsci" {idat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "p:rsci" {idat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "p:rsci" {idat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "p:rsci" {idat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "p:rsci" {idat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "p:rsci" {idat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "p:rsci" {idat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load inst "COMP_LOOP-1:mult():cmp" "cluster.mult_a1e233277d0d5c0cfe721a9995382bef70e4()" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1145 -attr oid 1142 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp} -attr area 6293.000000 -attr delay 8.382500 -attr qmod "cluster.mult_a1e233277d0d5c0cfe721a9995382bef70e4()" -attr @fillcolor {#B43EBE} 
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {and#88.itm} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#88.itm}
load net {clk} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1146 -attr oid 1143 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_srst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1147 -attr oid 1144 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1148 -attr oid 1145 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load inst "COMP_LOOP-1:modulo_sub():cmp" "cluster.modulo_sub_221cc38820a0941d4772a0cf032267436375()" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1149 -attr oid 1146 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp} -attr area 64.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_sub_221cc38820a0941d4772a0cf032267436375()" -attr @fillcolor {#B43EBE} 
load net {z.out#8(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#8(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {and#94.rmff} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#94.rmff}
load net {clk} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1150 -attr oid 1147 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_srst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1151 -attr oid 1148 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1152 -attr oid 1149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP-1:modulo_add():cmp" "cluster.modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1153 -attr oid 1150 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp} -attr area 96.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()" -attr @fillcolor {#B43EBE} 
load net {z.out#9(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#9(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {and#94.rmff} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#94.rmff}
load net {clk} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1154 -attr oid 1151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_srst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1155 -attr oid 1152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_en} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1156 -attr oid 1153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP-2:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1157 -attr oid 1154 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.rg} -attr area 12.108717 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,14)"
load net {PWR} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load inst "COMP_LOOP-3:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,13)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1158 -attr oid 1155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.rg} -attr area 11.280047 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,13)"
load net {PWR} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load inst "COMP_LOOP-1:twiddle_f:lshift:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,15)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1159 -attr oid 1156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift:rg} -attr area 12.928775 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,15)"
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm}
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm}
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm}
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm}
load net {z.out(0)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(11)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(12)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(13)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(14)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load inst "COMP_LOOP:acc#3:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,12)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1160 -attr oid 1157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc#3:rg} -attr area 11.000000 -attr delay 1.050000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,12)"
load net {VEC_LOOP:mux.itm(0)} -pin  "COMP_LOOP:acc#3:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "COMP_LOOP:acc#3:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "COMP_LOOP:acc#3:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "COMP_LOOP:acc#3:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "COMP_LOOP:acc#3:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "COMP_LOOP:acc#3:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "COMP_LOOP:acc#3:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "COMP_LOOP:acc#3:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "COMP_LOOP:acc#3:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "COMP_LOOP:acc#3:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "COMP_LOOP:acc#3:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux#19.itm(0)} -pin  "COMP_LOOP:acc#3:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(1)} -pin  "COMP_LOOP:acc#3:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(2)} -pin  "COMP_LOOP:acc#3:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(3)} -pin  "COMP_LOOP:acc#3:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(4)} -pin  "COMP_LOOP:acc#3:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(5)} -pin  "COMP_LOOP:acc#3:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(6)} -pin  "COMP_LOOP:acc#3:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(7)} -pin  "COMP_LOOP:acc#3:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(8)} -pin  "COMP_LOOP:acc#3:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(9)} -pin  "COMP_LOOP:acc#3:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(10)} -pin  "COMP_LOOP:acc#3:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {GND} -pin  "COMP_LOOP:acc#3:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {z.out#1(0)} -pin  "COMP_LOOP:acc#3:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "COMP_LOOP:acc#3:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "COMP_LOOP:acc#3:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "COMP_LOOP:acc#3:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "COMP_LOOP:acc#3:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "COMP_LOOP:acc#3:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "COMP_LOOP:acc#3:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "COMP_LOOP:acc#3:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "COMP_LOOP:acc#3:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "COMP_LOOP:acc#3:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(10)} -pin  "COMP_LOOP:acc#3:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(11)} -pin  "COMP_LOOP:acc#3:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load inst "COMP_LOOP-1:twiddle_f:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,1,1,4)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1161 -attr oid 1158 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc:rg} -attr area 4.000000 -attr delay 0.945000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,1,1,4)"
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-1#1}
load net {GND} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {z.out#2(0)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP-1:twiddle_f:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load inst "COMP_LOOP-2:VEC_LOOP:acc#9:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(15,0,14,0,15)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1162 -attr oid 1159 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#9:rg} -attr area 15.000000 -attr delay 1.110000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(15,0,14,0,15)"
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(12)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(13)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:or.itm} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#94.itm}
load net {VEC_LOOP:VEC_LOOP:or#3.itm} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:or#2.itm} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:or#1.itm} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#95.itm}
load net {VEC_LOOP:or#4.itm} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#4.itm}
load net {z.out#3(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(12)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(13)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(14)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#9:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load inst "COMP_LOOP:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,13,0,13)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1163 -attr oid 1160 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc:rg} -attr area 13.000000 -attr delay 1.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,13,0,13)"
load net {VEC_LOOP:mux1h#17.itm(0)} -pin  "COMP_LOOP:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(1)} -pin  "COMP_LOOP:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(2)} -pin  "COMP_LOOP:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(3)} -pin  "COMP_LOOP:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(4)} -pin  "COMP_LOOP:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(5)} -pin  "COMP_LOOP:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(6)} -pin  "COMP_LOOP:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(7)} -pin  "COMP_LOOP:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(8)} -pin  "COMP_LOOP:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(9)} -pin  "COMP_LOOP:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(10)} -pin  "COMP_LOOP:acc:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:mux1h#17.itm(11)} -pin  "COMP_LOOP:acc:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:VEC_LOOP:or#5.itm} -pin  "COMP_LOOP:acc:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#97.itm}
load net {VEC_LOOP:VEC_LOOP:or#4.itm} -pin  "COMP_LOOP:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:VEC_LOOP:or#6.itm} -pin  "COMP_LOOP:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(0)} -pin  "COMP_LOOP:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(1)} -pin  "COMP_LOOP:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(2)} -pin  "COMP_LOOP:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(3)} -pin  "COMP_LOOP:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(4)} -pin  "COMP_LOOP:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(5)} -pin  "COMP_LOOP:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(6)} -pin  "COMP_LOOP:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(7)} -pin  "COMP_LOOP:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(8)} -pin  "COMP_LOOP:acc:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:mux1h#18.itm(9)} -pin  "COMP_LOOP:acc:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:VEC_LOOP:and.itm} -pin  "COMP_LOOP:acc:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#96.itm}
load net {VEC_LOOP:or#3.itm} -pin  "COMP_LOOP:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3.itm}
load net {z.out#4(0)} -pin  "COMP_LOOP:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(1)} -pin  "COMP_LOOP:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(2)} -pin  "COMP_LOOP:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(3)} -pin  "COMP_LOOP:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(4)} -pin  "COMP_LOOP:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(5)} -pin  "COMP_LOOP:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(6)} -pin  "COMP_LOOP:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(7)} -pin  "COMP_LOOP:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(8)} -pin  "COMP_LOOP:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(9)} -pin  "COMP_LOOP:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(10)} -pin  "COMP_LOOP:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(11)} -pin  "COMP_LOOP:acc:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(12)} -pin  "COMP_LOOP:acc:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load inst "COMP_LOOP-2:VEC_LOOP:acc#1:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1164 -attr oid 1161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#1:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {VEC_LOOP:acc#1.cse#2.sva(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(12)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(13)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {PWR} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {VEC_LOOP:or#19.itm(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {VEC_LOOP:or#19.itm(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#92.itm}
load net {GND} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {z.out#5(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(12)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(13)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#1:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load inst "COMP_LOOP-1:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1165 -attr oid 1162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#10:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {z.out#7(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {VEC_LOOP:acc#1.cse#2.sva(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {GND} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {z.out#6(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load inst "VEC_LOOP:acc#14:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1166 -attr oid 1163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#14:rg} -attr area 14.000000 -attr delay 1.095000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(14,0,14,0,14)"
load net {VEC_LOOP:or#20.itm(0)} -pin  "VEC_LOOP:acc#14:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {VEC_LOOP:or#20.itm(1)} -pin  "VEC_LOOP:acc#14:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {VEC_LOOP:or#20.itm(2)} -pin  "VEC_LOOP:acc#14:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "VEC_LOOP:acc#14:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "VEC_LOOP:acc#14:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "VEC_LOOP:acc#14:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "VEC_LOOP:acc#14:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "VEC_LOOP:acc#14:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "VEC_LOOP:acc#14:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "VEC_LOOP:acc#14:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "VEC_LOOP:acc#14:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "VEC_LOOP:acc#14:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "VEC_LOOP:acc#14:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "VEC_LOOP:acc#14:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#93.itm}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:acc#14:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:acc#14:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:acc#14:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:acc#14:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:acc#14:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:acc#14:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:acc#14:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:acc#14:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:acc#14:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:acc#14:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "VEC_LOOP:acc#14:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "VEC_LOOP:acc#14:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "VEC_LOOP:acc#14:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "VEC_LOOP:acc#14:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#1.itm}
load net {GND} -pin  "VEC_LOOP:acc#14:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {z.out#7(0)} -pin  "VEC_LOOP:acc#14:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(1)} -pin  "VEC_LOOP:acc#14:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(2)} -pin  "VEC_LOOP:acc#14:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(3)} -pin  "VEC_LOOP:acc#14:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(4)} -pin  "VEC_LOOP:acc#14:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(5)} -pin  "VEC_LOOP:acc#14:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(6)} -pin  "VEC_LOOP:acc#14:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(7)} -pin  "VEC_LOOP:acc#14:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(8)} -pin  "VEC_LOOP:acc#14:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(9)} -pin  "VEC_LOOP:acc#14:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(10)} -pin  "VEC_LOOP:acc#14:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(11)} -pin  "VEC_LOOP:acc#14:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(12)} -pin  "VEC_LOOP:acc#14:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(13)} -pin  "VEC_LOOP:acc#14:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load inst "COMP_LOOP-1:VEC_LOOP:acc#8:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1167 -attr oid 1164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#8:rg} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {VEC_LOOP:mux#20.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#21.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {PWR} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {z.out#8(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load inst "COMP_LOOP-1:VEC_LOOP:acc#5:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1168 -attr oid 1165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#5:rg} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {VEC_LOOP:mux#22.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#23.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {GND} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {z.out#9(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load inst "COMP_LOOP-2:twiddle_f:mul:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(14,0,14,0,14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1169 -attr oid 1166 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg} -attr area 608.000000 -attr delay 3.870737 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(14,0,14,0,14)"
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(0)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(1)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(2)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(3)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(4)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(5)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(6)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(7)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(8)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(9)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(10)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(11)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(12)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and.itm} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm}
load net {PWR} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:or#8.itm} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(0)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(1)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(2)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(3)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(4)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(5)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(6)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(7)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(8)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(9)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#100.itm}
load net {z.out#10(0)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(1)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(2)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(3)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(4)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(5)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(6)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(7)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(8)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(9)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(10)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(11)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(12)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(13)} -pin  "COMP_LOOP-2:twiddle_f:mul:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load inst "VEC_LOOP:if:nor" "nor(6,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1170 -attr oid 1167 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,6)"
load net {fsm_output(6)} -pin  "VEC_LOOP:if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#43.itm}
load net {fsm_output(5)} -pin  "VEC_LOOP:if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#25.itm}
load net {or.dcpl#27} -pin  "VEC_LOOP:if:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#27}
load net {fsm_output(0)} -pin  "VEC_LOOP:if:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#31.itm}
load net {fsm_output(1)} -pin  "VEC_LOOP:if:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#32.itm}
load net {fsm_output(2)} -pin  "VEC_LOOP:if:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#23.itm}
load net {VEC_LOOP:if:nor.itm} -pin  "VEC_LOOP:if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor.itm}
load inst "reg(run:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1171 -attr oid 1168 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {VEC_LOOP:if:nor.itm} -pin  "reg(run:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor.itm}
load net {GND} -pin  "reg(run:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {clk} -pin  "reg(run:rsci.oswt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1172 -attr oid 1169 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(run:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(run:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(run:rsci.oswt).cse} -pin  "reg(run:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load inst "mux#31" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1173 -attr oid 1170 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#31} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nand.tmp} -pin  "mux#31" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.tmp}
load net {or.tmp#17} -pin  "mux#31" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#17}
load net {fsm_output(2)} -pin  "mux#31" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#10.itm}
load net {mux#31.itm} -pin  "mux#31" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#31.itm}
load inst "not#222" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1174 -attr oid 1171 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#222} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#31.itm} -pin  "not#222" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#31.itm}
load net {not#222.itm} -pin  "not#222" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#222.itm}
load inst "reg(vec:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1175 -attr oid 1172 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {not#222.itm} -pin  "reg(vec:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#222.itm}
load net {GND} -pin  "reg(vec:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {clk} -pin  "reg(vec:rsci.oswt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1176 -attr oid 1173 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt).cse} -pin  "reg(vec:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load inst "and#18" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1177 -attr oid 1174 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#18} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {nor#57.cse} -pin  "and#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#57.cse}
load net {and.dcpl#16} -pin  "and#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#16}
load net {and#18.rmff} -pin  "and#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#18.rmff}
load inst "reg(vec:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1178 -attr oid 1175 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#18.rmff} -pin  "reg(vec:rsci.oswt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#18.rmff}
load net {GND} -pin  "reg(vec:rsci.oswt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {clk} -pin  "reg(vec:rsci.oswt#1)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1179 -attr oid 1176 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt#1).cse} -pin  "reg(vec:rsci.oswt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load inst "not#59" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1180 -attr oid 1177 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#59} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#59" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#14.itm}
load net {not#59.itm} -pin  "not#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#59.itm}
load inst "or#55" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1181 -attr oid 1178 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#55} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#59.itm} -pin  "or#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#59.itm}
load net {fsm_output(0)} -pin  "or#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#12.itm}
load net {fsm_output(6)} -pin  "or#55" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#6.itm}
load net {or#55.itm} -pin  "or#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#55.itm}
load inst "mux#34" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1182 -attr oid 1179 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#34} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nand.tmp} -pin  "mux#34" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.tmp}
load net {or#55.itm} -pin  "mux#34" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#55.itm}
load net {fsm_output(2)} -pin  "mux#34" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#11.itm}
load net {mux#34.itm} -pin  "mux#34" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#34.itm}
load inst "or#56" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1183 -attr oid 1180 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#56} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not.tmp#36} -pin  "or#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#36}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "or#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(14)#29.itm}
load net {or#56.itm} -pin  "or#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#56.itm}
load inst "and#66" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1184 -attr oid 1181 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#66} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {or#56.itm} -pin  "and#66" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#56.itm}
load net {nor#57.cse} -pin  "and#66" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#57.cse}
load net {and.dcpl#64} -pin  "and#66" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and#66.rmff} -pin  "and#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#66.rmff}
load inst "reg(twiddle:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1185 -attr oid 1182 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#66.rmff} -pin  "reg(twiddle:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#66.rmff}
load net {GND} -pin  "reg(twiddle:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {clk} -pin  "reg(twiddle:rsci.oswt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1186 -attr oid 1183 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(twiddle:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(twiddle:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(twiddle:rsci.oswt).cse} -pin  "reg(twiddle:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load inst "and#69" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1187 -attr oid 1184 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#69} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#39} -pin  "and#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#67} -pin  "and#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and#69.itm} -pin  "and#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#69.itm}
load inst "and#73" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1188 -attr oid 1185 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#73} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#53} -pin  "and#73" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load net {and.dcpl#67} -pin  "and#73" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and#73.itm} -pin  "and#73" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#73.itm}
load inst "COMP_LOOP:twiddle_f:or#7" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1189 -attr oid 1186 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#69.itm} -pin  "COMP_LOOP:twiddle_f:or#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#69.itm}
load net {and#73.itm} -pin  "COMP_LOOP:twiddle_f:or#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#73.itm}
load net {COMP_LOOP:twiddle_f:or#7.cse} -pin  "COMP_LOOP:twiddle_f:or#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7.cse}
load inst "and#68" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1190 -attr oid 1187 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#68} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#32} -pin  "and#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#67} -pin  "and#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and#68.itm} -pin  "and#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#68.itm}
load inst "and#70" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1191 -attr oid 1188 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#70} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#45} -pin  "and#70" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load net {and.dcpl#67} -pin  "and#70" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and#70.itm} -pin  "and#70" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#70.itm}
load inst "and#72" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1192 -attr oid 1189 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#72} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#51} -pin  "and#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#67} -pin  "and#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and#72.itm} -pin  "and#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#72.itm}
load inst "and#74" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1193 -attr oid 1190 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#74} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#55} -pin  "and#74" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#67} -pin  "and#74" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and#74.itm} -pin  "and#74" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#74.itm}
load inst "COMP_LOOP:twiddle_f:or#4" "or(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1194 -attr oid 1191 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and#68.itm} -pin  "COMP_LOOP:twiddle_f:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#68.itm}
load net {and#70.itm} -pin  "COMP_LOOP:twiddle_f:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#70.itm}
load net {and#72.itm} -pin  "COMP_LOOP:twiddle_f:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#72.itm}
load net {and#74.itm} -pin  "COMP_LOOP:twiddle_f:or#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#74.itm}
load net {COMP_LOOP:twiddle_f:or#4.cse} -pin  "COMP_LOOP:twiddle_f:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#4.cse}
load inst "COMP_LOOP:twiddle_f:mux1h#7" "mux1h(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1195 -attr oid 1192 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#7} -attr area 1.447326 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,3)"
load net {z.out#10(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(2).itm}
load net {z.out#10(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0)#2.itm}
load net {z.out#10(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0)#1.itm}
load net {COMP_LOOP:twiddle_f:or#4.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#7" {S0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1196 -attr oid 1193 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#4.cse}
load net {COMP_LOOP:twiddle_f:or#7.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#7" {S1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1197 -attr oid 1194 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7.cse}
load net {and.dcpl#71} -pin  "COMP_LOOP:twiddle_f:mux1h#7" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {COMP_LOOP:twiddle_f:mux1h#7.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#7.itm}
load inst "not#126" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1198 -attr oid 1195 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#126} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#126" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#45.itm}
load net {not#126.itm} -pin  "not#126" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#126.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(5,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1199 -attr oid 1196 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,5)"
load net {not.tmp#36} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#36}
load net {fsm_output(6)} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#17.itm}
load net {fsm_output(0)} -pin  "COMP_LOOP:twiddle_f:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#28.itm}
load net {not#126.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#126.itm}
load net {fsm_output(2)} -pin  "COMP_LOOP:twiddle_f:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#30.itm}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor.itm}
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1200 -attr oid 1197 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux1h#7.itm} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#7.itm}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1201 -attr oid 1198 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {z.out#10(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(1).itm}
load net {z.out#10(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0)#3.itm}
load net {COMP_LOOP:twiddle_f:or#7.cse} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7.cse}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load inst "not#153" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1202 -attr oid 1199 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#153} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#67} -pin  "not#153" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {not#153.itm} -pin  "not#153" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#153.itm}
load inst "or#96" "or(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1203 -attr oid 1200 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#96} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {fsm_output(6)} -pin  "or#96" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#35.itm}
load net {fsm_output(4)} -pin  "or#96" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#43.itm}
load net {fsm_output(3)} -pin  "or#96" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#46.itm}
load net {not#153.itm} -pin  "or#96" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#153.itm}
load net {or#96.itm} -pin  "or#96" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#96.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1204 -attr oid 1201 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {or#96.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#96.itm}
load net {COMP_LOOP:twiddle_f:mux1h#15.rmff} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#15.rmff}
load inst "COMP_LOOP-1:twiddle_f:mul" "mul(11,-1,11,-1,11)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1205 -attr oid 1202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul} -attr area 608.000000 -attr delay 3.791631 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(12,0,12,0,12)"
load net {z.out(0)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(1)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(2)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(3)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(4)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(5)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(6)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(7)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(8)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(9)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {z.out(10)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(10-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP-1:twiddle_f:mul.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(4)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(5)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(6)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(7)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(8)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(9)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(10)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load inst "and#78" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1206 -attr oid 1203 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#78} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#23} -pin  "and#78" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {and.dcpl#67} -pin  "and#78" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and#78.itm} -pin  "and#78" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#78.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#23" "mux1h(4,11)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1207 -attr oid 1204 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23} -attr area 20.134839 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(11,4)"
load net {COMP_LOOP-1:twiddle_f:mul.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {z.out#10(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(12)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(13)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A1(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(13-3).itm}
load net {z.out#10(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(12)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(12-0).itm}
load net {z.out#10(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {z.out#10(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#10)(11-0).itm}
load net {and#78.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#78.itm}
load net {COMP_LOOP:twiddle_f:or#4.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {S1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1208 -attr oid 1205 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#4.cse}
load net {COMP_LOOP:twiddle_f:or#7.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {S2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1209 -attr oid 1206 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7.cse}
load net {and.dcpl#71} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#23.rmff(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#23" {Z(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff}
load inst "not#128" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1210 -attr oid 1207 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#128} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#128" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#34.itm}
load net {not#128.itm} -pin  "not#128" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#128.itm}
load inst "nand" "nand(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1211 -attr oid 1208 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,3)"
load net {and.dcpl#59} -pin  "nand" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {not#128.itm} -pin  "nand" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#128.itm}
load net {and.dcpl#64} -pin  "nand" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {nand.itm} -pin  "nand" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load inst "COMP_LOOP:twiddle_f:and#1" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1212 -attr oid 1209 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {z.out#10(0)} -pin  "COMP_LOOP:twiddle_f:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(0).itm}
load net {nand.itm} -pin  "COMP_LOOP:twiddle_f:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load net {COMP_LOOP:twiddle_f:mux1h#28.rmff} -pin  "COMP_LOOP:twiddle_f:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#28.rmff}
load inst "STAGE_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1213 -attr oid 1210 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not#2.itm} -pin  "STAGE_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load inst "and#85" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1214 -attr oid 1211 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#85} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#84} -pin  "and#85" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#19} -pin  "and#85" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {fsm_output(2)} -pin  "and#85" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#9.itm}
load net {STAGE_LOOP:not#2.itm} -pin  "and#85" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load net {and#85.itm} -pin  "and#85" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#85.itm}
load inst "reg(complete:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1215 -attr oid 1212 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#85.itm} -pin  "reg(complete:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#85.itm}
load net {GND} -pin  "reg(complete:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {clk} -pin  "reg(complete:rsci.oswt)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1216 -attr oid 1213 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(complete:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(complete:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(complete:rsci.oswt).cse} -pin  "reg(complete:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load inst "and#87" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1217 -attr oid 1214 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#84} -pin  "and#87" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#28} -pin  "and#87" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load net {fsm_output(2)} -pin  "and#87" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#31.itm}
load net {and#87.itm} -pin  "and#87" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87.itm}
load inst "reg(vec:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1218 -attr oid 1215 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#87.itm} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87.itm}
load net {GND} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {clk} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1219 -attr oid 1216 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "nor#16" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1220 -attr oid 1217 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#16} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(1)} -pin  "nor#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#16.itm}
load net {fsm_output(0)} -pin  "nor#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#13.itm}
load net {mux.tmp#1} -pin  "nor#16" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#1}
load net {nor#16.itm} -pin  "nor#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#16.itm}
load inst "not#61" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1221 -attr oid 1218 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#61} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#61" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#15.itm}
load net {not#61.itm} -pin  "not#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#61.itm}
load inst "nor#17" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1222 -attr oid 1219 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#17} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {not#61.itm} -pin  "nor#17" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#61.itm}
load net {fsm_output(6)} -pin  "nor#17" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#7.itm}
load net {nor#17.itm} -pin  "nor#17" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#17.itm}
load inst "mux#35" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1223 -attr oid 1220 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#35} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#16.itm} -pin  "mux#35" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#16.itm}
load net {nor#17.itm} -pin  "mux#35" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#17.itm}
load net {fsm_output(2)} -pin  "mux#35" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#12.itm}
load net {mux#35.rmff} -pin  "mux#35" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#35.rmff}
load inst "reg(ensig.cgo)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1224 -attr oid 1221 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {mux#35.rmff} -pin  "reg(ensig.cgo)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#35.rmff}
load net {GND} -pin  "reg(ensig.cgo)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {clk} -pin  "reg(ensig.cgo)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1225 -attr oid 1222 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo).cse} -pin  "reg(ensig.cgo)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load inst "xor" "xor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1226 -attr oid 1223 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_xor(1,2)"
load net {fsm_output(0)} -pin  "xor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#32.itm}
load net {fsm_output(1)} -pin  "xor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#37.itm}
load net {xor.itm} -pin  "xor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor.itm}
load inst "not#144" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1227 -attr oid 1224 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#144} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#144" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#44.itm}
load net {not#144.itm} -pin  "not#144" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#144.itm}
load inst "and#90" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1228 -attr oid 1225 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {xor.itm} -pin  "and#90" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor.itm}
load net {not#144.itm} -pin  "and#90" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#144.itm}
load net {fsm_output(2)} -pin  "and#90" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#32.itm}
load net {and#90.rmff} -pin  "and#90" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90.rmff}
load inst "reg(ensig.cgo#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1229 -attr oid 1226 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#90.rmff} -pin  "reg(ensig.cgo#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90.rmff}
load net {GND} -pin  "reg(ensig.cgo#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#29}
load net {clk} -pin  "reg(ensig.cgo#1)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1230 -attr oid 1227 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo#1).cse} -pin  "reg(ensig.cgo#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load inst "and#94" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1231 -attr oid 1228 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#94} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#93} -pin  "and#94" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#16} -pin  "and#94" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#16}
load net {and#94.rmff} -pin  "and#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#94.rmff}
load inst "STAGE_LOOP:i:STAGE_LOOP:i:mux" "mux(2,4)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1232 -attr oid 1229 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14}
load net {z.out#2(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load inst "not#139" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1233 -attr oid 1230 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#139} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#139" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#40.itm}
load net {not#139.itm} -pin  "not#139" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#139.itm}
load inst "and#96" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1234 -attr oid 1231 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#23} -pin  "and#96" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {and.dcpl#19} -pin  "and#96" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {not#139.itm} -pin  "and#96" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#139.itm}
load net {and#96.itm} -pin  "and#96" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96.itm}
load inst "STAGE_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1235 -attr oid 1232 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#96.itm} -pin  "STAGE_LOOP:i:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96.itm}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "STAGE_LOOP:i:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load inst "STAGE_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1236 -attr oid 1233 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:i:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load net {STAGE_LOOP:i:and.itm} -pin  "STAGE_LOOP:i:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load inst "reg(STAGE_LOOP:i(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1237 -attr oid 1234 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {clk} -pin  "reg(STAGE_LOOP:i(3:0))" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1238 -attr oid 1235 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:i:and.itm} -pin  "reg(STAGE_LOOP:i(3:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load inst "or#69" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1239 -attr oid 1236 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#69} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "or#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#18.itm}
load net {fsm_output(0)} -pin  "or#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#15.itm}
load net {or#69.itm} -pin  "or#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#69.itm}
load inst "mux#36" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1240 -attr oid 1237 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#36} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux.tmp#1} -pin  "mux#36" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#1}
load net {and.cse} -pin  "mux#36" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load net {or#69.itm} -pin  "mux#36" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#69.itm}
load net {mux#36.itm} -pin  "mux#36" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#36.itm}
load inst "or#92" "or(5,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1241 -attr oid 1238 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#92} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {fsm_output(1)} -pin  "or#92" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#9.itm}
load net {fsm_output(0)} -pin  "or#92" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#8.itm}
load net {fsm_output(3)} -pin  "or#92" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#18.itm}
load net {fsm_output(4)} -pin  "or#92" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#18.itm}
load net {fsm_output(5)} -pin  "or#92" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#11.itm}
load net {or#92.itm} -pin  "or#92" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#92.itm}
load inst "and#122" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1242 -attr oid 1239 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#122} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#92.itm} -pin  "and#122" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#92.itm}
load net {fsm_output(6)} -pin  "and#122" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#3.itm}
load net {and#122.itm} -pin  "and#122" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#122.itm}
load inst "mux#28" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1243 -attr oid 1240 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#28} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#36.itm} -pin  "mux#28" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#36.itm}
load net {and#122.itm} -pin  "mux#28" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#122.itm}
load net {fsm_output(2)} -pin  "mux#28" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#8.itm}
load net {mux#28.itm} -pin  "mux#28" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#28.itm}
load inst "p:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1244 -attr oid 1241 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "p:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {mux#28.itm} -pin  "p:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#28.itm}
load net {p:and.itm} -pin  "p:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load inst "reg(p)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1245 -attr oid 1242 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(p)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {p:rsci.idat(0)} -pin  "reg(p)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "reg(p)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "reg(p)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "reg(p)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "reg(p)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "reg(p)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "reg(p)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "reg(p)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "reg(p)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "reg(p)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "reg(p)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "reg(p)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "reg(p)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "reg(p)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "reg(p)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "reg(p)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "reg(p)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "reg(p)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "reg(p)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "reg(p)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "reg(p)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "reg(p)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "reg(p)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "reg(p)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "reg(p)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "reg(p)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "reg(p)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "reg(p)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "reg(p)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "reg(p)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "reg(p)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "reg(p)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {clk} -pin  "reg(p)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1246 -attr oid 1243 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {p:and.itm} -pin  "reg(p)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load net {p.sva(0)} -pin  "reg(p)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(1)} -pin  "reg(p)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(2)} -pin  "reg(p)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(3)} -pin  "reg(p)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(4)} -pin  "reg(p)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(5)} -pin  "reg(p)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(6)} -pin  "reg(p)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(7)} -pin  "reg(p)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(8)} -pin  "reg(p)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(9)} -pin  "reg(p)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(10)} -pin  "reg(p)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(11)} -pin  "reg(p)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(12)} -pin  "reg(p)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(13)} -pin  "reg(p)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(14)} -pin  "reg(p)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(15)} -pin  "reg(p)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(16)} -pin  "reg(p)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(17)} -pin  "reg(p)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(18)} -pin  "reg(p)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(19)} -pin  "reg(p)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(20)} -pin  "reg(p)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(21)} -pin  "reg(p)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(22)} -pin  "reg(p)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(23)} -pin  "reg(p)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(24)} -pin  "reg(p)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(25)} -pin  "reg(p)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(26)} -pin  "reg(p)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(27)} -pin  "reg(p)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(28)} -pin  "reg(p)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(29)} -pin  "reg(p)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(30)} -pin  "reg(p)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(31)} -pin  "reg(p)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load inst "not#118" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1247 -attr oid 1244 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#118} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#118" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#38.itm}
load net {not#118.itm} -pin  "not#118" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#118.itm}
load inst "not#52" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1248 -attr oid 1245 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#52} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#52" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#26.itm}
load net {not#52.itm} -pin  "not#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#52.itm}
load inst "not#56" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1249 -attr oid 1246 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#56} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#56" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#27.itm}
load net {not#56.itm} -pin  "not#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#56.itm}
load inst "run:nor" "nor(6,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1250 -attr oid 1247 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,6)"
load net {not#118.itm} -pin  "run:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#118.itm}
load net {fsm_output(5)} -pin  "run:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#28.itm}
load net {or.dcpl#27} -pin  "run:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#27}
load net {not#52.itm} -pin  "run:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#52.itm}
load net {fsm_output(1)} -pin  "run:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#39.itm}
load net {not#56.itm} -pin  "run:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#56.itm}
load net {run:nor.itm} -pin  "run:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor.itm}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1251 -attr oid 1248 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "run:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {run:nor.itm} -pin  "run:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor.itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1252 -attr oid 1249 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1253 -attr oid 1250 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load inst "STAGE_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1254 -attr oid 1251 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {mux.tmp#39} -pin  "STAGE_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#39}
load net {STAGE_LOOP:and.itm} -pin  "STAGE_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load inst "reg(STAGE_LOOP:lshift.psp)" "reg(15,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1255 -attr oid 1252 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(15,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(11)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(12)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(13)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(14)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {clk} -pin  "reg(STAGE_LOOP:lshift.psp)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1256 -attr oid 1253 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:and.itm} -pin  "reg(STAGE_LOOP:lshift.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load inst "or" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1257 -attr oid 1254 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0).itm}
load net {fsm_output(2)} -pin  "or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2).itm}
load net {or.cse} -pin  "or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.cse}
load inst "and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1258 -attr oid 1255 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(6)} -pin  "and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#61.itm}
load net {or#93.cse} -pin  "and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#93.cse}
load net {and.cse} -pin  "and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load inst "COMP_LOOP:k:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1259 -attr oid 1256 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux.tmp#39} -pin  "COMP_LOOP:k:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#39}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and" "and(2,11)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1260 -attr oid 1257 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and} -attr area 11.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(11,2)"
load net {z.out#1(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {z.out#1(10)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0)#1.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(10)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load inst "not#255" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1261 -attr oid 1258 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#255} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#93.cse} -pin  "not#255" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#93.cse}
load net {not#255.itm} -pin  "not#255" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#255.itm}
load inst "mux#61" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1262 -attr oid 1259 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#255.itm} -pin  "mux#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#255.itm}
load net {or#93.cse} -pin  "mux#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#93.cse}
load net {fsm_output(6)} -pin  "mux#61" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#62.itm}
load net {mux#61.itm} -pin  "mux#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61.itm}
load inst "mux#62" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1263 -attr oid 1260 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#62} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#61.itm} -pin  "mux#62" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61.itm}
load net {fsm_output(6)} -pin  "mux#62" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#66.itm}
load net {fsm_output(2)} -pin  "mux#62" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#59.itm}
load net {mux#62.itm} -pin  "mux#62" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#62.itm}
load inst "mux" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1264 -attr oid 1261 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and.cse} -pin  "mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load net {fsm_output(6)} -pin  "mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6).itm}
load net {or.cse} -pin  "mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.cse}
load net {mux.itm} -pin  "mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.itm}
load inst "mux#63" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1265 -attr oid 1262 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#63} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#62.itm} -pin  "mux#63" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#62.itm}
load net {mux.itm} -pin  "mux#63" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.itm}
load net {fsm_output(1)} -pin  "mux#63" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1).itm}
load net {mux#63.itm} -pin  "mux#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#63.itm}
load inst "and#294" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1266 -attr oid 1263 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#294} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#63.itm} -pin  "and#294" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#63.itm}
load net {complete:rsci.wen_comp} -pin  "and#294" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#294.itm} -pin  "and#294" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#294.itm}
load inst "reg(COMP_LOOP:k(14:3).sva(10:0))" "reg(11,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1267 -attr oid 1264 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(14:3).sva(10:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(10)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {clk} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1268 -attr oid 1265 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#294.itm} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#294.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "reg(COMP_LOOP:k(14:3).sva(10:0))" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load inst "and#118" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1269 -attr oid 1266 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#118} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(1)} -pin  "and#118" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#21.itm}
load net {fsm_output(0)} -pin  "and#118" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#17.itm}
load net {and#118.cse} -pin  "and#118" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#118.cse}
load inst "and#124" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1270 -attr oid 1267 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(3)} -pin  "and#124" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#3.itm}
load net {fsm_output(4)} -pin  "and#124" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#3.itm}
load net {and#124.cse} -pin  "and#124" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124.cse}
load inst "mux#42" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1271 -attr oid 1268 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#42} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not.tmp#13} -pin  "mux#42" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#13}
load net {and#124.cse} -pin  "mux#42" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124.cse}
load net {and#118.cse} -pin  "mux#42" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#118.cse}
load net {mux#42.itm} -pin  "mux#42" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#42.itm}
load inst "mux#43" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1272 -attr oid 1269 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#43} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#42.itm} -pin  "mux#43" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#42.itm}
load net {and#124.cse} -pin  "mux#43" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124.cse}
load net {fsm_output(2)} -pin  "mux#43" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#16.itm}
load net {mux#43.itm} -pin  "mux#43" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#43.itm}
load inst "not#74" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1273 -attr oid 1270 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#74} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#43.itm} -pin  "not#74" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#43.itm}
load net {not#74.itm} -pin  "not#74" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#74.itm}
load inst "reg(COMP_LOOP-1:twiddle_f:nand" "nand(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1274 -attr oid 1271 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {not#74.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#74.itm}
load net {and.dcpl#2} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {reg(COMP_LOOP-1:twiddle_f:nand.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:nand.itm}
load inst "COMP_LOOP:twiddle_f:and#3" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1275 -attr oid 1272 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-1:twiddle_f:nand.itm} -pin  "COMP_LOOP:twiddle_f:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:nand.itm}
load net {COMP_LOOP:twiddle_f:and#3.itm} -pin  "COMP_LOOP:twiddle_f:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#3.itm}
load inst "reg(COMP_LOOP-1:twiddle_f:acc)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1276 -attr oid 1273 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {z.out#2(0)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {clk} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1277 -attr oid 1274 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#3.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#3.itm}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1278 -attr oid 1275 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and.dcpl#102} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load inst "reg(COMP_LOOP:twiddle_help#1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1279 -attr oid 1276 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_help#1)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1280 -attr oid 1277 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_help#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(1)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(2)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(3)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(4)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(5)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(6)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(7)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(8)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(9)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(10)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(11)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(12)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(13)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(14)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(15)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(16)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(17)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(18)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(19)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(20)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(21)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(22)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(23)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(24)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(25)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(26)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(27)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(28)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(29)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(30)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(31)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load inst "reg(COMP_LOOP:twiddle_f#1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1281 -attr oid 1278 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_f#1)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1282 -attr oid 1279 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_f#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(1)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(2)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(3)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(4)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(5)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(6)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(7)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(8)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(9)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(10)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(11)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(12)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(13)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(14)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(15)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(16)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(17)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(18)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(19)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(20)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(21)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(22)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(23)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(24)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(25)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(26)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(27)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(28)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(29)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(30)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(31)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load inst "VEC_LOOP:or" "or(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1283 -attr oid 1280 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#33} -pin  "VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#46} -pin  "VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {and.dcpl#52} -pin  "VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#56} -pin  "VEC_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load inst "VEC_LOOP:VEC_LOOP:mux" "mux(2,14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1284 -attr oid 1281 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux} -attr area 14.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(14,1,2)"
load net {VEC_LOOP:j(14:0)#1.sva#1(0)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(1)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(2)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(3)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(4)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(5)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(6)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(7)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(8)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(9)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(10)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(11)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(12)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {VEC_LOOP:j(14:0)#1.sva#1(13)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(14:0)#1.sva#1)(13-0).itm}
load net {z.out#5(0)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(12)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(13)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(11)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(12)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(13)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1285 -attr oid 1282 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#102} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.itm}
load inst "VEC_LOOP:and" "and(2,14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1286 -attr oid 1283 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and} -attr area 14.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(14,2)"
load net {VEC_LOOP:VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:and" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(11)} -pin  "VEC_LOOP:and" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(12)} -pin  "VEC_LOOP:and" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(13)} -pin  "VEC_LOOP:and" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:and.itm(0)} -pin  "VEC_LOOP:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(1)} -pin  "VEC_LOOP:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(2)} -pin  "VEC_LOOP:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(3)} -pin  "VEC_LOOP:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(4)} -pin  "VEC_LOOP:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(5)} -pin  "VEC_LOOP:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(6)} -pin  "VEC_LOOP:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(7)} -pin  "VEC_LOOP:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(8)} -pin  "VEC_LOOP:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(9)} -pin  "VEC_LOOP:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(10)} -pin  "VEC_LOOP:and" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(11)} -pin  "VEC_LOOP:and" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(12)} -pin  "VEC_LOOP:and" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(13)} -pin  "VEC_LOOP:and" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load inst "not#92" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1287 -attr oid 1284 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#92} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux.tmp#1} -pin  "not#92" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#1}
load net {not#92.itm} -pin  "not#92" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#92.itm}
load inst "and#103" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1288 -attr oid 1285 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#92.itm} -pin  "and#103" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#92.itm}
load net {and.dcpl#67} -pin  "and#103" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and#103.itm} -pin  "and#103" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103.itm}
load inst "VEC_LOOP:or#18" "or(6,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1289 -attr oid 1286 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#18} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {and#103.itm} -pin  "VEC_LOOP:or#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103.itm}
load net {and.dcpl#102} -pin  "VEC_LOOP:or#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#33} -pin  "VEC_LOOP:or#18" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#46} -pin  "VEC_LOOP:or#18" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {and.dcpl#52} -pin  "VEC_LOOP:or#18" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#56} -pin  "VEC_LOOP:or#18" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {VEC_LOOP:or#18.itm} -pin  "VEC_LOOP:or#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#18.itm}
load inst "VEC_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1290 -attr oid 1287 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or#18.itm} -pin  "VEC_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#18.itm}
load net {VEC_LOOP:and#3.itm} -pin  "VEC_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#3.itm}
load inst "reg(VEC_LOOP:acc#1)" "reg(14,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1291 -attr oid 1288 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(14,0,0,0,0,1,1)"
load net {VEC_LOOP:and.itm(0)} -pin  "reg(VEC_LOOP:acc#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(1)} -pin  "reg(VEC_LOOP:acc#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(2)} -pin  "reg(VEC_LOOP:acc#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(3)} -pin  "reg(VEC_LOOP:acc#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(4)} -pin  "reg(VEC_LOOP:acc#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(5)} -pin  "reg(VEC_LOOP:acc#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(6)} -pin  "reg(VEC_LOOP:acc#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(7)} -pin  "reg(VEC_LOOP:acc#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(8)} -pin  "reg(VEC_LOOP:acc#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(9)} -pin  "reg(VEC_LOOP:acc#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(10)} -pin  "reg(VEC_LOOP:acc#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(11)} -pin  "reg(VEC_LOOP:acc#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(12)} -pin  "reg(VEC_LOOP:acc#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(13)} -pin  "reg(VEC_LOOP:acc#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#1)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1292 -attr oid 1289 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and#3.itm} -pin  "reg(VEC_LOOP:acc#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(0)} -pin  "reg(VEC_LOOP:acc#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(1)} -pin  "reg(VEC_LOOP:acc#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(2)} -pin  "reg(VEC_LOOP:acc#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(3)} -pin  "reg(VEC_LOOP:acc#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(4)} -pin  "reg(VEC_LOOP:acc#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(5)} -pin  "reg(VEC_LOOP:acc#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(6)} -pin  "reg(VEC_LOOP:acc#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(7)} -pin  "reg(VEC_LOOP:acc#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(8)} -pin  "reg(VEC_LOOP:acc#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(9)} -pin  "reg(VEC_LOOP:acc#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(10)} -pin  "reg(VEC_LOOP:acc#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(11)} -pin  "reg(VEC_LOOP:acc#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(12)} -pin  "reg(VEC_LOOP:acc#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load net {VEC_LOOP:acc#1.cse#2.sva(13)} -pin  "reg(VEC_LOOP:acc#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#2.sva}
load inst "not#141" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1293 -attr oid 1290 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#141} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#141" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#42.itm}
load net {not#141.itm} -pin  "not#141" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#141.itm}
load inst "reg(VEC_LOOP:j(14:VEC_LOOP:j:nor" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1294 -attr oid 1291 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:VEC_LOOP:j:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {or.tmp#17} -pin  "reg(VEC_LOOP:j(14:VEC_LOOP:j:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#17}
load net {fsm_output(1)} -pin  "reg(VEC_LOOP:j(14:VEC_LOOP:j:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#41.itm}
load net {not#141.itm} -pin  "reg(VEC_LOOP:j(14:VEC_LOOP:j:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#141.itm}
load net {reg(VEC_LOOP:j(14:VEC_LOOP:j:nor.itm} -pin  "reg(VEC_LOOP:j(14:VEC_LOOP:j:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:VEC_LOOP:j:nor.itm}
load inst "VEC_LOOP:j:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1295 -attr oid 1292 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:j:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(VEC_LOOP:j(14:VEC_LOOP:j:nor.itm} -pin  "VEC_LOOP:j:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:VEC_LOOP:j:nor.itm}
load net {VEC_LOOP:j:and.itm} -pin  "VEC_LOOP:j:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.itm}
load inst "reg(VEC_LOOP:j(14:0)#1)" "reg(15,1,1,0,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1296 -attr oid 1293 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:0)#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(15,0,0,1,1,1,1)"
load net {z.out#3(0)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(4)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(5)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(6)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(7)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(8)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(9)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(10)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(11)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(12)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(13)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(14)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {GND} -pin  "reg(VEC_LOOP:j(14:0)#1)" {DRs(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1354}
load net {clk} -pin  "reg(VEC_LOOP:j(14:0)#1)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1297 -attr oid 1294 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.itm} -pin  "reg(VEC_LOOP:j(14:0)#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.itm}
load net {rst} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {VEC_LOOP:j(14:0)#1.sva#1(0)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(1)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(2)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(3)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(4)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(5)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(6)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(7)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(8)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(9)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(10)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(11)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(12)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(13)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load net {VEC_LOOP:j(14:0)#1.sva#1(14)} -pin  "reg(VEC_LOOP:j(14:0)#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(14:0)#1.sva#1}
load inst "VEC_LOOP:or#1" "or(8,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1298 -attr oid 1295 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#24} -pin  "VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#24}
load net {and.dcpl#33} -pin  "VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#40} -pin  "VEC_LOOP:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#40}
load net {and.dcpl#46} -pin  "VEC_LOOP:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {and.dcpl#49} -pin  "VEC_LOOP:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#52} -pin  "VEC_LOOP:or#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#54} -pin  "VEC_LOOP:or#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#56} -pin  "VEC_LOOP:or#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load inst "VEC_LOOP:and#1" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1299 -attr oid 1296 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load net {VEC_LOOP:and#1.itm} -pin  "VEC_LOOP:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1.itm}
load inst "reg(VEC_LOOP:acc#10)" "reg(14,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1300 -attr oid 1297 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(14,0,0,0,0,1,1)"
load net {z.out#6(0)} -pin  "reg(VEC_LOOP:acc#10)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(1)} -pin  "reg(VEC_LOOP:acc#10)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(2)} -pin  "reg(VEC_LOOP:acc#10)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(3)} -pin  "reg(VEC_LOOP:acc#10)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(4)} -pin  "reg(VEC_LOOP:acc#10)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(5)} -pin  "reg(VEC_LOOP:acc#10)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(6)} -pin  "reg(VEC_LOOP:acc#10)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(7)} -pin  "reg(VEC_LOOP:acc#10)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(8)} -pin  "reg(VEC_LOOP:acc#10)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(9)} -pin  "reg(VEC_LOOP:acc#10)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(10)} -pin  "reg(VEC_LOOP:acc#10)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(11)} -pin  "reg(VEC_LOOP:acc#10)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(12)} -pin  "reg(VEC_LOOP:acc#10)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(13)} -pin  "reg(VEC_LOOP:acc#10)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {clk} -pin  "reg(VEC_LOOP:acc#10)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1301 -attr oid 1298 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and#1.itm} -pin  "reg(VEC_LOOP:acc#10)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -pin  "reg(VEC_LOOP:acc#10)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -pin  "reg(VEC_LOOP:acc#10)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -pin  "reg(VEC_LOOP:acc#10)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -pin  "reg(VEC_LOOP:acc#10)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -pin  "reg(VEC_LOOP:acc#10)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -pin  "reg(VEC_LOOP:acc#10)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -pin  "reg(VEC_LOOP:acc#10)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -pin  "reg(VEC_LOOP:acc#10)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -pin  "reg(VEC_LOOP:acc#10)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -pin  "reg(VEC_LOOP:acc#10)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(10)} -pin  "reg(VEC_LOOP:acc#10)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(11)} -pin  "reg(VEC_LOOP:acc#10)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(12)} -pin  "reg(VEC_LOOP:acc#10)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(13)} -pin  "reg(VEC_LOOP:acc#10)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load inst "not#35" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1302 -attr oid 1299 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#35} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#35" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#14.itm}
load net {not#35.itm} -pin  "not#35" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#35.itm}
load inst "not#36" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1303 -attr oid 1300 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#36} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#36" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#14.itm}
load net {not#36.itm} -pin  "not#36" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#36.itm}
load inst "or#33" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1304 -attr oid 1301 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#33} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#35.itm} -pin  "or#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#35.itm}
load net {not#36.itm} -pin  "or#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#36.itm}
load net {fsm_output(5)} -pin  "or#33" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#8.itm}
load net {or#33.cse} -pin  "or#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#33.cse}
load inst "not#104" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1305 -attr oid 1302 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#104} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#104" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#30.itm}
load net {not#104.itm} -pin  "not#104" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#104.itm}
load inst "or#29" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1306 -attr oid 1303 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#29} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(4)} -pin  "or#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#11.itm}
load net {not#104.itm} -pin  "or#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#104.itm}
load net {or#29.itm} -pin  "or#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#29.itm}
load inst "not#37" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1307 -attr oid 1304 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#37} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#37" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#15.itm}
load net {not#37.itm} -pin  "not#37" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#37.itm}
load inst "or#34" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1308 -attr oid 1305 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#34} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#37.itm} -pin  "or#34" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#37.itm}
load net {fsm_output(5)} -pin  "or#34" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#9.itm}
load net {or#34.itm} -pin  "or#34" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#34.itm}
load inst "mux#22" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1309 -attr oid 1306 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#22} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#29.itm} -pin  "mux#22" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#29.itm}
load net {or#34.itm} -pin  "mux#22" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#34.itm}
load net {fsm_output(3)} -pin  "mux#22" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#15.itm}
load net {mux#22.cse} -pin  "mux#22" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#22.cse}
load inst "VEC_LOOP:or#17" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1310 -attr oid 1307 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#17} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#40} -pin  "VEC_LOOP:or#17" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#40}
load net {and.dcpl#54} -pin  "VEC_LOOP:or#17" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {VEC_LOOP:or#17.cse} -pin  "VEC_LOOP:or#17" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#17.cse}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" "mux(2,12)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1311 -attr oid 1308 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2} -attr area 12.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(12,1,2)"
load net {z.out(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(10)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out(11)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm}
load net {z.out#4(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(10)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {z.out#4(11)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#4.itm}
load net {and.dcpl#49} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(10)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(11)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load inst "not#54" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1312 -attr oid 1309 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#54} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#54" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#33.itm}
load net {not#54.itm} -pin  "not#54" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#54.itm}
load inst "not#53" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1313 -attr oid 1310 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#53} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#53" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#37.itm}
load net {not#53.itm} -pin  "not#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#53.itm}
load inst "not#51" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1314 -attr oid 1311 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#51} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#51" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#33.itm}
load net {not#51.itm} -pin  "not#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#51.itm}
load inst "and#108" "and(5,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1315 -attr oid 1312 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {and.dcpl#2} -pin  "and#108" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {not#54.itm} -pin  "and#108" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#54.itm}
load net {not#53.itm} -pin  "and#108" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#53.itm}
load net {not#51.itm} -pin  "and#108" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#51.itm}
load net {fsm_output(2)} -pin  "and#108" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#34.itm}
load net {and#108.itm} -pin  "and#108" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108.itm}
load inst "not#15" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1316 -attr oid 1313 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#15} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#15" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#23.itm}
load net {not#15.itm} -pin  "not#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#15.itm}
load inst "or#37" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1317 -attr oid 1314 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#37} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(3)} -pin  "or#37" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#17.itm}
load net {fsm_output(4)} -pin  "or#37" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#17.itm}
load net {not#15.itm} -pin  "or#37" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#15.itm}
load net {or#37.itm} -pin  "or#37" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#37.itm}
load inst "mux#48" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1318 -attr oid 1315 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#48} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#22.cse} -pin  "mux#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#22.cse}
load net {or#33.cse} -pin  "mux#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#33.cse}
load net {fsm_output(0)} -pin  "mux#48" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#20.itm}
load net {mux#48.itm} -pin  "mux#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#48.itm}
load inst "mux#49" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1319 -attr oid 1316 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#49} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#37.itm} -pin  "mux#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#37.itm}
load net {mux#48.itm} -pin  "mux#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#48.itm}
load net {fsm_output(1)} -pin  "mux#49" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#25.itm}
load net {mux#49.itm} -pin  "mux#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#49.itm}
load inst "mux#23" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1320 -attr oid 1317 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#23} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#22.cse} -pin  "mux#23" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#22.cse}
load net {or#33.cse} -pin  "mux#23" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#33.cse}
load net {fsm_output(1)} -pin  "mux#23" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#6.itm}
load net {mux#23.itm} -pin  "mux#23" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#23.itm}
load inst "mux#50" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1321 -attr oid 1318 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#50} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#49.itm} -pin  "mux#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#49.itm}
load net {mux#23.itm} -pin  "mux#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#23.itm}
load net {fsm_output(2)} -pin  "mux#50" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#18.itm}
load net {mux#50.itm} -pin  "mux#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#50.itm}
load inst "nor#23" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1322 -attr oid 1319 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#23} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {mux#50.itm} -pin  "nor#23" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#50.itm}
load net {fsm_output(6)} -pin  "nor#23" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#40.itm}
load net {nor#23.itm} -pin  "nor#23" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#23.itm}
load inst "VEC_LOOP:mux1h#12" "mux1h(3,13)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1323 -attr oid 1320 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12} -attr area 18.803238 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(13,3)"
load net {z.out#1(0)} -pin  "VEC_LOOP:mux1h#12" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(1)} -pin  "VEC_LOOP:mux1h#12" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(2)} -pin  "VEC_LOOP:mux1h#12" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(3)} -pin  "VEC_LOOP:mux1h#12" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(4)} -pin  "VEC_LOOP:mux1h#12" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(5)} -pin  "VEC_LOOP:mux1h#12" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(6)} -pin  "VEC_LOOP:mux1h#12" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(7)} -pin  "VEC_LOOP:mux1h#12" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(8)} -pin  "VEC_LOOP:mux1h#12" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(9)} -pin  "VEC_LOOP:mux1h#12" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#1(10)} -pin  "VEC_LOOP:mux1h#12" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {DC} -pin  "VEC_LOOP:mux1h#12" {A0(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {DC} -pin  "VEC_LOOP:mux1h#12" {A0(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#86.itm}
load net {z.out#4(0)} -pin  "VEC_LOOP:mux1h#12" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(1)} -pin  "VEC_LOOP:mux1h#12" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(2)} -pin  "VEC_LOOP:mux1h#12" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(3)} -pin  "VEC_LOOP:mux1h#12" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(4)} -pin  "VEC_LOOP:mux1h#12" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(5)} -pin  "VEC_LOOP:mux1h#12" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(6)} -pin  "VEC_LOOP:mux1h#12" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(7)} -pin  "VEC_LOOP:mux1h#12" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(8)} -pin  "VEC_LOOP:mux1h#12" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(9)} -pin  "VEC_LOOP:mux1h#12" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(10)} -pin  "VEC_LOOP:mux1h#12" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(11)} -pin  "VEC_LOOP:mux1h#12" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(12)} -pin  "VEC_LOOP:mux1h#12" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} -pin  "VEC_LOOP:mux1h#12" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} -pin  "VEC_LOOP:mux1h#12" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} -pin  "VEC_LOOP:mux1h#12" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} -pin  "VEC_LOOP:mux1h#12" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -pin  "VEC_LOOP:mux1h#12" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(5)} -pin  "VEC_LOOP:mux1h#12" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(6)} -pin  "VEC_LOOP:mux1h#12" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(7)} -pin  "VEC_LOOP:mux1h#12" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(8)} -pin  "VEC_LOOP:mux1h#12" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(9)} -pin  "VEC_LOOP:mux1h#12" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(10)} -pin  "VEC_LOOP:mux1h#12" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(11)} -pin  "VEC_LOOP:mux1h#12" {A2(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {DC} -pin  "VEC_LOOP:mux1h#12" {A2(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#87.itm}
load net {and#108.itm} -pin  "VEC_LOOP:mux1h#12" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108.itm}
load net {VEC_LOOP:or#17.cse} -pin  "VEC_LOOP:mux1h#12" {S1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1324 -attr oid 1321 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#17.cse}
load net {nor#23.itm} -pin  "VEC_LOOP:mux1h#12" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#23.itm}
load net {VEC_LOOP:mux1h#12.rgt(0)} -pin  "VEC_LOOP:mux1h#12" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(1)} -pin  "VEC_LOOP:mux1h#12" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(2)} -pin  "VEC_LOOP:mux1h#12" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(3)} -pin  "VEC_LOOP:mux1h#12" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(4)} -pin  "VEC_LOOP:mux1h#12" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(5)} -pin  "VEC_LOOP:mux1h#12" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(6)} -pin  "VEC_LOOP:mux1h#12" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(7)} -pin  "VEC_LOOP:mux1h#12" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(8)} -pin  "VEC_LOOP:mux1h#12" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(9)} -pin  "VEC_LOOP:mux1h#12" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(10)} -pin  "VEC_LOOP:mux1h#12" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(11)} -pin  "VEC_LOOP:mux1h#12" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load net {VEC_LOOP:mux1h#12.rgt(12)} -pin  "VEC_LOOP:mux1h#12" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.rgt}
load inst "not#262" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1325 -attr oid 1322 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#262} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#262" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#64.itm}
load net {not#262.itm} -pin  "not#262" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#262.itm}
load inst "nor" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1326 -attr oid 1323 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(3)} -pin  "nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#91.itm}
load net {not#262.itm} -pin  "nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#262.itm}
load net {fsm_output(1)} -pin  "nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#66.itm}
load net {nor.cse} -pin  "nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.cse}
load inst "not#260" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1327 -attr oid 1324 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#260} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#260" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#63.itm}
load net {not#260.itm} -pin  "not#260" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#260.itm}
load inst "nor#58" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1328 -attr oid 1325 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#58} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {not#260.itm} -pin  "nor#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#260.itm}
load net {fsm_output(0)} -pin  "nor#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#55.itm}
load net {fsm_output(1)} -pin  "nor#58" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#65.itm}
load net {nor#58.cse} -pin  "nor#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#58.cse}
load inst "not#257" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1329 -attr oid 1326 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#257} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#257" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#60.itm}
load net {not#257.itm} -pin  "not#257" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#257.itm}
load inst "nor#60" "nor(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1330 -attr oid 1327 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#60} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {fsm_output(3)} -pin  "nor#60" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#88.itm}
load net {not#257.itm} -pin  "nor#60" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#257.itm}
load net {fsm_output(0)} -pin  "nor#60" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#53.itm}
load net {fsm_output(1)} -pin  "nor#60" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#62.itm}
load net {nor#60.cse} -pin  "nor#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#60.cse}
load inst "or#112" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1331 -attr oid 1328 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#112} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(2)} -pin  "or#112" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#62.itm}
load net {fsm_output(1)} -pin  "or#112" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#64.itm}
load net {or#112.itm} -pin  "or#112" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#112.itm}
load inst "mux#65" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1332 -attr oid 1329 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#65} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#58.cse} -pin  "mux#65" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#58.cse}
load net {or#112.itm} -pin  "mux#65" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#112.itm}
load net {fsm_output(3)} -pin  "mux#65" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#90.itm}
load net {mux#65.itm} -pin  "mux#65" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#65.itm}
load inst "mux#66" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1333 -attr oid 1330 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#66} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor.cse} -pin  "mux#66" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.cse}
load net {mux#65.itm} -pin  "mux#66" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#65.itm}
load net {fsm_output(4)} -pin  "mux#66" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#76.itm}
load net {mux#66.itm} -pin  "mux#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#66.itm}
load inst "and#302" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1334 -attr oid 1331 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or.cse} -pin  "and#302" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.cse}
load net {fsm_output(1)} -pin  "and#302" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#63.itm}
load net {and#302.itm} -pin  "and#302" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302.itm}
load inst "nor#59" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1335 -attr oid 1332 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#59} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(3)} -pin  "nor#59" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#89.itm}
load net {and#302.itm} -pin  "nor#59" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302.itm}
load net {nor#59.itm} -pin  "nor#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#59.itm}
load inst "mux#64" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1336 -attr oid 1333 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#64} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#59.itm} -pin  "mux#64" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#59.itm}
load net {nor#60.cse} -pin  "mux#64" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#60.cse}
load net {fsm_output(4)} -pin  "mux#64" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#75.itm}
load net {mux#64.itm} -pin  "mux#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#64.itm}
load inst "mux#67" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1337 -attr oid 1334 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#67} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#66.itm} -pin  "mux#67" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#66.itm}
load net {mux#64.itm} -pin  "mux#67" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#64.itm}
load net {fsm_output(5)} -pin  "mux#67" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#67.itm}
load net {mux#67.itm} -pin  "mux#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#67.itm}
load inst "not#256" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1338 -attr oid 1335 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#256} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#256" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#63.itm}
load net {not#256.itm} -pin  "not#256" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#256.itm}
load inst "and#296" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1339 -attr oid 1336 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {mux#67.itm} -pin  "and#296" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#67.itm}
load net {not#256.itm} -pin  "and#296" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#256.itm}
load net {complete:rsci.wen_comp} -pin  "and#296" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#296.itm} -pin  "and#296" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.itm}
load inst "reg(VEC_LOOP:acc#11.psp)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1340 -attr oid 1337 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {VEC_LOOP:mux1h#12.rgt(12)} -pin  "reg(VEC_LOOP:acc#11.psp)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(12).itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#11.psp)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1341 -attr oid 1338 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#296.itm} -pin  "reg(VEC_LOOP:acc#11.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.itm}
load net {VEC_LOOP:acc#11.psp.sva(12)} -pin  "reg(VEC_LOOP:acc#11.psp)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#11.psp.sva(12)}
load inst "not#268" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1342 -attr oid 1339 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#268} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#268" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#68.itm}
load net {not#268.itm} -pin  "not#268" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#268.itm}
load inst "nor#52" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1343 -attr oid 1340 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#52} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(2)} -pin  "nor#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#66.itm}
load net {fsm_output(0)} -pin  "nor#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#57.itm}
load net {not#268.itm} -pin  "nor#52" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#268.itm}
load net {nor#52.itm} -pin  "nor#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#52.itm}
load inst "mux#68" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1344 -attr oid 1341 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#68} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#58.cse} -pin  "mux#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#58.cse}
load net {nor#52.itm} -pin  "mux#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#52.itm}
load net {fsm_output(3)} -pin  "mux#68" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#93.itm}
load net {mux#68.itm} -pin  "mux#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#68.itm}
load inst "mux#69" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1345 -attr oid 1342 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#69} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor.cse} -pin  "mux#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.cse}
load net {mux#68.itm} -pin  "mux#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#68.itm}
load net {fsm_output(4)} -pin  "mux#69" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#77.itm}
load net {mux#69.itm} -pin  "mux#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#69.itm}
load inst "mux#70" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1346 -attr oid 1343 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#70} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#69.itm} -pin  "mux#70" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#69.itm}
load net {nor#60.cse} -pin  "mux#70" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#60.cse}
load net {fsm_output(5)} -pin  "mux#70" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#68.itm}
load net {mux#70.itm} -pin  "mux#70" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#70.itm}
load inst "not#266" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1347 -attr oid 1344 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#266} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#266" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#64.itm}
load net {not#266.itm} -pin  "not#266" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#266.itm}
load inst "and#298" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1348 -attr oid 1345 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#298} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {mux#70.itm} -pin  "and#298" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#70.itm}
load net {not#266.itm} -pin  "and#298" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#266.itm}
load net {complete:rsci.wen_comp} -pin  "and#298" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#298.itm} -pin  "and#298" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#298.itm}
load inst "reg(VEC_LOOP:acc#11.psp)#1" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1349 -attr oid 1346 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {VEC_LOOP:mux1h#12.rgt(11)} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(11).itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1350 -attr oid 1347 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#298.itm} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#298.itm}
load net {reg(VEC_LOOP:acc#11.psp)#1.reg} -pin  "reg(VEC_LOOP:acc#11.psp)#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#1.reg}
load inst "nor#57" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1351 -attr oid 1348 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#57} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(0)} -pin  "nor#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#59.itm}
load net {fsm_output(6)} -pin  "nor#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#65.itm}
load net {nor#57.cse} -pin  "nor#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#57.cse}
load inst "not#276" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1352 -attr oid 1349 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#276} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#276" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#70.itm}
load net {not#276.itm} -pin  "not#276" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#276.itm}
load inst "nor#55" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1353 -attr oid 1350 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#55} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {not#276.itm} -pin  "nor#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#276.itm}
load net {fsm_output(1)} -pin  "nor#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#72.itm}
load net {nor#55.itm} -pin  "nor#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#55.itm}
load inst "not#275" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1354 -attr oid 1351 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#275} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#275" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#71.itm}
load net {not#275.itm} -pin  "not#275" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#275.itm}
load inst "nor#56" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1355 -attr oid 1352 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#56} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(2)} -pin  "nor#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#69.itm}
load net {not#275.itm} -pin  "nor#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#275.itm}
load net {nor#56.itm} -pin  "nor#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#56.itm}
load inst "mux#71" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1356 -attr oid 1353 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#71} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#55.itm} -pin  "mux#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#55.itm}
load net {nor#56.itm} -pin  "mux#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#56.itm}
load net {fsm_output(3)} -pin  "mux#71" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#95.itm}
load net {mux#71.itm} -pin  "mux#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#71.itm}
load inst "not#274" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1357 -attr oid 1354 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#274} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#274" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#78.itm}
load net {not#274.itm} -pin  "not#274" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#274.itm}
load inst "nor#49" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1358 -attr oid 1355 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#69.itm}
load net {not#274.itm} -pin  "nor#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#274.itm}
load net {nor#49.itm} -pin  "nor#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49.itm}
load inst "mux#72" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1359 -attr oid 1356 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor.cse} -pin  "mux#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.cse}
load net {mux#71.itm} -pin  "mux#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#71.itm}
load net {nor#49.itm} -pin  "mux#72" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49.itm}
load net {mux#72.itm} -pin  "mux#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72.itm}
load inst "and#301" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1360 -attr oid 1357 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#301} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {mux#72.itm} -pin  "and#301" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72.itm}
load net {nor#57.cse} -pin  "and#301" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#57.cse}
load net {complete:rsci.wen_comp} -pin  "and#301" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#301.itm} -pin  "and#301" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#301.itm}
load inst "reg(VEC_LOOP:acc#11.psp)#2" "reg(11,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1361 -attr oid 1358 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,0,0,1,1)"
load net {VEC_LOOP:mux1h#12.rgt(0)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(1)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(2)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(3)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(4)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(5)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(6)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(7)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(8)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(9)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {VEC_LOOP:mux1h#12.rgt(10)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:mux1h#12.rgt)(10-0).itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1362 -attr oid 1359 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#301.itm} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#301.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(0)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(1)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(2)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(3)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(4)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(5)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(6)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(7)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(8)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(9)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(10)} -pin  "reg(VEC_LOOP:acc#11.psp)#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load inst "and#123" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1363 -attr oid 1360 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#123" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#7.itm}
load net {fsm_output(5)} -pin  "and#123" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#4.itm}
load net {and#123.cse} -pin  "and#123" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.cse}
load inst "not#94" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1364 -attr oid 1361 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#94} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.tmp#19} -pin  "not#94" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#19}
load net {not#94.itm} -pin  "not#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#94.itm}
load inst "and#116" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1365 -attr oid 1362 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#116} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(1)} -pin  "and#116" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#27.itm}
load net {fsm_output(0)} -pin  "and#116" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#22.itm}
load net {fsm_output(3)} -pin  "and#116" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#35.itm}
load net {and#116.itm} -pin  "and#116" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#116.itm}
load inst "mux#56" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1366 -attr oid 1363 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#94.itm} -pin  "mux#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#94.itm}
load net {and#123.cse} -pin  "mux#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.cse}
load net {and#116.itm} -pin  "mux#56" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#116.itm}
load net {mux#56.itm} -pin  "mux#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56.itm}
load inst "not#93" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1367 -attr oid 1364 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#93} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.tmp#19} -pin  "not#93" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#19}
load net {not#93.itm} -pin  "not#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#93.itm}
load inst "mux#55" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1368 -attr oid 1365 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#93.itm} -pin  "mux#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#93.itm}
load net {and#123.cse} -pin  "mux#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.cse}
load net {fsm_output(3)} -pin  "mux#55" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#34.itm}
load net {mux#55.itm} -pin  "mux#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55.itm}
load inst "mux#57" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1369 -attr oid 1366 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#56.itm} -pin  "mux#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56.itm}
load net {mux#55.itm} -pin  "mux#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55.itm}
load net {fsm_output(2)} -pin  "mux#57" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#20.itm}
load net {mux#57.itm} -pin  "mux#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57.itm}
load inst "reg(COMP_LOOP-2:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1370 -attr oid 1367 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#57.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57.itm}
load net {fsm_output(6)} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#41.itm}
load net {reg(COMP_LOOP-2:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#5" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1371 -attr oid 1368 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-2:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#5.itm} -pin  "COMP_LOOP:twiddle_f:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#5.itm}
load inst "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" "reg(14,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1372 -attr oid 1369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(14,0,0,0,0,1,1)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {clk} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1373 -attr oid 1370 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#5.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#5.itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(12)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(13)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load inst "or#88" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1374 -attr oid 1371 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#88} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and#118.cse} -pin  "or#88" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#118.cse}
load net {fsm_output(3)} -pin  "or#88" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#19.itm}
load net {fsm_output(2)} -pin  "or#88" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#35.itm}
load net {or#88.itm} -pin  "or#88" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#88.itm}
load inst "and#112" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1375 -attr oid 1372 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#88.itm} -pin  "and#112" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#88.itm}
load net {fsm_output(4)} -pin  "and#112" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#37.itm}
load net {and#112.itm} -pin  "and#112" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112.itm}
load inst "xnor" "xnor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1376 -attr oid 1373 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xnor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_xnor(1,2)"
load net {and#112.itm} -pin  "xnor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112.itm}
load net {fsm_output(5)} -pin  "xnor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#12.itm}
load net {xnor.itm} -pin  "xnor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xnor.itm}
load inst "reg(COMP_LOOP-3:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1377 -attr oid 1374 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {xnor.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xnor.itm}
load net {fsm_output(6)} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#15.itm}
load net {reg(COMP_LOOP-3:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#6" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1378 -attr oid 1375 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-3:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#6.itm} -pin  "COMP_LOOP:twiddle_f:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#6.itm}
load inst "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" "reg(13,1,1,0,0)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1379 -attr oid 1376 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(13,0,0,0,0,1,1)"
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {clk} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1380 -attr oid 1377 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#6.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#6.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(11)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(12)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load inst "or#93" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1381 -attr oid 1378 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#93} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(3)} -pin  "or#93" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#1.itm}
load net {fsm_output(4)} -pin  "or#93" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#1.itm}
load net {fsm_output(5)} -pin  "or#93" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#1.itm}
load net {or#93.cse} -pin  "or#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#93.cse}
load inst "not#98" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1382 -attr oid 1379 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#98} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#98" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#23.itm}
load net {not#98.itm} -pin  "not#98" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#98.itm}
load inst "mux#1" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1383 -attr oid 1380 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#1} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#98.itm} -pin  "mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#98.itm}
load net {fsm_output(6)} -pin  "mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#13.itm}
load net {or#93.cse} -pin  "mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#93.cse}
load net {mux.tmp#1} -pin  "mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#1}
load inst "nor#33" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1384 -attr oid 1381 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(6)} -pin  "nor#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#24.itm}
load net {fsm_output(5)} -pin  "nor#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#35.itm}
load net {and.dcpl#2} -pin  "nor#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load inst "nor#20" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1385 -attr oid 1382 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#20} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(3)} -pin  "nor#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#6.itm}
load net {fsm_output(4)} -pin  "nor#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#6.itm}
load net {not.tmp#13} -pin  "nor#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#13}
load inst "or#44" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1386 -attr oid 1383 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#44} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(4)} -pin  "or#44" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#39.itm}
load net {fsm_output(3)} -pin  "or#44" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#36.itm}
load net {or.dcpl#27} -pin  "or#44" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#27}
load inst "or#48" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1387 -attr oid 1384 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#48} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "or#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#10.itm}
load net {fsm_output(6)} -pin  "or#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#5.itm}
load net {or.tmp#17} -pin  "or#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#17}
load inst "not#47" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1388 -attr oid 1385 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#47} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#47" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#11.itm}
load net {not#47.itm} -pin  "not#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#47.itm}
load inst "or#94" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1389 -attr oid 1386 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#94} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(1)} -pin  "or#94" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#11.itm}
load net {not#47.itm} -pin  "or#94" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#47.itm}
load net {mux.tmp#1} -pin  "or#94" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#1}
load net {nand.tmp} -pin  "or#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.tmp}
load inst "not#123" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1390 -attr oid 1387 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#123} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#123" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#42.itm}
load net {not#123.itm} -pin  "not#123" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#123.itm}
load inst "and#16" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1391 -attr oid 1388 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#16} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#123.itm} -pin  "and#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#123.itm}
load net {fsm_output(2)} -pin  "and#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#24.itm}
load net {and.dcpl#16} -pin  "and#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#16}
load inst "nor#30" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1392 -attr oid 1389 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#30} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(0)} -pin  "nor#30" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#36.itm}
load net {fsm_output(1)} -pin  "nor#30" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#43.itm}
load net {and.dcpl#19} -pin  "nor#30" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load inst "and#20" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1393 -attr oid 1390 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#20} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#19} -pin  "and#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {fsm_output(2)} -pin  "and#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#25.itm}
load net {and.dcpl#20} -pin  "and#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load inst "and#23" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1394 -attr oid 1391 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#23} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#2} -pin  "and#23" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {not.tmp#13} -pin  "and#23" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#13}
load net {and.dcpl#23} -pin  "and#23" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load inst "and#24" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1395 -attr oid 1392 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#24} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#23} -pin  "and#24" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {and.dcpl#20} -pin  "and#24" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {and.dcpl#24} -pin  "and#24" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#24}
load inst "not#127" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1396 -attr oid 1393 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#127} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#127" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#33.itm}
load net {not#127.itm} -pin  "not#127" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#127.itm}
load inst "and#25" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1397 -attr oid 1394 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#25} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#127.itm} -pin  "and#25" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#127.itm}
load net {fsm_output(1)} -pin  "and#25" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#34.itm}
load net {and.dcpl#25} -pin  "and#25" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load inst "and#26" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1398 -attr oid 1395 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#26} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#25} -pin  "and#26" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {fsm_output(2)} -pin  "and#26" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#26.itm}
load net {and.dcpl#26} -pin  "and#26" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load inst "not#125" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1399 -attr oid 1396 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#125} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#125" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#44.itm}
load net {not#125.itm} -pin  "not#125" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#125.itm}
load inst "and#28" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1400 -attr oid 1397 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#28} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(0)} -pin  "and#28" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#27.itm}
load net {not#125.itm} -pin  "and#28" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#125.itm}
load net {and.dcpl#28} -pin  "and#28" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load inst "not#91" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1401 -attr oid 1398 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#91} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux.tmp#1} -pin  "not#91" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#1}
load net {not#91.itm} -pin  "not#91" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#91.itm}
load inst "not#136" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1402 -attr oid 1399 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#136} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#136" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#37.itm}
load net {not#136.itm} -pin  "not#136" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#136.itm}
load inst "and#30" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1403 -attr oid 1400 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#30} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#91.itm} -pin  "and#30" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#91.itm}
load net {and.dcpl#28} -pin  "and#30" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load net {not#136.itm} -pin  "and#30" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#136.itm}
load net {and.dcpl#30} -pin  "and#30" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load inst "not#131" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1404 -attr oid 1401 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#131} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#131" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#40.itm}
load net {not#131.itm} -pin  "not#131" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#131.itm}
load inst "and#31" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1405 -attr oid 1402 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#31} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#131.itm} -pin  "and#31" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#131.itm}
load net {fsm_output(3)} -pin  "and#31" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#38.itm}
load net {and.dcpl#31} -pin  "and#31" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load inst "and#32" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1406 -attr oid 1403 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#32} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#2} -pin  "and#32" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {and.dcpl#31} -pin  "and#32" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and.dcpl#32} -pin  "and#32" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load inst "and#33" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1407 -attr oid 1404 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#33} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#32} -pin  "and#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#20} -pin  "and#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {and.dcpl#33} -pin  "and#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load inst "and#34" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1408 -attr oid 1405 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#34} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(1)} -pin  "and#34" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#10.itm}
load net {fsm_output(2)} -pin  "and#34" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#28.itm}
load net {and.dcpl#34} -pin  "and#34" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load inst "not#130" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1409 -attr oid 1406 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#130} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#130" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#43.itm}
load net {not#130.itm} -pin  "not#130" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#130.itm}
load inst "and#38" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1410 -attr oid 1407 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#38} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#38" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#34.itm}
load net {not#130.itm} -pin  "and#38" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#130.itm}
load net {and.dcpl#38} -pin  "and#38" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#38}
load inst "and#39" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1411 -attr oid 1408 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#39} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#2} -pin  "and#39" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {and.dcpl#38} -pin  "and#39" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#38}
load net {and.dcpl#39} -pin  "and#39" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load inst "and#40" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1412 -attr oid 1409 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#40} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#39} -pin  "and#40" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#20} -pin  "and#40" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {and.dcpl#40} -pin  "and#40" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#40}
load inst "not#112" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1413 -attr oid 1410 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#112} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#112" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#32.itm}
load net {not#112.itm} -pin  "not#112" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#112.itm}
load inst "not#148" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1414 -attr oid 1411 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#148} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#148" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#44.itm}
load net {not#148.itm} -pin  "not#148" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#148.itm}
load inst "and#43" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1415 -attr oid 1412 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#43} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {not#112.itm} -pin  "and#43" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#112.itm}
load net {fsm_output(4)} -pin  "and#43" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#35.itm}
load net {not#148.itm} -pin  "and#43" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#148.itm}
load net {and.dcpl#26} -pin  "and#43" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#43} -pin  "and#43" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load inst "and#45" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1416 -attr oid 1413 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#45} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#2} -pin  "and#45" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {and#124.cse} -pin  "and#45" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124.cse}
load net {and.dcpl#45} -pin  "and#45" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load inst "and#46" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1417 -attr oid 1414 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#46} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#45} -pin  "and#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load net {and.dcpl#20} -pin  "and#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {and.dcpl#46} -pin  "and#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load inst "not#113" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1418 -attr oid 1415 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#113} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#113" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#33.itm}
load net {not#113.itm} -pin  "not#113" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#113.itm}
load inst "and#47" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1419 -attr oid 1416 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#47} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#113.itm} -pin  "and#47" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#113.itm}
load net {fsm_output(5)} -pin  "and#47" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#27.itm}
load net {and.dcpl#47} -pin  "and#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load inst "and#48" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1420 -attr oid 1417 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#48} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#47} -pin  "and#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {not.tmp#13} -pin  "and#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#13}
load net {and.dcpl#48} -pin  "and#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load inst "and#49" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1421 -attr oid 1418 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#49} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#20} -pin  "and#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {and.dcpl#49} -pin  "and#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load inst "and#50" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1422 -attr oid 1419 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#50} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#26} -pin  "and#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#50} -pin  "and#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load inst "and#51" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1423 -attr oid 1420 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#51} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#47} -pin  "and#51" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {and.dcpl#31} -pin  "and#51" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and.dcpl#51} -pin  "and#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load inst "and#52" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1424 -attr oid 1421 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#52} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#51} -pin  "and#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#20} -pin  "and#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {and.dcpl#52} -pin  "and#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load inst "and#53" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1425 -attr oid 1422 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#53} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#47} -pin  "and#53" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {and.dcpl#38} -pin  "and#53" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#38}
load net {and.dcpl#53} -pin  "and#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load inst "and#54" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1426 -attr oid 1423 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#54} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#53} -pin  "and#54" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load net {and.dcpl#20} -pin  "and#54" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {and.dcpl#54} -pin  "and#54" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load inst "and#55" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1427 -attr oid 1424 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#55} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#47} -pin  "and#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {and#124.cse} -pin  "and#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124.cse}
load net {and.dcpl#55} -pin  "and#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load inst "and#56" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1428 -attr oid 1425 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#56} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#55} -pin  "and#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#20} -pin  "and#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {and.dcpl#56} -pin  "and#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load inst "and#57" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1429 -attr oid 1426 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#57} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {nor#57.cse} -pin  "and#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#57.cse}
load net {fsm_output(2)} -pin  "and#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#29.itm}
load net {and.dcpl#57} -pin  "and#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load inst "or#50" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1430 -attr oid 1427 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#50} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(4)} -pin  "or#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#21.itm}
load net {fsm_output(5)} -pin  "or#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#14.itm}
load net {or.tmp#19} -pin  "or#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#19}
load inst "nor#18" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1431 -attr oid 1428 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#18} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(3)} -pin  "nor#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#22.itm}
load net {fsm_output(4)} -pin  "nor#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#22.itm}
load net {fsm_output(5)} -pin  "nor#18" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#15.itm}
load net {not.tmp#36} -pin  "nor#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#36}
load inst "nor#29" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1432 -attr oid 1429 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#29} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(6)} -pin  "nor#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#34.itm}
load net {fsm_output(3)} -pin  "nor#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#45.itm}
load net {and.dcpl#59} -pin  "nor#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load inst "not#137" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1433 -attr oid 1430 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#137} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#137" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#38.itm}
load net {not#137.itm} -pin  "not#137" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#137.itm}
load inst "and#64" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1434 -attr oid 1431 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#64} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(1)} -pin  "and#64" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#36.itm}
load net {not#137.itm} -pin  "and#64" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#137.itm}
load net {and.dcpl#64} -pin  "and#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load inst "not#138" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1435 -attr oid 1432 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#138} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#138" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#39.itm}
load net {not#138.itm} -pin  "not#138" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#138.itm}
load inst "and#67" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1436 -attr oid 1433 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#67} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#25} -pin  "and#67" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {not#138.itm} -pin  "and#67" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#138.itm}
load net {and.dcpl#67} -pin  "and#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load inst "and#71" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1437 -attr oid 1434 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#71} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#67} -pin  "and#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and.dcpl#71} -pin  "and#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load inst "not#133" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1438 -attr oid 1435 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#133} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#133" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#32.itm}
load net {not#133.itm} -pin  "not#133" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#133.itm}
load inst "and#84" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1439 -attr oid 1436 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#84} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(6)} -pin  "and#84" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#18.itm}
load net {not#133.itm} -pin  "and#84" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#133.itm}
load net {not.tmp#13} -pin  "and#84" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#13}
load net {and.dcpl#84} -pin  "and#84" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load inst "not#117" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1440 -attr oid 1437 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#117} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#117" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#37.itm}
load net {not#117.itm} -pin  "not#117" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#117.itm}
load inst "and#93" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1441 -attr oid 1438 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#93} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#117.itm} -pin  "and#93" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#117.itm}
load net {fsm_output(0)} -pin  "and#93" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#29.itm}
load net {and.dcpl#93} -pin  "and#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load inst "mux#38" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1442 -attr oid 1439 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#38} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux.tmp#1} -pin  "mux#38" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#1}
load net {and.cse} -pin  "mux#38" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load net {fsm_output(1)} -pin  "mux#38" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#19.itm}
load net {mux#38.itm} -pin  "mux#38" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#38.itm}
load inst "mux#39" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1443 -attr oid 1440 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#39} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#38.itm} -pin  "mux#39" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#38.itm}
load net {fsm_output(6)} -pin  "mux#39" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#19.itm}
load net {fsm_output(2)} -pin  "mux#39" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#14.itm}
load net {mux.tmp#39} -pin  "mux#39" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#39}
load inst "and#102" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1444 -attr oid 1441 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#102} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#93} -pin  "and#102" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#64} -pin  "and#102" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#102} -pin  "and#102" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load inst "and#97" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1445 -attr oid 1442 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#97} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#84} -pin  "and#97" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#20} -pin  "and#97" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "and#97" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load inst "STAGE_LOOP:i:not" "not(4)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1446 -attr oid 1443 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {z.out#2(0)} -pin  "STAGE_LOOP:i:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "STAGE_LOOP:i:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "STAGE_LOOP:i:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "STAGE_LOOP:i:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:i:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:i:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:i:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:i:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load inst "STAGE_LOOP:acc" "add(5,-1,1,0,5)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1447 -attr oid 1444 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc} -attr area 5.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(5,0,2,1,5)"
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {A(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:acc.itm(0)} -pin  "STAGE_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(1)} -pin  "STAGE_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(2)} -pin  "STAGE_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(3)} -pin  "STAGE_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load inst "VEC_LOOP:or#5" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1448 -attr oid 1445 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#24} -pin  "VEC_LOOP:or#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#24}
load net {and.dcpl#33} -pin  "VEC_LOOP:or#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:or#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load inst "VEC_LOOP:or#7" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1449 -attr oid 1446 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#46} -pin  "VEC_LOOP:or#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {and.dcpl#52} -pin  "VEC_LOOP:or#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#56} -pin  "VEC_LOOP:or#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {VEC_LOOP:or#7.cse} -pin  "VEC_LOOP:or#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7.cse}
load inst "VEC_LOOP:or#13" "or(6,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1450 -attr oid 1447 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {and.dcpl#40} -pin  "VEC_LOOP:or#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#40}
load net {and.dcpl#46} -pin  "VEC_LOOP:or#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {and.dcpl#49} -pin  "VEC_LOOP:or#13" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#52} -pin  "VEC_LOOP:or#13" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#54} -pin  "VEC_LOOP:or#13" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#56} -pin  "VEC_LOOP:or#13" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:or#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load inst "VEC_LOOP:mux1h#6" "mux1h(4,12)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1451 -attr oid 1448 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6} -attr area 21.965188 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(12,4)"
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#6" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#6" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h#6" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h#6" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h#6" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(7)} -pin  "VEC_LOOP:mux1h#6" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(8)} -pin  "VEC_LOOP:mux1h#6" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(9)} -pin  "VEC_LOOP:mux1h#6" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(10)} -pin  "VEC_LOOP:mux1h#6" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(11)} -pin  "VEC_LOOP:mux1h#6" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(12)} -pin  "VEC_LOOP:mux1h#6" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#6(13)} -pin  "VEC_LOOP:mux1h#6" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(13-2).itm}
load net {z.out#4(1)} -pin  "VEC_LOOP:mux1h#6" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(2)} -pin  "VEC_LOOP:mux1h#6" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(3)} -pin  "VEC_LOOP:mux1h#6" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(4)} -pin  "VEC_LOOP:mux1h#6" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(5)} -pin  "VEC_LOOP:mux1h#6" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(6)} -pin  "VEC_LOOP:mux1h#6" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(7)} -pin  "VEC_LOOP:mux1h#6" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(8)} -pin  "VEC_LOOP:mux1h#6" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(9)} -pin  "VEC_LOOP:mux1h#6" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(10)} -pin  "VEC_LOOP:mux1h#6" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(11)} -pin  "VEC_LOOP:mux1h#6" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#4(12)} -pin  "VEC_LOOP:mux1h#6" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(12-1).itm}
load net {z.out#5(2)} -pin  "VEC_LOOP:mux1h#6" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(3)} -pin  "VEC_LOOP:mux1h#6" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(4)} -pin  "VEC_LOOP:mux1h#6" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(5)} -pin  "VEC_LOOP:mux1h#6" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(6)} -pin  "VEC_LOOP:mux1h#6" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(7)} -pin  "VEC_LOOP:mux1h#6" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(8)} -pin  "VEC_LOOP:mux1h#6" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(9)} -pin  "VEC_LOOP:mux1h#6" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(10)} -pin  "VEC_LOOP:mux1h#6" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(11)} -pin  "VEC_LOOP:mux1h#6" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(12)} -pin  "VEC_LOOP:mux1h#6" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#5(13)} -pin  "VEC_LOOP:mux1h#6" {A2(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(13-2).itm}
load net {z.out#4(0)} -pin  "VEC_LOOP:mux1h#6" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(1)} -pin  "VEC_LOOP:mux1h#6" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(2)} -pin  "VEC_LOOP:mux1h#6" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(3)} -pin  "VEC_LOOP:mux1h#6" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(4)} -pin  "VEC_LOOP:mux1h#6" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(5)} -pin  "VEC_LOOP:mux1h#6" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(6)} -pin  "VEC_LOOP:mux1h#6" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(7)} -pin  "VEC_LOOP:mux1h#6" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(8)} -pin  "VEC_LOOP:mux1h#6" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(9)} -pin  "VEC_LOOP:mux1h#6" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(10)} -pin  "VEC_LOOP:mux1h#6" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {z.out#4(11)} -pin  "VEC_LOOP:mux1h#6" {A3(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#3.itm}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:mux1h#6" {S0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1452 -attr oid 1449 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load net {VEC_LOOP:or#17.cse} -pin  "VEC_LOOP:mux1h#6" {S1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1453 -attr oid 1450 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#17.cse}
load net {VEC_LOOP:or#7.cse} -pin  "VEC_LOOP:mux1h#6" {S2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1454 -attr oid 1451 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7.cse}
load net {and.dcpl#49} -pin  "VEC_LOOP:mux1h#6" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {VEC_LOOP:mux1h#6.itm(0)} -pin  "VEC_LOOP:mux1h#6" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(1)} -pin  "VEC_LOOP:mux1h#6" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(2)} -pin  "VEC_LOOP:mux1h#6" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(3)} -pin  "VEC_LOOP:mux1h#6" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(4)} -pin  "VEC_LOOP:mux1h#6" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(5)} -pin  "VEC_LOOP:mux1h#6" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(6)} -pin  "VEC_LOOP:mux1h#6" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(7)} -pin  "VEC_LOOP:mux1h#6" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(8)} -pin  "VEC_LOOP:mux1h#6" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(9)} -pin  "VEC_LOOP:mux1h#6" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(10)} -pin  "VEC_LOOP:mux1h#6" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load net {VEC_LOOP:mux1h#6.itm(11)} -pin  "VEC_LOOP:mux1h#6" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load inst "VEC_LOOP:mux1h#4" "mux1h(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1455 -attr oid 1452 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#4} -attr area 1.831349 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,4)"
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(1).itm}
load net {z.out#4(0)} -pin  "VEC_LOOP:mux1h#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w1)(0).itm}
load net {z.out#5(1)} -pin  "VEC_LOOP:mux1h#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(1)} -pin  "VEC_LOOP:mux1h#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(1)#1.itm}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:mux1h#4" {S0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1456 -attr oid 1453 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load net {VEC_LOOP:or#17.cse} -pin  "VEC_LOOP:mux1h#4" {S1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1457 -attr oid 1454 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#17.cse}
load net {VEC_LOOP:or#7.cse} -pin  "VEC_LOOP:mux1h#4" {S2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1458 -attr oid 1455 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7.cse}
load net {and.dcpl#49} -pin  "VEC_LOOP:mux1h#4" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {VEC_LOOP:mux1h#4.itm} -pin  "VEC_LOOP:mux1h#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#4.itm}
load inst "and#61" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1459 -attr oid 1456 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#61} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {or.tmp#19} -pin  "and#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#19}
load net {and.dcpl#59} -pin  "and#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#20} -pin  "and#61" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#20}
load net {and#61.itm} -pin  "and#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#61.itm}
load inst "VEC_LOOP:mux1h#2" "mux1h(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1460 -attr oid 1457 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#2} -attr area 1.447326 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,3)"
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(0).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(0)} -pin  "VEC_LOOP:mux1h#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(0)#1.itm}
load net {z.out#5(0)} -pin  "VEC_LOOP:mux1h#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(0).itm}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:mux1h#2" {S0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1461 -attr oid 1458 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load net {and#61.itm} -pin  "VEC_LOOP:mux1h#2" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#61.itm}
load net {VEC_LOOP:or#7.cse} -pin  "VEC_LOOP:mux1h#2" {S2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1462 -attr oid 1459 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7.cse}
load net {VEC_LOOP:mux1h#2.itm} -pin  "VEC_LOOP:mux1h#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#2.itm}
load inst "and#27" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1463 -attr oid 1460 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#27} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#23} -pin  "and#27" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {and.dcpl#26} -pin  "and#27" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and#27.itm} -pin  "and#27" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#27.itm}
load inst "not#111" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1464 -attr oid 1461 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#111} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#111" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#31.itm}
load net {not#111.itm} -pin  "not#111" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#111.itm}
load inst "not#147" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1465 -attr oid 1462 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#147} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#147" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#37.itm}
load net {not#147.itm} -pin  "not#147" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#147.itm}
load inst "and#37" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1466 -attr oid 1463 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#37} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {not#111.itm} -pin  "and#37" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#111.itm}
load net {fsm_output(3)} -pin  "and#37" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#39.itm}
load net {not#147.itm} -pin  "and#37" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#147.itm}
load net {and.dcpl#34} -pin  "and#37" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and#37.itm} -pin  "and#37" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#37.itm}
load inst "VEC_LOOP:mux1h" "mux1h(8,11)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1467 -attr oid 1464 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h} -attr area 37.031851 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(11,8)"
load net {z.out#1(0)} -pin  "VEC_LOOP:mux1h" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(1)} -pin  "VEC_LOOP:mux1h" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(2)} -pin  "VEC_LOOP:mux1h" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(3)} -pin  "VEC_LOOP:mux1h" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(4)} -pin  "VEC_LOOP:mux1h" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(5)} -pin  "VEC_LOOP:mux1h" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(6)} -pin  "VEC_LOOP:mux1h" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(7)} -pin  "VEC_LOOP:mux1h" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(8)} -pin  "VEC_LOOP:mux1h" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(9)} -pin  "VEC_LOOP:mux1h" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {z.out#1(10)} -pin  "VEC_LOOP:mux1h" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(14:3).sva#2)(10-0).itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(0)} -pin  "VEC_LOOP:mux1h" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(1)} -pin  "VEC_LOOP:mux1h" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(2)} -pin  "VEC_LOOP:mux1h" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(3)} -pin  "VEC_LOOP:mux1h" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(4)} -pin  "VEC_LOOP:mux1h" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(5)} -pin  "VEC_LOOP:mux1h" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(6)} -pin  "VEC_LOOP:mux1h" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(7)} -pin  "VEC_LOOP:mux1h" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(8)} -pin  "VEC_LOOP:mux1h" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(9)} -pin  "VEC_LOOP:mux1h" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(10)} -pin  "VEC_LOOP:mux1h" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2.reg}
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -pin  "VEC_LOOP:mux1h" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -pin  "VEC_LOOP:mux1h" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -pin  "VEC_LOOP:mux1h" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -pin  "VEC_LOOP:mux1h" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -pin  "VEC_LOOP:mux1h" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -pin  "VEC_LOOP:mux1h" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -pin  "VEC_LOOP:mux1h" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(10)} -pin  "VEC_LOOP:mux1h" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(11)} -pin  "VEC_LOOP:mux1h" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(12)} -pin  "VEC_LOOP:mux1h" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(13)} -pin  "VEC_LOOP:mux1h" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(13-3)#1.itm}
load net {z.out#5(3)} -pin  "VEC_LOOP:mux1h" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(4)} -pin  "VEC_LOOP:mux1h" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(5)} -pin  "VEC_LOOP:mux1h" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(6)} -pin  "VEC_LOOP:mux1h" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(7)} -pin  "VEC_LOOP:mux1h" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(8)} -pin  "VEC_LOOP:mux1h" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(9)} -pin  "VEC_LOOP:mux1h" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(10)} -pin  "VEC_LOOP:mux1h" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(11)} -pin  "VEC_LOOP:mux1h" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(12)} -pin  "VEC_LOOP:mux1h" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {z.out#5(13)} -pin  "VEC_LOOP:mux1h" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(13-3).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(3)} -pin  "VEC_LOOP:mux1h" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(4)} -pin  "VEC_LOOP:mux1h" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(5)} -pin  "VEC_LOOP:mux1h" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(6)} -pin  "VEC_LOOP:mux1h" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(7)} -pin  "VEC_LOOP:mux1h" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(8)} -pin  "VEC_LOOP:mux1h" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(9)} -pin  "VEC_LOOP:mux1h" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(10)} -pin  "VEC_LOOP:mux1h" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(11)} -pin  "VEC_LOOP:mux1h" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(12)} -pin  "VEC_LOOP:mux1h" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(13)} -pin  "VEC_LOOP:mux1h" {A4(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#1.itm}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(7)} -pin  "VEC_LOOP:mux1h" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(8)} -pin  "VEC_LOOP:mux1h" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(9)} -pin  "VEC_LOOP:mux1h" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(10)} -pin  "VEC_LOOP:mux1h" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(11)} -pin  "VEC_LOOP:mux1h" {A5(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(12)} -pin  "VEC_LOOP:mux1h" {A5(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {z.out#6(13)} -pin  "VEC_LOOP:mux1h" {A5(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(13-3).itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(2)} -pin  "VEC_LOOP:mux1h" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(3)} -pin  "VEC_LOOP:mux1h" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(4)} -pin  "VEC_LOOP:mux1h" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(5)} -pin  "VEC_LOOP:mux1h" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(6)} -pin  "VEC_LOOP:mux1h" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(7)} -pin  "VEC_LOOP:mux1h" {A6(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(8)} -pin  "VEC_LOOP:mux1h" {A6(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(9)} -pin  "VEC_LOOP:mux1h" {A6(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(10)} -pin  "VEC_LOOP:mux1h" {A6(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#1.reg} -pin  "VEC_LOOP:mux1h" {A6(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {VEC_LOOP:acc#11.psp.sva(12)} -pin  "VEC_LOOP:mux1h" {A6(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#98.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(1)} -pin  "VEC_LOOP:mux1h" {A7(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(2)} -pin  "VEC_LOOP:mux1h" {A7(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(3)} -pin  "VEC_LOOP:mux1h" {A7(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(4)} -pin  "VEC_LOOP:mux1h" {A7(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(5)} -pin  "VEC_LOOP:mux1h" {A7(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(6)} -pin  "VEC_LOOP:mux1h" {A7(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(7)} -pin  "VEC_LOOP:mux1h" {A7(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(8)} -pin  "VEC_LOOP:mux1h" {A7(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(9)} -pin  "VEC_LOOP:mux1h" {A7(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(10)} -pin  "VEC_LOOP:mux1h" {A7(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {reg(VEC_LOOP:acc#11.psp)#1.reg} -pin  "VEC_LOOP:mux1h" {A7(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#99.itm}
load net {and.dcpl#24} -pin  "VEC_LOOP:mux1h" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#24}
load net {and#27.itm} -pin  "VEC_LOOP:mux1h" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#27.itm}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux1h" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#33} -pin  "VEC_LOOP:mux1h" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and#37.itm} -pin  "VEC_LOOP:mux1h" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#37.itm}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h" {S5} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1468 -attr oid 1465 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {and.dcpl#43} -pin  "VEC_LOOP:mux1h" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#50} -pin  "VEC_LOOP:mux1h" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {VEC_LOOP:mux1h.itm(0)} -pin  "VEC_LOOP:mux1h" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(1)} -pin  "VEC_LOOP:mux1h" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(2)} -pin  "VEC_LOOP:mux1h" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(3)} -pin  "VEC_LOOP:mux1h" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(4)} -pin  "VEC_LOOP:mux1h" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(5)} -pin  "VEC_LOOP:mux1h" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(6)} -pin  "VEC_LOOP:mux1h" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(7)} -pin  "VEC_LOOP:mux1h" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(8)} -pin  "VEC_LOOP:mux1h" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(9)} -pin  "VEC_LOOP:mux1h" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(10)} -pin  "VEC_LOOP:mux1h" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load inst "not#57" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1469 -attr oid 1466 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#57} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.tmp#19} -pin  "not#57" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#19}
load net {not#57.itm} -pin  "not#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#57.itm}
load inst "or#51" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1470 -attr oid 1467 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#51} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#51" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#21.itm}
load net {not#57.itm} -pin  "or#51" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#57.itm}
load net {or#51.itm} -pin  "or#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#51.itm}
load inst "mux#32" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1471 -attr oid 1468 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#32} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not.tmp#36} -pin  "mux#32" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#36}
load net {or#51.itm} -pin  "mux#32" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#51.itm}
load net {fsm_output(1)} -pin  "mux#32" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#12.itm}
load net {mux#32.itm} -pin  "mux#32" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#32.itm}
load inst "and#58" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1472 -attr oid 1469 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#58} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#32.itm} -pin  "and#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#32.itm}
load net {and.dcpl#57} -pin  "and#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and#58.itm} -pin  "and#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#58.itm}
load inst "VEC_LOOP:mux1h#1" "mux1h(6,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1473 -attr oid 1470 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#1} -attr area 2.599395 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,6)"
load net {VEC_LOOP:acc#1.cse#2.sva(2)} -pin  "VEC_LOOP:mux1h#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(2)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -pin  "VEC_LOOP:mux1h#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(2)#1.itm}
load net {z.out#5(2)} -pin  "VEC_LOOP:mux1h#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(2).itm}
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(2).itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(1)} -pin  "VEC_LOOP:mux1h#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(1).itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(0)} -pin  "VEC_LOOP:mux1h#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(0).itm}
load net {and#58.itm} -pin  "VEC_LOOP:mux1h#1" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#58.itm}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux1h#1" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#33} -pin  "VEC_LOOP:mux1h#1" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h#1" {S3} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1474 -attr oid 1471 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {and.dcpl#43} -pin  "VEC_LOOP:mux1h#1" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#50} -pin  "VEC_LOOP:mux1h#1" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {VEC_LOOP:mux1h#1.itm} -pin  "VEC_LOOP:mux1h#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#1.itm}
load inst "not#132" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1475 -attr oid 1472 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#132} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#132" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#41.itm}
load net {not#132.itm} -pin  "not#132" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#132.itm}
load inst "or#53" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1476 -attr oid 1473 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#53" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#23.itm}
load net {not#132.itm} -pin  "or#53" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#132.itm}
load net {or#53.itm} -pin  "or#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.itm}
load inst "mux#33" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1477 -attr oid 1474 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#33} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not.tmp#36} -pin  "mux#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#36}
load net {or#53.itm} -pin  "mux#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.itm}
load net {fsm_output(1)} -pin  "mux#33" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#13.itm}
load net {mux#33.itm} -pin  "mux#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#33.itm}
load inst "and#62" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1478 -attr oid 1475 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#62} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#33.itm} -pin  "and#62" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#33.itm}
load net {and.dcpl#57} -pin  "and#62" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and#62.itm} -pin  "and#62" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#62.itm}
load inst "VEC_LOOP:mux1h#3" "mux1h(5,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1479 -attr oid 1476 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#3} -attr area 2.215372 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,5)"
load net {VEC_LOOP:acc#1.cse#2.sva(1)} -pin  "VEC_LOOP:mux1h#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(1)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -pin  "VEC_LOOP:mux1h#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(1)#2.itm}
load net {z.out#5(1)} -pin  "VEC_LOOP:mux1h#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(1).itm}
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(1).itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(0)} -pin  "VEC_LOOP:mux1h#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva(10:0))(0)#1.itm}
load net {and#62.itm} -pin  "VEC_LOOP:mux1h#3" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#62.itm}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux1h#3" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#33} -pin  "VEC_LOOP:mux1h#3" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h#3" {S3} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1480 -attr oid 1477 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {and.dcpl#43} -pin  "VEC_LOOP:mux1h#3" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {VEC_LOOP:mux1h#3.itm} -pin  "VEC_LOOP:mux1h#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#3.itm}
load inst "or#54" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1481 -attr oid 1478 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#54} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not.tmp#36} -pin  "or#54" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#36}
load net {fsm_output(1)} -pin  "or#54" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#35.itm}
load net {or#54.itm} -pin  "or#54" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#54.itm}
load inst "and#63" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1482 -attr oid 1479 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#63} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#54.itm} -pin  "and#63" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#54.itm}
load net {and.dcpl#57} -pin  "and#63" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and#63.itm} -pin  "and#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#63.itm}
load inst "VEC_LOOP:mux1h#5" "mux1h(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1483 -attr oid 1480 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#5} -attr area 1.831349 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,4)"
load net {VEC_LOOP:acc#1.cse#2.sva(0)} -pin  "VEC_LOOP:mux1h#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(0)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -pin  "VEC_LOOP:mux1h#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(0)#2.itm}
load net {z.out#5(0)} -pin  "VEC_LOOP:mux1h#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(0).itm}
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(0).itm}
load net {and#63.itm} -pin  "VEC_LOOP:mux1h#5" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#63.itm}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux1h#5" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#33} -pin  "VEC_LOOP:mux1h#5" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h#5" {S3} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1484 -attr oid 1481 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {VEC_LOOP:mux1h#5.itm} -pin  "VEC_LOOP:mux1h#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#5.itm}
load inst "not#251" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1485 -attr oid 1482 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#251} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#251" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#57.itm}
load net {not#251.itm} -pin  "not#251" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#251.itm}
load inst "nor#46" "nor(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1486 -attr oid 1483 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#46} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {fsm_output(2)} -pin  "nor#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#53.itm}
load net {not#251.itm} -pin  "nor#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#251.itm}
load net {fsm_output(0)} -pin  "nor#46" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#49.itm}
load net {fsm_output(6)} -pin  "nor#46" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#58.itm}
load net {and.dcpl#117} -pin  "nor#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#117}
load inst "not#166" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1487 -attr oid 1484 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#166} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#166" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#43.itm}
load net {not#166.itm} -pin  "not#166" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#166.itm}
load inst "and#148" "and(5,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1488 -attr oid 1485 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#148} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {fsm_output(1)} -pin  "and#148" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#46.itm}
load net {fsm_output(0)} -pin  "and#148" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#38.itm}
load net {not#166.itm} -pin  "and#148" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#166.itm}
load net {fsm_output(6)} -pin  "and#148" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#45.itm}
load net {not.tmp#36} -pin  "and#148" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#36}
load net {and.dcpl#135} -pin  "and#148" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#135}
load inst "not#226" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1489 -attr oid 1486 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#226} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#226" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#59.itm}
load net {not#226.itm} -pin  "not#226" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#226.itm}
load inst "and#161" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1490 -attr oid 1487 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#19} -pin  "and#161" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#19}
load net {fsm_output(2)} -pin  "and#161" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#56.itm}
load net {not#226.itm} -pin  "and#161" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#226.itm}
load net {and#161.cse} -pin  "and#161" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load inst "not#178" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1491 -attr oid 1488 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#178} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#178" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm}
load net {not#178.itm} -pin  "not#178" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#178.itm}
load inst "not#174" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1492 -attr oid 1489 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#174} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#174" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#47.itm}
load net {not#174.itm} -pin  "not#174" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#174.itm}
load inst "and#166" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1493 -attr oid 1490 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#166} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {fsm_output(1)} -pin  "and#166" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#48.itm}
load net {fsm_output(0)} -pin  "and#166" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#40.itm}
load net {not#178.itm} -pin  "and#166" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#178.itm}
load net {not#174.itm} -pin  "and#166" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#174.itm}
load net {and.dcpl#153} -pin  "and#166" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#153}
load inst "not#227" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1494 -attr oid 1491 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#227} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#227" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#75.itm}
load net {not#227.itm} -pin  "not#227" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#227.itm}
load inst "and#167" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1495 -attr oid 1492 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#153} -pin  "and#167" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#153}
load net {fsm_output(5)} -pin  "and#167" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#38.itm}
load net {fsm_output(4)} -pin  "and#167" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#56.itm}
load net {not#227.itm} -pin  "and#167" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#227.itm}
load net {and.dcpl#154} -pin  "and#167" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#154}
load inst "not#179" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1496 -attr oid 1493 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#179} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#179" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#47.itm}
load net {not#179.itm} -pin  "not#179" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#179.itm}
load inst "not#228" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1497 -attr oid 1494 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#228} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#228" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#76.itm}
load net {not#228.itm} -pin  "not#228" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#228.itm}
load inst "and#170" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1498 -attr oid 1495 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#170} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#153} -pin  "and#170" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#153}
load net {not#179.itm} -pin  "and#170" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#179.itm}
load net {fsm_output(4)} -pin  "and#170" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#57.itm}
load net {not#228.itm} -pin  "and#170" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#228.itm}
load net {and.dcpl#157} -pin  "and#170" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load inst "not#230" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1499 -attr oid 1496 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#230} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#230" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#70.itm}
load net {not#230.itm} -pin  "not#230" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#230.itm}
load inst "and#171" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1500 -attr oid 1497 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(5)} -pin  "and#171" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#48.itm}
load net {not#230.itm} -pin  "and#171" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#230.itm}
load net {and.dcpl#158} -pin  "and#171" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#158}
load inst "not#177" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1501 -attr oid 1498 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#177} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#177" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#56.itm}
load net {not#177.itm} -pin  "not#177" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#177.itm}
load inst "and#173" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1502 -attr oid 1499 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#173} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#153} -pin  "and#173" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#153}
load net {and.dcpl#158} -pin  "and#173" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#158}
load net {not#177.itm} -pin  "and#173" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#177.itm}
load net {and.dcpl#160} -pin  "and#173" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load inst "and#175" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1503 -attr oid 1500 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#175} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#153} -pin  "and#175" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#153}
load net {and.dcpl#158} -pin  "and#175" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#158}
load net {fsm_output(3)} -pin  "and#175" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#57.itm}
load net {and.dcpl#162} -pin  "and#175" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#162}
load inst "not#229" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1504 -attr oid 1501 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#229} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#229" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#61.itm}
load net {not#229.itm} -pin  "not#229" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#229.itm}
load inst "not#180" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1505 -attr oid 1502 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#180} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#180" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#46.itm}
load net {not#180.itm} -pin  "not#180" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#180.itm}
load inst "and#178" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1506 -attr oid 1503 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#178} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#153} -pin  "and#178" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#153}
load net {not#229.itm} -pin  "and#178" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#229.itm}
load net {not#180.itm} -pin  "and#178" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#180.itm}
load net {fsm_output(3)} -pin  "and#178" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#49.itm}
load net {and.dcpl#165} -pin  "and#178" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load inst "not#250" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1507 -attr oid 1504 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#250} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#250" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#46.itm}
load net {not#250.itm} -pin  "not#250" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#250.itm}
load inst "nor#42" "nor(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1508 -attr oid 1505 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#42} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {not#250.itm} -pin  "nor#42" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#250.itm}
load net {fsm_output(1)} -pin  "nor#42" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#61.itm}
load net {fsm_output(0)} -pin  "nor#42" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#52.itm}
load net {fsm_output(6)} -pin  "nor#42" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#60.itm}
load net {and.dcpl#170} -pin  "nor#42" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#170}
load inst "not#183" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1509 -attr oid 1506 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#183} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#183" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#58.itm}
load net {not#183.itm} -pin  "not#183" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#183.itm}
load inst "not#231" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1510 -attr oid 1507 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#231} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#231" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#77.itm}
load net {not#231.itm} -pin  "not#231" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#231.itm}
load inst "and#184" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1511 -attr oid 1508 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#170} -pin  "and#184" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#170}
load net {fsm_output(5)} -pin  "and#184" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#39.itm}
load net {not#183.itm} -pin  "and#184" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#183.itm}
load net {not#231.itm} -pin  "and#184" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#231.itm}
load net {and.dcpl#171} -pin  "and#184" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load inst "not#187" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1512 -attr oid 1509 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#187} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#187" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#49.itm}
load net {not#187.itm} -pin  "not#187" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#187.itm}
load inst "and#185" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1513 -attr oid 1510 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#185} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#187.itm} -pin  "and#185" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#187.itm}
load net {fsm_output(4)} -pin  "and#185" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#59.itm}
load net {and.dcpl#172} -pin  "and#185" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#172}
load inst "not#232" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1514 -attr oid 1511 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#232} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#232" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#78.itm}
load net {not#232.itm} -pin  "not#232" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#232.itm}
load inst "and#187" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1515 -attr oid 1512 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#187} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#170} -pin  "and#187" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#170}
load net {and.dcpl#172} -pin  "and#187" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#172}
load net {not#232.itm} -pin  "and#187" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#232.itm}
load net {and.dcpl#174} -pin  "and#187" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#174}
load inst "not#182" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1516 -attr oid 1513 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#182} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#182" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#58.itm}
load net {not#182.itm} -pin  "not#182" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#182.itm}
load inst "and#190" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1517 -attr oid 1514 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#190} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#170} -pin  "and#190" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#170}
load net {and#123.cse} -pin  "and#190" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.cse}
load net {not#182.itm} -pin  "and#190" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#182.itm}
load net {and.dcpl#177} -pin  "and#190" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load inst "and#195" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1518 -attr oid 1515 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#195} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#153} -pin  "and#195" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#153}
load net {and#123.cse} -pin  "and#195" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.cse}
load net {fsm_output(3)} -pin  "and#195" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#59.itm}
load net {and.dcpl#182} -pin  "and#195" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load inst "and#197" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1519 -attr oid 1516 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#197} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#153} -pin  "and#197" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#153}
load net {and.dcpl#172} -pin  "and#197" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#172}
load net {fsm_output(3)} -pin  "and#197" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#50.itm}
load net {and.dcpl#184} -pin  "and#197" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load inst "nor#45" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1520 -attr oid 1517 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#45} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#45" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#52.itm}
load net {fsm_output(4)} -pin  "nor#45" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#72.itm}
load net {nor#45.cse} -pin  "nor#45" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#45.cse}
load inst "not#209" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1521 -attr oid 1518 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#209} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#209" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#53.itm}
load net {not#209.itm} -pin  "not#209" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#209.itm}
load inst "not#208" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1522 -attr oid 1519 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#208} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#208" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#52.itm}
load net {not#208.itm} -pin  "not#208" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#208.itm}
load inst "and#265" "and(5,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1523 -attr oid 1520 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#265} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {fsm_output(2)} -pin  "and#265" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#50.itm}
load net {not#209.itm} -pin  "and#265" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#209.itm}
load net {fsm_output(0)} -pin  "and#265" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#45.itm}
load net {or.tmp#19} -pin  "and#265" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#19}
load net {not#208.itm} -pin  "and#265" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#208.itm}
load net {and#265.cse} -pin  "and#265" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#265.cse}
load inst "not#218" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1524 -attr oid 1521 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#218} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#218" {A(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#52.itm}
load net {not#218.itm} -pin  "not#218" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#218.itm}
load inst "and#277" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1525 -attr oid 1522 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#277} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#218.itm} -pin  "and#277" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#218.itm}
load net {fsm_output(1)} -pin  "and#277" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#55.itm}
load net {nor#57.cse} -pin  "and#277" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#57.cse}
load net {and.dcpl#264} -pin  "and#277" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load inst "not#215" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1526 -attr oid 1523 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#215} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#215" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#58.itm}
load net {not#215.itm} -pin  "not#215" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#215.itm}
load inst "not#246" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1527 -attr oid 1524 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#246} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#246" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#74.itm}
load net {not#246.itm} -pin  "not#246" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#246.itm}
load inst "and#278" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1528 -attr oid 1525 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#278} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#264} -pin  "and#278" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {not#215.itm} -pin  "and#278" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#215.itm}
load net {not#246.itm} -pin  "and#278" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#246.itm}
load net {fsm_output(3)} -pin  "and#278" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71.itm}
load net {and.dcpl#265} -pin  "and#278" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load inst "not#248" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1529 -attr oid 1526 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#248} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#248" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#85.itm}
load net {not#248.itm} -pin  "not#248" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#248.itm}
load inst "and#281" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1530 -attr oid 1527 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#281} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#264} -pin  "and#281" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#172} -pin  "and#281" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#172}
load net {not#248.itm} -pin  "and#281" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#248.itm}
load net {and.dcpl#268} -pin  "and#281" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load inst "and#283" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1531 -attr oid 1528 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#283} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#264} -pin  "and#283" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#172} -pin  "and#283" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#172}
load net {fsm_output(3)} -pin  "and#283" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#73.itm}
load net {and.dcpl#270} -pin  "and#283" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load inst "not#249" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1532 -attr oid 1529 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#249} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#249" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#86.itm}
load net {not#249.itm} -pin  "not#249" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#249.itm}
load inst "and#286" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1533 -attr oid 1530 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#286} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#264} -pin  "and#286" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#158} -pin  "and#286" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#158}
load net {not#249.itm} -pin  "and#286" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#249.itm}
load net {and.dcpl#273} -pin  "and#286" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#273}
load inst "and#288" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1534 -attr oid 1531 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#288} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#264} -pin  "and#288" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#158} -pin  "and#288" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#158}
load net {fsm_output(3)} -pin  "and#288" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#74.itm}
load net {and.dcpl#275} -pin  "and#288" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load inst "not#219" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1535 -attr oid 1532 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#219} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#219" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#72.itm}
load net {not#219.itm} -pin  "not#219" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#219.itm}
load inst "and#291" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1536 -attr oid 1533 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#291} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#264} -pin  "and#291" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and#123.cse} -pin  "and#291" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.cse}
load net {not#219.itm} -pin  "and#291" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#219.itm}
load net {and.dcpl#278} -pin  "and#291" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load inst "and#293" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1537 -attr oid 1534 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#264} -pin  "and#293" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and#123.cse} -pin  "and#293" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.cse}
load net {fsm_output(3)} -pin  "and#293" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#54.itm}
load net {and.dcpl#280} -pin  "and#293" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#280}
load inst "COMP_LOOP:twiddle_f:or" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1538 -attr oid 1535 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:or" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {and.dcpl#280} -pin  "COMP_LOOP:twiddle_f:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#280}
load net {COMP_LOOP:twiddle_f:or.ssc} -pin  "COMP_LOOP:twiddle_f:or" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.ssc}
load inst "and#88" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1539 -attr oid 1536 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#88} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {nor#57.cse} -pin  "and#88" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#57.cse}
load net {and.dcpl#34} -pin  "and#88" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and#88.itm} -pin  "and#88" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#88.itm}
load inst "and#131" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1540 -attr oid 1537 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#131} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#117} -pin  "and#131" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#117}
load net {not.tmp#36} -pin  "and#131" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#36}
load net {and#131.itm} -pin  "and#131" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#131.itm}
load inst "nor#47" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1541 -attr oid 1538 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#47} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(2)} -pin  "nor#47" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#58.itm}
load net {fsm_output(1)} -pin  "nor#47" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#56.itm}
load net {nor#47.itm} -pin  "nor#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#47.itm}
load inst "not#156" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1542 -attr oid 1539 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#156} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#156" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#55.itm}
load net {not#156.itm} -pin  "not#156" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#156.itm}
load inst "and#135" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1543 -attr oid 1540 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#135} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {nor#47.itm} -pin  "and#135" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#47.itm}
load net {fsm_output(0)} -pin  "and#135" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#48.itm}
load net {not#156.itm} -pin  "and#135" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#156.itm}
load net {not.tmp#36} -pin  "and#135" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#36}
load net {and#135.itm} -pin  "and#135" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#135.itm}
load inst "not#155" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1544 -attr oid 1541 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#155} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#155" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#46.itm}
load net {not#155.itm} -pin  "not#155" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#155.itm}
load inst "and#138" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1545 -attr oid 1542 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#138} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#117} -pin  "and#138" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#117}
load net {not#155.itm} -pin  "and#138" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#155.itm}
load net {fsm_output(4)} -pin  "and#138" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#54.itm}
load net {fsm_output(3)} -pin  "and#138" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3).itm}
load net {and#138.itm} -pin  "and#138" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#138.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#70" "mux1h(3,4)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1546 -attr oid 1543 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70} -attr area 5.786304 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(4,3)"
load net {z.out#2(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {and#131.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#131.itm}
load net {and#135.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#135.itm}
load net {and#138.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#138.itm}
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm}
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm}
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm}
load net {COMP_LOOP:twiddle_f:mux1h#70.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#70" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm}
load inst "VEC_LOOP:mux" "mux(2,11)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1547 -attr oid 1544 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux} -attr area 11.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(11,1,2)"
load net {VEC_LOOP:acc#1.cse#2.sva(3)} -pin  "VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(4)} -pin  "VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(5)} -pin  "VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(6)} -pin  "VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(7)} -pin  "VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(8)} -pin  "VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(9)} -pin  "VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(10)} -pin  "VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(11)} -pin  "VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(12)} -pin  "VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(13)} -pin  "VEC_LOOP:mux" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#3.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "VEC_LOOP:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "VEC_LOOP:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "VEC_LOOP:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "VEC_LOOP:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "VEC_LOOP:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "VEC_LOOP:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "VEC_LOOP:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "VEC_LOOP:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "VEC_LOOP:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "VEC_LOOP:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "VEC_LOOP:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {and.dcpl#135} -pin  "VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#135}
load net {VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load inst "VEC_LOOP:mux#19" "mux(2,11)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1548 -attr oid 1545 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19} -attr area 11.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(11,1,2)"
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "VEC_LOOP:mux#19" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "VEC_LOOP:mux#19" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "VEC_LOOP:mux#19" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "VEC_LOOP:mux#19" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "VEC_LOOP:mux#19" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "VEC_LOOP:mux#19" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "VEC_LOOP:mux#19" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "VEC_LOOP:mux#19" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "VEC_LOOP:mux#19" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "VEC_LOOP:mux#19" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "VEC_LOOP:mux#19" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {PWR} -pin  "VEC_LOOP:mux#19" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {GND} -pin  "VEC_LOOP:mux#19" {A1(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#11}
load net {and.dcpl#135} -pin  "VEC_LOOP:mux#19" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#135}
load net {VEC_LOOP:mux#19.itm(0)} -pin  "VEC_LOOP:mux#19" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(1)} -pin  "VEC_LOOP:mux#19" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(2)} -pin  "VEC_LOOP:mux#19" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(3)} -pin  "VEC_LOOP:mux#19" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(4)} -pin  "VEC_LOOP:mux#19" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(5)} -pin  "VEC_LOOP:mux#19" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(6)} -pin  "VEC_LOOP:mux#19" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(7)} -pin  "VEC_LOOP:mux#19" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(8)} -pin  "VEC_LOOP:mux#19" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(9)} -pin  "VEC_LOOP:mux#19" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load net {VEC_LOOP:mux#19.itm(10)} -pin  "VEC_LOOP:mux#19" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#19.itm}
load inst "COMP_LOOP-1:STAGE_LOOP:i:not#1" "not(4)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1549 -attr oid 1546 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load inst "not#173" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1550 -attr oid 1547 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#173} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#173" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#44.itm}
load net {not#173.itm} -pin  "not#173" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#173.itm}
load inst "nor#48" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1551 -attr oid 1548 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#48} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(0)} -pin  "nor#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#39.itm}
load net {fsm_output(6)} -pin  "nor#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#46.itm}
load net {nor#48.itm} -pin  "nor#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#48.itm}
load inst "nor#40" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1552 -attr oid 1549 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#40} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(5)} -pin  "nor#40" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#37.itm}
load net {fsm_output(4)} -pin  "nor#40" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#45.itm}
load net {fsm_output(3)} -pin  "nor#40" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#48.itm}
load net {nor#40.itm} -pin  "nor#40" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#40.itm}
load inst "and#158" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1553 -attr oid 1550 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#158} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {not#173.itm} -pin  "and#158" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#173.itm}
load net {fsm_output(1)} -pin  "and#158" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#47.itm}
load net {nor#48.itm} -pin  "and#158" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#48.itm}
load net {nor#40.itm} -pin  "and#158" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#40.itm}
load net {and#158.itm} -pin  "and#158" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#158.itm}
load inst "STAGE_LOOP:mux#1" "mux(2,4)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1554 -attr oid 1551 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -pin  "STAGE_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -pin  "STAGE_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -pin  "STAGE_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -pin  "STAGE_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {and#158.itm} -pin  "STAGE_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#158.itm}
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "STAGE_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "STAGE_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "STAGE_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "STAGE_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load inst "VEC_LOOP:VEC_LOOP:or" "or(6,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1555 -attr oid 1552 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "VEC_LOOP:VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14).itm}
load net {and.dcpl#154} -pin  "VEC_LOOP:VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#154}
load net {and.dcpl#157} -pin  "VEC_LOOP:VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and.dcpl#160} -pin  "VEC_LOOP:VEC_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {and.dcpl#162} -pin  "VEC_LOOP:VEC_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#162}
load net {and.dcpl#165} -pin  "VEC_LOOP:VEC_LOOP:or" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load net {VEC_LOOP:VEC_LOOP:or.itm} -pin  "VEC_LOOP:VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or.itm}
load inst "COMP_LOOP-2:not#11" "not(14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1556 -attr oid 1553 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(14)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-2:not#11" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-2:not#11" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-2:not#11" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-2:not#11" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-2:not#11" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-2:not#11" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-2:not#11" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-2:not#11" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-2:not#11" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-2:not#11" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-2:not#11" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-2:not#11" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "COMP_LOOP-2:not#11" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "COMP_LOOP-2:not#11" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#13.itm}
load net {COMP_LOOP-2:not#11.itm(0)} -pin  "COMP_LOOP-2:not#11" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(1)} -pin  "COMP_LOOP-2:not#11" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(2)} -pin  "COMP_LOOP-2:not#11" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(3)} -pin  "COMP_LOOP-2:not#11" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(4)} -pin  "COMP_LOOP-2:not#11" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(5)} -pin  "COMP_LOOP-2:not#11" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(6)} -pin  "COMP_LOOP-2:not#11" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(7)} -pin  "COMP_LOOP-2:not#11" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(8)} -pin  "COMP_LOOP-2:not#11" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(9)} -pin  "COMP_LOOP-2:not#11" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(10)} -pin  "COMP_LOOP-2:not#11" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(11)} -pin  "COMP_LOOP-2:not#11" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(12)} -pin  "COMP_LOOP-2:not#11" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(13)} -pin  "COMP_LOOP-2:not#11" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load inst "VEC_LOOP:or#24" "or(5,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1557 -attr oid 1554 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#24} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {and.dcpl#154} -pin  "VEC_LOOP:or#24" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#154}
load net {and.dcpl#157} -pin  "VEC_LOOP:or#24" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and.dcpl#160} -pin  "VEC_LOOP:or#24" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {and.dcpl#162} -pin  "VEC_LOOP:or#24" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#162}
load net {and.dcpl#165} -pin  "VEC_LOOP:or#24" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load net {VEC_LOOP:or#24.itm} -pin  "VEC_LOOP:or#24" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#24.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#1" "mux(2,14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1558 -attr oid 1555 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1} -attr area 14.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(14,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(13-0).itm}
load net {COMP_LOOP-2:not#11.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(12)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {COMP_LOOP-2:not#11.itm(13)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#11.itm}
load net {VEC_LOOP:or#24.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#24.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(12)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(13)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load inst "VEC_LOOP:or#25" "or(5,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1559 -attr oid 1556 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#25} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {and.dcpl#154} -pin  "VEC_LOOP:or#25" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#154}
load net {and.dcpl#157} -pin  "VEC_LOOP:or#25" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and.dcpl#160} -pin  "VEC_LOOP:or#25" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {and.dcpl#162} -pin  "VEC_LOOP:or#25" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#162}
load net {and.dcpl#165} -pin  "VEC_LOOP:or#25" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load net {VEC_LOOP:or#25.itm} -pin  "VEC_LOOP:or#25" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#25.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#2" "mux(2,11)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1560 -attr oid 1557 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2} -attr area 11.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(11,1,2)"
load net {VEC_LOOP:acc#1.cse#2.sva(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(12)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {VEC_LOOP:acc#1.cse#2.sva(13)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-3)#4.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(14:3).sva(10:0)}
load net {VEC_LOOP:or#25.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#25.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load inst "VEC_LOOP:nor#1" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1561 -attr oid 1558 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#157} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and.dcpl#165} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1562 -attr oid 1559 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#2.sva(2)} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(2).itm}
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:and#5.itm} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5.itm}
load inst "VEC_LOOP:VEC_LOOP:or#1" "or(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1563 -attr oid 1560 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {VEC_LOOP:and#5.itm} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5.itm}
load net {and.dcpl#154} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#154}
load net {and.dcpl#160} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {and.dcpl#162} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#162}
load net {VEC_LOOP:VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#1.itm}
load inst "VEC_LOOP:nor#2" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1564 -attr oid 1561 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#160} -pin  "VEC_LOOP:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {and.dcpl#162} -pin  "VEC_LOOP:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#162}
load net {and.dcpl#165} -pin  "VEC_LOOP:nor#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2.itm}
load inst "VEC_LOOP:and#6" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1565 -attr oid 1562 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#2.sva(1)} -pin  "VEC_LOOP:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(1).itm}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2.itm}
load net {VEC_LOOP:and#6.itm} -pin  "VEC_LOOP:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6.itm}
load inst "VEC_LOOP:VEC_LOOP:or#2" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1566 -attr oid 1563 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:and#6.itm} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6.itm}
load net {and.dcpl#154} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#154}
load net {and.dcpl#157} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {VEC_LOOP:VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:nor#3" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1567 -attr oid 1564 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#154} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#154}
load net {and.dcpl#157} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and.dcpl#160} -pin  "VEC_LOOP:nor#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3.itm}
load inst "VEC_LOOP:and#7" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1568 -attr oid 1565 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#2.sva(0)} -pin  "VEC_LOOP:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(0).itm}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3.itm}
load net {VEC_LOOP:and#7.itm} -pin  "VEC_LOOP:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7.itm}
load inst "VEC_LOOP:VEC_LOOP:or#3" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1569 -attr oid 1566 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:and#7.itm} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7.itm}
load net {and.dcpl#162} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#162}
load net {and.dcpl#165} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load net {VEC_LOOP:VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#3.itm}
load inst "not#181" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1570 -attr oid 1567 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#181} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and#161.cse} -pin  "not#181" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {not#181.itm} -pin  "not#181" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#181.itm}
load inst "VEC_LOOP:or#4" "or(6,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1571 -attr oid 1568 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {not#181.itm} -pin  "VEC_LOOP:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#181.itm}
load net {and.dcpl#154} -pin  "VEC_LOOP:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#154}
load net {and.dcpl#157} -pin  "VEC_LOOP:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and.dcpl#160} -pin  "VEC_LOOP:or#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#160}
load net {and.dcpl#162} -pin  "VEC_LOOP:or#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#162}
load net {and.dcpl#165} -pin  "VEC_LOOP:or#4" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load net {VEC_LOOP:or#4.itm} -pin  "VEC_LOOP:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#4.itm}
load inst "VEC_LOOP:nor#5" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1572 -attr oid 1569 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#171} -pin  "VEC_LOOP:nor#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#182} -pin  "VEC_LOOP:nor#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load net {VEC_LOOP:nor#5.itm} -pin  "VEC_LOOP:nor#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5.itm}
load inst "VEC_LOOP:and#9" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1573 -attr oid 1570 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#2.sva(13)} -pin  "VEC_LOOP:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13).itm}
load net {VEC_LOOP:nor#5.itm} -pin  "VEC_LOOP:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5.itm}
load net {VEC_LOOP:and#9.itm} -pin  "VEC_LOOP:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9.itm}
load inst "VEC_LOOP:VEC_LOOP:or#5" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1574 -attr oid 1571 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {VEC_LOOP:and#9.itm} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9.itm}
load net {and.dcpl#184} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {VEC_LOOP:VEC_LOOP:or#5.itm} -pin  "VEC_LOOP:VEC_LOOP:or#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#5.itm}
load inst "COMP_LOOP-8:not#3" "not(11)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1575 -attr oid 1572 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(11)"
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-8:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-8:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-8:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-8:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-8:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-8:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-8:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-8:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-8:not#3" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "COMP_LOOP-8:not#3" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "COMP_LOOP-8:not#3" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-4).itm}
load net {COMP_LOOP-8:not#3.itm(0)} -pin  "COMP_LOOP-8:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(1)} -pin  "COMP_LOOP-8:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(2)} -pin  "COMP_LOOP-8:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(3)} -pin  "COMP_LOOP-8:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(4)} -pin  "COMP_LOOP-8:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(5)} -pin  "COMP_LOOP-8:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(6)} -pin  "COMP_LOOP-8:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(7)} -pin  "COMP_LOOP-8:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(8)} -pin  "COMP_LOOP-8:not#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(9)} -pin  "COMP_LOOP-8:not#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(10)} -pin  "COMP_LOOP-8:not#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load inst "COMP_LOOP-4:not#3" "not(12)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1576 -attr oid 1573 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(12)"
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-4:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-4:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-4:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-4:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-4:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-4:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-4:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-4:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-4:not#3" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-4:not#3" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "COMP_LOOP-4:not#3" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "COMP_LOOP-4:not#3" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-3).itm}
load net {COMP_LOOP-4:not#3.itm(0)} -pin  "COMP_LOOP-4:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(1)} -pin  "COMP_LOOP-4:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(2)} -pin  "COMP_LOOP-4:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(3)} -pin  "COMP_LOOP-4:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(4)} -pin  "COMP_LOOP-4:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(5)} -pin  "COMP_LOOP-4:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(6)} -pin  "COMP_LOOP-4:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(7)} -pin  "COMP_LOOP-4:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(8)} -pin  "COMP_LOOP-4:not#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(9)} -pin  "COMP_LOOP-4:not#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(10)} -pin  "COMP_LOOP-4:not#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(11)} -pin  "COMP_LOOP-4:not#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load inst "VEC_LOOP:or#21" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1577 -attr oid 1574 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#21} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#174} -pin  "VEC_LOOP:or#21" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#174}
load net {and.dcpl#177} -pin  "VEC_LOOP:or#21" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load net {VEC_LOOP:or#21.itm} -pin  "VEC_LOOP:or#21" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#21.itm}
load inst "VEC_LOOP:mux1h#17" "mux1h(4,12)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1578 -attr oid 1575 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17} -attr area 21.965188 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(12,4)"
load net {VEC_LOOP:acc#1.cse#2.sva(2)} -pin  "VEC_LOOP:mux1h#17" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(3)} -pin  "VEC_LOOP:mux1h#17" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(4)} -pin  "VEC_LOOP:mux1h#17" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(5)} -pin  "VEC_LOOP:mux1h#17" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(6)} -pin  "VEC_LOOP:mux1h#17" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(7)} -pin  "VEC_LOOP:mux1h#17" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(8)} -pin  "VEC_LOOP:mux1h#17" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(9)} -pin  "VEC_LOOP:mux1h#17" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(10)} -pin  "VEC_LOOP:mux1h#17" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(11)} -pin  "VEC_LOOP:mux1h#17" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(12)} -pin  "VEC_LOOP:mux1h#17" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(13)} -pin  "VEC_LOOP:mux1h#17" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(13-2).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(1)} -pin  "VEC_LOOP:mux1h#17" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(2)} -pin  "VEC_LOOP:mux1h#17" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(3)} -pin  "VEC_LOOP:mux1h#17" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(4)} -pin  "VEC_LOOP:mux1h#17" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(5)} -pin  "VEC_LOOP:mux1h#17" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(6)} -pin  "VEC_LOOP:mux1h#17" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(7)} -pin  "VEC_LOOP:mux1h#17" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(8)} -pin  "VEC_LOOP:mux1h#17" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(9)} -pin  "VEC_LOOP:mux1h#17" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(10)} -pin  "VEC_LOOP:mux1h#17" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(11)} -pin  "VEC_LOOP:mux1h#17" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {VEC_LOOP:acc#1.cse#2.sva(12)} -pin  "VEC_LOOP:mux1h#17" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva)(12-1).itm}
load net {COMP_LOOP-8:not#3.itm(0)} -pin  "VEC_LOOP:mux1h#17" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(1)} -pin  "VEC_LOOP:mux1h#17" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(2)} -pin  "VEC_LOOP:mux1h#17" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(3)} -pin  "VEC_LOOP:mux1h#17" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(4)} -pin  "VEC_LOOP:mux1h#17" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(5)} -pin  "VEC_LOOP:mux1h#17" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(6)} -pin  "VEC_LOOP:mux1h#17" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(7)} -pin  "VEC_LOOP:mux1h#17" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(8)} -pin  "VEC_LOOP:mux1h#17" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(9)} -pin  "VEC_LOOP:mux1h#17" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-8:not#3.itm(10)} -pin  "VEC_LOOP:mux1h#17" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {PWR} -pin  "VEC_LOOP:mux1h#17" {A2(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP-4:not#3.itm(0)} -pin  "VEC_LOOP:mux1h#17" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(1)} -pin  "VEC_LOOP:mux1h#17" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(2)} -pin  "VEC_LOOP:mux1h#17" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(3)} -pin  "VEC_LOOP:mux1h#17" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(4)} -pin  "VEC_LOOP:mux1h#17" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(5)} -pin  "VEC_LOOP:mux1h#17" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(6)} -pin  "VEC_LOOP:mux1h#17" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(7)} -pin  "VEC_LOOP:mux1h#17" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(8)} -pin  "VEC_LOOP:mux1h#17" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(9)} -pin  "VEC_LOOP:mux1h#17" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(10)} -pin  "VEC_LOOP:mux1h#17" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {COMP_LOOP-4:not#3.itm(11)} -pin  "VEC_LOOP:mux1h#17" {A3(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#3.itm}
load net {and.dcpl#171} -pin  "VEC_LOOP:mux1h#17" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {VEC_LOOP:or#21.itm} -pin  "VEC_LOOP:mux1h#17" {S1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1579 -attr oid 1576 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#21.itm}
load net {and.dcpl#182} -pin  "VEC_LOOP:mux1h#17" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load net {and.dcpl#184} -pin  "VEC_LOOP:mux1h#17" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {VEC_LOOP:mux1h#17.itm(0)} -pin  "VEC_LOOP:mux1h#17" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(1)} -pin  "VEC_LOOP:mux1h#17" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(2)} -pin  "VEC_LOOP:mux1h#17" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(3)} -pin  "VEC_LOOP:mux1h#17" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(4)} -pin  "VEC_LOOP:mux1h#17" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(5)} -pin  "VEC_LOOP:mux1h#17" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(6)} -pin  "VEC_LOOP:mux1h#17" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(7)} -pin  "VEC_LOOP:mux1h#17" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(8)} -pin  "VEC_LOOP:mux1h#17" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(9)} -pin  "VEC_LOOP:mux1h#17" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(10)} -pin  "VEC_LOOP:mux1h#17" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load net {VEC_LOOP:mux1h#17.itm(11)} -pin  "VEC_LOOP:mux1h#17" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#17.itm}
load inst "VEC_LOOP:nor#4" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1580 -attr oid 1577 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#171} -pin  "VEC_LOOP:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#182} -pin  "VEC_LOOP:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load net {and.dcpl#184} -pin  "VEC_LOOP:nor#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4.itm}
load inst "VEC_LOOP:VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1581 -attr oid 1578 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(10).itm}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4.itm}
load net {VEC_LOOP:VEC_LOOP:and.itm} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:and.itm}
load inst "VEC_LOOP:or#26" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1582 -attr oid 1579 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#26} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#171} -pin  "VEC_LOOP:or#26" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#184} -pin  "VEC_LOOP:or#26" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {VEC_LOOP:or#26.itm} -pin  "VEC_LOOP:or#26" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#26.itm}
load inst "VEC_LOOP:or#27" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1583 -attr oid 1580 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#174} -pin  "VEC_LOOP:or#27" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#174}
load net {and.dcpl#177} -pin  "VEC_LOOP:or#27" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load net {VEC_LOOP:or#27.itm} -pin  "VEC_LOOP:or#27" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27.itm}
load inst "VEC_LOOP:mux1h#18" "mux1h(3,10)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1584 -attr oid 1581 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18} -attr area 14.464260 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(10,3)"
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "VEC_LOOP:mux1h#18" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "VEC_LOOP:mux1h#18" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "VEC_LOOP:mux1h#18" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "VEC_LOOP:mux1h#18" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "VEC_LOOP:mux1h#18" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "VEC_LOOP:mux1h#18" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "VEC_LOOP:mux1h#18" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "VEC_LOOP:mux1h#18" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "VEC_LOOP:mux1h#18" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "VEC_LOOP:mux1h#18" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "VEC_LOOP:mux1h#18" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "VEC_LOOP:mux1h#18" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "VEC_LOOP:mux1h#18" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "VEC_LOOP:mux1h#18" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "VEC_LOOP:mux1h#18" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "VEC_LOOP:mux1h#18" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "VEC_LOOP:mux1h#18" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "VEC_LOOP:mux1h#18" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "VEC_LOOP:mux1h#18" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "VEC_LOOP:mux1h#18" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "VEC_LOOP:mux1h#18" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "VEC_LOOP:mux1h#18" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "VEC_LOOP:mux1h#18" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "VEC_LOOP:mux1h#18" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "VEC_LOOP:mux1h#18" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "VEC_LOOP:mux1h#18" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "VEC_LOOP:mux1h#18" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "VEC_LOOP:mux1h#18" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "VEC_LOOP:mux1h#18" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#18" {A2(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#7.itm}
load net {VEC_LOOP:or#26.itm} -pin  "VEC_LOOP:mux1h#18" {S0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1585 -attr oid 1582 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#26.itm}
load net {VEC_LOOP:or#27.itm} -pin  "VEC_LOOP:mux1h#18" {S1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1586 -attr oid 1583 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27.itm}
load net {and.dcpl#182} -pin  "VEC_LOOP:mux1h#18" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load net {VEC_LOOP:mux1h#18.itm(0)} -pin  "VEC_LOOP:mux1h#18" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:mux1h#18.itm(1)} -pin  "VEC_LOOP:mux1h#18" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:mux1h#18.itm(2)} -pin  "VEC_LOOP:mux1h#18" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:mux1h#18.itm(3)} -pin  "VEC_LOOP:mux1h#18" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:mux1h#18.itm(4)} -pin  "VEC_LOOP:mux1h#18" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:mux1h#18.itm(5)} -pin  "VEC_LOOP:mux1h#18" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:mux1h#18.itm(6)} -pin  "VEC_LOOP:mux1h#18" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:mux1h#18.itm(7)} -pin  "VEC_LOOP:mux1h#18" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:mux1h#18.itm(8)} -pin  "VEC_LOOP:mux1h#18" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:mux1h#18.itm(9)} -pin  "VEC_LOOP:mux1h#18" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load inst "VEC_LOOP:mux#26" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1587 -attr oid 1584 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#26} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "VEC_LOOP:mux#26" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(0)#1.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "VEC_LOOP:mux#26" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(1).itm}
load net {and.dcpl#182} -pin  "VEC_LOOP:mux#26" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load net {VEC_LOOP:mux#26.itm} -pin  "VEC_LOOP:mux#26" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#26.itm}
load inst "not#254" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1588 -attr oid 1585 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#254} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#174} -pin  "not#254" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#174}
load net {not#254.itm} -pin  "not#254" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#254.itm}
load inst "VEC_LOOP:and#10" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1589 -attr oid 1586 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:mux#26.itm} -pin  "VEC_LOOP:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#26.itm}
load net {not#254.itm} -pin  "VEC_LOOP:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#254.itm}
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10.itm}
load inst "VEC_LOOP:VEC_LOOP:or#6" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1590 -attr oid 1587 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10.itm}
load net {and.dcpl#177} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load net {VEC_LOOP:VEC_LOOP:or#6.itm} -pin  "VEC_LOOP:VEC_LOOP:or#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#6.itm}
load inst "not#253" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1591 -attr oid 1588 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#253} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#184} -pin  "not#253" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {not#253.itm} -pin  "not#253" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#253.itm}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1592 -attr oid 1589 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(0).itm}
load net {not#253.itm} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#253.itm}
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8.itm}
load inst "VEC_LOOP:VEC_LOOP:or#4" "or(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1593 -attr oid 1590 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8.itm}
load net {and.dcpl#171} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#174} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#174}
load net {and.dcpl#177} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load net {VEC_LOOP:VEC_LOOP:or#4.itm} -pin  "VEC_LOOP:VEC_LOOP:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#4.itm}
load inst "VEC_LOOP:nor" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1594 -attr oid 1591 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#171} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#174} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#174}
load net {and.dcpl#177} -pin  "VEC_LOOP:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor.itm}
load inst "VEC_LOOP:or#3" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1595 -attr oid 1592 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor.itm}
load net {and.dcpl#182} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load net {and.dcpl#184} -pin  "VEC_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3.itm}
load inst "not#189" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1596 -attr oid 1593 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#189} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#189" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#60.itm}
load net {not#189.itm} -pin  "not#189" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#189.itm}
load inst "and#209" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1597 -attr oid 1594 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#209} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and#161.cse} -pin  "and#209" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {fsm_output(5)} -pin  "and#209" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#51.itm}
load net {not#189.itm} -pin  "and#209" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#189.itm}
load net {fsm_output(3)} -pin  "and#209" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#62.itm}
load net {and#209.itm} -pin  "and#209" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#209.itm}
load inst "VEC_LOOP:mux#24" "mux(2,2)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1598 -attr oid 1595 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24} -attr area 2.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(2,1,2)"
load net {GND} -pin  "VEC_LOOP:mux#24" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {PWR} -pin  "VEC_LOOP:mux#24" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {PWR} -pin  "VEC_LOOP:mux#24" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#7}
load net {GND} -pin  "VEC_LOOP:mux#24" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#7}
load net {and#209.itm} -pin  "VEC_LOOP:mux#24" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#209.itm}
load net {VEC_LOOP:mux#24.itm(0)} -pin  "VEC_LOOP:mux#24" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(1)} -pin  "VEC_LOOP:mux#24" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load inst "not#190" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1599 -attr oid 1596 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#190} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#190" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#50.itm}
load net {not#190.itm} -pin  "not#190" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#190.itm}
load inst "not#234" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1600 -attr oid 1597 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#234} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#234" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#71.itm}
load net {not#234.itm} -pin  "not#234" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#234.itm}
load inst "and#203" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1601 -attr oid 1598 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#203} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and#161.cse} -pin  "and#203" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {not#190.itm} -pin  "and#203" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#190.itm}
load net {not#234.itm} -pin  "and#203" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#234.itm}
load net {fsm_output(3)} -pin  "and#203" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#60.itm}
load net {and#203.itm} -pin  "and#203" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#203.itm}
load inst "VEC_LOOP:VEC_LOOP:VEC_LOOP:nor" "nor(2,2)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1602 -attr oid 1599 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:VEC_LOOP:nor} -attr area 2.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(2,2)"
load net {VEC_LOOP:mux#24.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:VEC_LOOP:nor" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {VEC_LOOP:mux#24.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:VEC_LOOP:nor" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#24.itm}
load net {and#203.itm} -pin  "VEC_LOOP:VEC_LOOP:VEC_LOOP:nor" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#4.itm}
load net {and#203.itm} -pin  "VEC_LOOP:VEC_LOOP:VEC_LOOP:nor" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#4.itm}
load net {VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:VEC_LOOP:nor" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm}
load net {VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:VEC_LOOP:nor" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm}
load inst "and#212" "and(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1603 -attr oid 1600 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#212} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and#161.cse} -pin  "and#212" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {fsm_output(5)} -pin  "and#212" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#40.itm}
load net {fsm_output(4)} -pin  "and#212" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#48.itm}
load net {fsm_output(3)} -pin  "and#212" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#51.itm}
load net {and#212.itm} -pin  "and#212" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#212.itm}
load inst "VEC_LOOP:or#19" "or(2,2)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1604 -attr oid 1601 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(2,2)"
load net {VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm(0)} -pin  "VEC_LOOP:or#19" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm}
load net {VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm(1)} -pin  "VEC_LOOP:or#19" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:VEC_LOOP:nor.itm}
load net {and#212.itm} -pin  "VEC_LOOP:or#19" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {and#212.itm} -pin  "VEC_LOOP:or#19" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {VEC_LOOP:or#19.itm(0)} -pin  "VEC_LOOP:or#19" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.itm}
load net {VEC_LOOP:or#19.itm(1)} -pin  "VEC_LOOP:or#19" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.itm}
load inst "and#243" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1605 -attr oid 1602 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and#161.cse} -pin  "and#243" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {nor#45.cse} -pin  "and#243" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#45.cse}
load net {fsm_output(3)} -pin  "and#243" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#68.itm}
load net {and#243.itm} -pin  "and#243" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.itm}
load inst "not#242" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1606 -attr oid 1603 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#242} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#242" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#83.itm}
load net {not#242.itm} -pin  "not#242" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#242.itm}
load inst "and#246" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1607 -attr oid 1604 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#246} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and#161.cse} -pin  "and#246" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {and.dcpl#172} -pin  "and#246" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#172}
load net {not#242.itm} -pin  "and#246" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#242.itm}
load net {and#246.itm} -pin  "and#246" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#246.itm}
load inst "and#248" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1608 -attr oid 1605 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#248} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and#161.cse} -pin  "and#248" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {and.dcpl#172} -pin  "and#248" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#172}
load net {fsm_output(3)} -pin  "and#248" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#69.itm}
load net {and#248.itm} -pin  "and#248" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#248.itm}
load inst "not#243" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1609 -attr oid 1606 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#243} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#243" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#84.itm}
load net {not#243.itm} -pin  "not#243" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#243.itm}
load inst "and#251" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1610 -attr oid 1607 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#251} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and#161.cse} -pin  "and#251" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {and.dcpl#158} -pin  "and#251" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#158}
load net {not#243.itm} -pin  "and#251" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#243.itm}
load net {and#251.itm} -pin  "and#251" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#251.itm}
load inst "and#253" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1611 -attr oid 1608 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#253} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and#161.cse} -pin  "and#253" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {and.dcpl#158} -pin  "and#253" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#158}
load net {fsm_output(3)} -pin  "and#253" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#70.itm}
load net {and#253.itm} -pin  "and#253" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#253.itm}
load inst "not#200" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1612 -attr oid 1609 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#200} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#200" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#67.itm}
load net {not#200.itm} -pin  "not#200" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#200.itm}
load inst "and#256" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1613 -attr oid 1610 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#256} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and#161.cse} -pin  "and#256" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {and#123.cse} -pin  "and#256" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.cse}
load net {not#200.itm} -pin  "and#256" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#200.itm}
load net {and#256.itm} -pin  "and#256" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#256.itm}
load inst "VEC_LOOP:mux1h#25" "mux1h(6,3)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1614 -attr oid 1611 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25} -attr area 7.795185 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(3,6)"
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#2}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#2}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A2(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A3(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#4}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A3(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#4}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A4(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A4(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#13}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A5(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#13}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A5(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#13}
load net {and#243.itm} -pin  "VEC_LOOP:mux1h#25" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.itm}
load net {and#246.itm} -pin  "VEC_LOOP:mux1h#25" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#246.itm}
load net {and#248.itm} -pin  "VEC_LOOP:mux1h#25" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#248.itm}
load net {and#251.itm} -pin  "VEC_LOOP:mux1h#25" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#251.itm}
load net {and#253.itm} -pin  "VEC_LOOP:mux1h#25" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#253.itm}
load net {and#256.itm} -pin  "VEC_LOOP:mux1h#25" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#256.itm}
load net {VEC_LOOP:mux1h#25.itm(0)} -pin  "VEC_LOOP:mux1h#25" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(1)} -pin  "VEC_LOOP:mux1h#25" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(2)} -pin  "VEC_LOOP:mux1h#25" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load inst "not#241" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1615 -attr oid 1612 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#241} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#241" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#82.itm}
load net {not#241.itm} -pin  "not#241" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#241.itm}
load inst "and#241" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1616 -attr oid 1613 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#241} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and#161.cse} -pin  "and#241" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {nor#45.cse} -pin  "and#241" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#45.cse}
load net {not#241.itm} -pin  "and#241" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#241.itm}
load net {and#241.itm} -pin  "and#241" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#241.itm}
load inst "VEC_LOOP:VEC_LOOP:nor" "nor(2,3)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1617 -attr oid 1614 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:nor} -attr area 3.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(3,2)"
load net {VEC_LOOP:mux1h#25.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:nor" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:nor" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:nor" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {and#241.itm} -pin  "VEC_LOOP:VEC_LOOP:nor" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {and#241.itm} -pin  "VEC_LOOP:VEC_LOOP:nor" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {and#241.itm} -pin  "VEC_LOOP:VEC_LOOP:nor" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {VEC_LOOP:VEC_LOOP:nor.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:nor" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:nor.itm}
load net {VEC_LOOP:VEC_LOOP:nor.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:nor" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:nor.itm}
load net {VEC_LOOP:VEC_LOOP:nor.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:nor" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:nor.itm}
load inst "and#258" "and(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1618 -attr oid 1615 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#258} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and#161.cse} -pin  "and#258" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161.cse}
load net {and#123.cse} -pin  "and#258" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.cse}
load net {fsm_output(3)} -pin  "and#258" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#53.itm}
load net {and#258.itm} -pin  "and#258" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#258.itm}
load inst "VEC_LOOP:or#20" "or(2,3)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1619 -attr oid 1616 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#20} -attr area 3.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(3,2)"
load net {VEC_LOOP:VEC_LOOP:nor.itm(0)} -pin  "VEC_LOOP:or#20" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:nor.itm}
load net {VEC_LOOP:VEC_LOOP:nor.itm(1)} -pin  "VEC_LOOP:or#20" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:nor.itm}
load net {VEC_LOOP:VEC_LOOP:nor.itm(2)} -pin  "VEC_LOOP:or#20" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:nor.itm}
load net {and#258.itm} -pin  "VEC_LOOP:or#20" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {and#258.itm} -pin  "VEC_LOOP:or#20" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {and#258.itm} -pin  "VEC_LOOP:or#20" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {VEC_LOOP:or#20.itm(0)} -pin  "VEC_LOOP:or#20" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#20.itm}
load net {VEC_LOOP:or#20.itm(1)} -pin  "VEC_LOOP:or#20" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#20.itm}
load net {VEC_LOOP:or#20.itm(2)} -pin  "VEC_LOOP:or#20" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#20.itm}
load inst "VEC_LOOP:mux#20" "mux(2,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1620 -attr oid 1617 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#20" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#20" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#20" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#20" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#20" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#20" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#20" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#20" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#20" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#20" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#20" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#20" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#20" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#20" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#20" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#20" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#20" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#20" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#20" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#20" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#20" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#20" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#20" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#20" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#20" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#20" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#20" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#20" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#20" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#20" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#20" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#20" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#20" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#20" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#20" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#20" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#20" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#20" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#20" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#20" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#20" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#20" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#20" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#20" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#20" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#20" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#20" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#20" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#20" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#20" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#20" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#20" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#20" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#20" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#20" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#20" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#20" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#20" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#20" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#20" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#20" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#20" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#20" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#20" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {and#265.cse} -pin  "VEC_LOOP:mux#20" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#265.cse}
load net {VEC_LOOP:mux#20.itm(0)} -pin  "VEC_LOOP:mux#20" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(1)} -pin  "VEC_LOOP:mux#20" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(2)} -pin  "VEC_LOOP:mux#20" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(3)} -pin  "VEC_LOOP:mux#20" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(4)} -pin  "VEC_LOOP:mux#20" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(5)} -pin  "VEC_LOOP:mux#20" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(6)} -pin  "VEC_LOOP:mux#20" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(7)} -pin  "VEC_LOOP:mux#20" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(8)} -pin  "VEC_LOOP:mux#20" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(9)} -pin  "VEC_LOOP:mux#20" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(10)} -pin  "VEC_LOOP:mux#20" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(11)} -pin  "VEC_LOOP:mux#20" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(12)} -pin  "VEC_LOOP:mux#20" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(13)} -pin  "VEC_LOOP:mux#20" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(14)} -pin  "VEC_LOOP:mux#20" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(15)} -pin  "VEC_LOOP:mux#20" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(16)} -pin  "VEC_LOOP:mux#20" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(17)} -pin  "VEC_LOOP:mux#20" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(18)} -pin  "VEC_LOOP:mux#20" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(19)} -pin  "VEC_LOOP:mux#20" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(20)} -pin  "VEC_LOOP:mux#20" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(21)} -pin  "VEC_LOOP:mux#20" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(22)} -pin  "VEC_LOOP:mux#20" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(23)} -pin  "VEC_LOOP:mux#20" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(24)} -pin  "VEC_LOOP:mux#20" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(25)} -pin  "VEC_LOOP:mux#20" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(26)} -pin  "VEC_LOOP:mux#20" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(27)} -pin  "VEC_LOOP:mux#20" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(28)} -pin  "VEC_LOOP:mux#20" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(29)} -pin  "VEC_LOOP:mux#20" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(30)} -pin  "VEC_LOOP:mux#20" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load net {VEC_LOOP:mux#20.itm(31)} -pin  "VEC_LOOP:mux#20" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#20.itm}
load inst "COMP_LOOP-1:factor2:not#1" "not(32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1621 -attr oid 1618 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {vec:rsci.qa_d.mxwt(32)} -pin  "COMP_LOOP-1:factor2:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "COMP_LOOP-1:factor2:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "COMP_LOOP-1:factor2:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "COMP_LOOP-1:factor2:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "COMP_LOOP-1:factor2:not#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "COMP_LOOP-1:factor2:not#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "COMP_LOOP-1:factor2:not#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "COMP_LOOP-1:factor2:not#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "COMP_LOOP-1:factor2:not#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "COMP_LOOP-1:factor2:not#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "COMP_LOOP-1:factor2:not#1" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "COMP_LOOP-1:factor2:not#1" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "COMP_LOOP-1:factor2:not#1" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "COMP_LOOP-1:factor2:not#1" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "COMP_LOOP-1:factor2:not#1" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "COMP_LOOP-1:factor2:not#1" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "COMP_LOOP-1:factor2:not#1" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "COMP_LOOP-1:factor2:not#1" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "COMP_LOOP-1:factor2:not#1" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "COMP_LOOP-1:factor2:not#1" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "COMP_LOOP-1:factor2:not#1" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "COMP_LOOP-1:factor2:not#1" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "COMP_LOOP-1:factor2:not#1" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "COMP_LOOP-1:factor2:not#1" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "COMP_LOOP-1:factor2:not#1" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "COMP_LOOP-1:factor2:not#1" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "COMP_LOOP-1:factor2:not#1" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "COMP_LOOP-1:factor2:not#1" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "COMP_LOOP-1:factor2:not#1" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "COMP_LOOP-1:factor2:not#1" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "COMP_LOOP-1:factor2:not#1" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "COMP_LOOP-1:factor2:not#1" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load inst "COMP_LOOP-3:factor2:not#1" "not(32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1622 -attr oid 1619 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP-3:factor2:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP-3:factor2:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP-3:factor2:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP-3:factor2:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP-3:factor2:not#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP-3:factor2:not#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP-3:factor2:not#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP-3:factor2:not#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP-3:factor2:not#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP-3:factor2:not#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP-3:factor2:not#1" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP-3:factor2:not#1" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP-3:factor2:not#1" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP-3:factor2:not#1" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP-3:factor2:not#1" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP-3:factor2:not#1" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP-3:factor2:not#1" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP-3:factor2:not#1" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP-3:factor2:not#1" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP-3:factor2:not#1" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP-3:factor2:not#1" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP-3:factor2:not#1" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP-3:factor2:not#1" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP-3:factor2:not#1" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP-3:factor2:not#1" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP-3:factor2:not#1" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP-3:factor2:not#1" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP-3:factor2:not#1" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP-3:factor2:not#1" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP-3:factor2:not#1" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP-3:factor2:not#1" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP-3:factor2:not#1" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load inst "VEC_LOOP:mux#21" "mux(2,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1623 -attr oid 1620 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -pin  "VEC_LOOP:mux#21" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -pin  "VEC_LOOP:mux#21" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -pin  "VEC_LOOP:mux#21" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -pin  "VEC_LOOP:mux#21" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -pin  "VEC_LOOP:mux#21" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -pin  "VEC_LOOP:mux#21" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -pin  "VEC_LOOP:mux#21" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -pin  "VEC_LOOP:mux#21" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -pin  "VEC_LOOP:mux#21" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -pin  "VEC_LOOP:mux#21" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -pin  "VEC_LOOP:mux#21" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -pin  "VEC_LOOP:mux#21" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -pin  "VEC_LOOP:mux#21" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -pin  "VEC_LOOP:mux#21" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -pin  "VEC_LOOP:mux#21" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -pin  "VEC_LOOP:mux#21" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -pin  "VEC_LOOP:mux#21" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -pin  "VEC_LOOP:mux#21" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -pin  "VEC_LOOP:mux#21" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -pin  "VEC_LOOP:mux#21" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -pin  "VEC_LOOP:mux#21" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -pin  "VEC_LOOP:mux#21" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -pin  "VEC_LOOP:mux#21" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -pin  "VEC_LOOP:mux#21" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -pin  "VEC_LOOP:mux#21" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -pin  "VEC_LOOP:mux#21" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -pin  "VEC_LOOP:mux#21" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -pin  "VEC_LOOP:mux#21" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -pin  "VEC_LOOP:mux#21" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -pin  "VEC_LOOP:mux#21" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -pin  "VEC_LOOP:mux#21" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -pin  "VEC_LOOP:mux#21" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -pin  "VEC_LOOP:mux#21" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -pin  "VEC_LOOP:mux#21" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -pin  "VEC_LOOP:mux#21" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -pin  "VEC_LOOP:mux#21" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -pin  "VEC_LOOP:mux#21" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -pin  "VEC_LOOP:mux#21" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -pin  "VEC_LOOP:mux#21" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -pin  "VEC_LOOP:mux#21" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -pin  "VEC_LOOP:mux#21" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -pin  "VEC_LOOP:mux#21" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -pin  "VEC_LOOP:mux#21" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -pin  "VEC_LOOP:mux#21" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -pin  "VEC_LOOP:mux#21" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -pin  "VEC_LOOP:mux#21" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -pin  "VEC_LOOP:mux#21" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -pin  "VEC_LOOP:mux#21" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -pin  "VEC_LOOP:mux#21" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -pin  "VEC_LOOP:mux#21" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -pin  "VEC_LOOP:mux#21" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -pin  "VEC_LOOP:mux#21" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -pin  "VEC_LOOP:mux#21" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -pin  "VEC_LOOP:mux#21" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -pin  "VEC_LOOP:mux#21" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -pin  "VEC_LOOP:mux#21" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -pin  "VEC_LOOP:mux#21" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -pin  "VEC_LOOP:mux#21" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -pin  "VEC_LOOP:mux#21" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -pin  "VEC_LOOP:mux#21" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -pin  "VEC_LOOP:mux#21" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -pin  "VEC_LOOP:mux#21" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -pin  "VEC_LOOP:mux#21" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -pin  "VEC_LOOP:mux#21" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {and#265.cse} -pin  "VEC_LOOP:mux#21" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#265.cse}
load net {VEC_LOOP:mux#21.itm(0)} -pin  "VEC_LOOP:mux#21" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(1)} -pin  "VEC_LOOP:mux#21" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(2)} -pin  "VEC_LOOP:mux#21" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(3)} -pin  "VEC_LOOP:mux#21" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(4)} -pin  "VEC_LOOP:mux#21" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(5)} -pin  "VEC_LOOP:mux#21" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(6)} -pin  "VEC_LOOP:mux#21" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(7)} -pin  "VEC_LOOP:mux#21" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(8)} -pin  "VEC_LOOP:mux#21" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(9)} -pin  "VEC_LOOP:mux#21" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(10)} -pin  "VEC_LOOP:mux#21" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(11)} -pin  "VEC_LOOP:mux#21" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(12)} -pin  "VEC_LOOP:mux#21" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(13)} -pin  "VEC_LOOP:mux#21" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(14)} -pin  "VEC_LOOP:mux#21" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(15)} -pin  "VEC_LOOP:mux#21" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(16)} -pin  "VEC_LOOP:mux#21" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(17)} -pin  "VEC_LOOP:mux#21" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(18)} -pin  "VEC_LOOP:mux#21" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(19)} -pin  "VEC_LOOP:mux#21" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(20)} -pin  "VEC_LOOP:mux#21" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(21)} -pin  "VEC_LOOP:mux#21" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(22)} -pin  "VEC_LOOP:mux#21" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(23)} -pin  "VEC_LOOP:mux#21" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(24)} -pin  "VEC_LOOP:mux#21" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(25)} -pin  "VEC_LOOP:mux#21" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(26)} -pin  "VEC_LOOP:mux#21" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(27)} -pin  "VEC_LOOP:mux#21" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(28)} -pin  "VEC_LOOP:mux#21" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(29)} -pin  "VEC_LOOP:mux#21" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(30)} -pin  "VEC_LOOP:mux#21" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load net {VEC_LOOP:mux#21.itm(31)} -pin  "VEC_LOOP:mux#21" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#21.itm}
load inst "VEC_LOOP:mux#22" "mux(2,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1624 -attr oid 1621 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#22" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#22" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#22" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#22" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#22" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#22" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#22" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#22" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#22" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#22" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#22" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#22" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#22" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#22" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#22" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#22" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#22" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#22" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#22" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#22" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#22" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#22" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#22" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#22" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#22" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#22" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#22" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#22" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#22" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#22" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#22" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#22" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#22" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#22" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#22" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#22" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#22" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#22" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#22" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#22" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#22" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#22" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#22" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#22" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#22" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#22" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#22" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#22" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#22" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#22" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#22" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#22" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#22" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#22" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#22" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#22" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#22" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#22" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#22" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#22" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#22" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#22" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#22" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#22" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {and#265.cse} -pin  "VEC_LOOP:mux#22" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#265.cse}
load net {VEC_LOOP:mux#22.itm(0)} -pin  "VEC_LOOP:mux#22" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(1)} -pin  "VEC_LOOP:mux#22" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(2)} -pin  "VEC_LOOP:mux#22" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(3)} -pin  "VEC_LOOP:mux#22" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(4)} -pin  "VEC_LOOP:mux#22" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(5)} -pin  "VEC_LOOP:mux#22" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(6)} -pin  "VEC_LOOP:mux#22" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(7)} -pin  "VEC_LOOP:mux#22" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(8)} -pin  "VEC_LOOP:mux#22" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(9)} -pin  "VEC_LOOP:mux#22" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(10)} -pin  "VEC_LOOP:mux#22" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(11)} -pin  "VEC_LOOP:mux#22" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(12)} -pin  "VEC_LOOP:mux#22" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(13)} -pin  "VEC_LOOP:mux#22" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(14)} -pin  "VEC_LOOP:mux#22" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(15)} -pin  "VEC_LOOP:mux#22" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(16)} -pin  "VEC_LOOP:mux#22" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(17)} -pin  "VEC_LOOP:mux#22" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(18)} -pin  "VEC_LOOP:mux#22" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(19)} -pin  "VEC_LOOP:mux#22" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(20)} -pin  "VEC_LOOP:mux#22" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(21)} -pin  "VEC_LOOP:mux#22" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(22)} -pin  "VEC_LOOP:mux#22" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(23)} -pin  "VEC_LOOP:mux#22" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(24)} -pin  "VEC_LOOP:mux#22" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(25)} -pin  "VEC_LOOP:mux#22" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(26)} -pin  "VEC_LOOP:mux#22" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(27)} -pin  "VEC_LOOP:mux#22" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(28)} -pin  "VEC_LOOP:mux#22" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(29)} -pin  "VEC_LOOP:mux#22" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(30)} -pin  "VEC_LOOP:mux#22" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load net {VEC_LOOP:mux#22.itm(31)} -pin  "VEC_LOOP:mux#22" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#22.itm}
load inst "VEC_LOOP:mux#23" "mux(2,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1625 -attr oid 1622 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#23" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#23" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#23" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#23" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#23" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#23" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#23" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#23" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#23" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#23" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#23" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#23" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#23" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#23" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#23" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#23" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#23" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#23" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#23" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#23" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#23" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#23" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#23" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#23" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#23" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#23" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#23" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#23" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#23" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#23" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#23" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#23" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#23" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#23" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#23" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#23" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#23" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#23" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#23" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#23" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#23" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#23" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#23" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#23" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#23" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#23" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#23" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#23" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#23" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#23" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#23" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#23" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#23" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#23" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#23" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#23" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#23" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#23" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#23" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#23" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#23" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#23" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#23" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#23" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {and#265.cse} -pin  "VEC_LOOP:mux#23" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#265.cse}
load net {VEC_LOOP:mux#23.itm(0)} -pin  "VEC_LOOP:mux#23" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(1)} -pin  "VEC_LOOP:mux#23" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(2)} -pin  "VEC_LOOP:mux#23" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(3)} -pin  "VEC_LOOP:mux#23" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(4)} -pin  "VEC_LOOP:mux#23" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(5)} -pin  "VEC_LOOP:mux#23" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(6)} -pin  "VEC_LOOP:mux#23" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(7)} -pin  "VEC_LOOP:mux#23" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(8)} -pin  "VEC_LOOP:mux#23" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(9)} -pin  "VEC_LOOP:mux#23" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(10)} -pin  "VEC_LOOP:mux#23" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(11)} -pin  "VEC_LOOP:mux#23" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(12)} -pin  "VEC_LOOP:mux#23" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(13)} -pin  "VEC_LOOP:mux#23" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(14)} -pin  "VEC_LOOP:mux#23" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(15)} -pin  "VEC_LOOP:mux#23" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(16)} -pin  "VEC_LOOP:mux#23" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(17)} -pin  "VEC_LOOP:mux#23" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(18)} -pin  "VEC_LOOP:mux#23" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(19)} -pin  "VEC_LOOP:mux#23" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(20)} -pin  "VEC_LOOP:mux#23" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(21)} -pin  "VEC_LOOP:mux#23" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(22)} -pin  "VEC_LOOP:mux#23" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(23)} -pin  "VEC_LOOP:mux#23" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(24)} -pin  "VEC_LOOP:mux#23" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(25)} -pin  "VEC_LOOP:mux#23" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(26)} -pin  "VEC_LOOP:mux#23" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(27)} -pin  "VEC_LOOP:mux#23" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(28)} -pin  "VEC_LOOP:mux#23" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(29)} -pin  "VEC_LOOP:mux#23" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(30)} -pin  "VEC_LOOP:mux#23" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load net {VEC_LOOP:mux#23.itm(31)} -pin  "VEC_LOOP:mux#23" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#23.itm}
load inst "COMP_LOOP:twiddle_f:mux" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1626 -attr oid 1623 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(13)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(13).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(13)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(13).itm}
load net {COMP_LOOP:twiddle_f:or.ssc} -pin  "COMP_LOOP:twiddle_f:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.ssc}
load net {COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1627 -attr oid 1624 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#268} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#273} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#273}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:nor#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1628 -attr oid 1625 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#68" "mux1h(5,13)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1629 -attr oid 1626 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68} -attr area 28.787836 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(13,5)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(12)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(12-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(12)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(12)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A2(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(12-0).itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#2.reg(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {reg(VEC_LOOP:acc#11.psp)#1.reg} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A3(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#9.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(12)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {A4(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#268} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {COMP_LOOP:twiddle_f:or.ssc} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {S2} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1630 -attr oid 1627 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.ssc}
load net {and.dcpl#273} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#273}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load net {COMP_LOOP:twiddle_f:mux1h#68.itm(12)} -pin  "COMP_LOOP:twiddle_f:mux1h#68" {Z(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm}
load inst "COMP_LOOP:twiddle_f:nor#2" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1631 -attr oid 1628 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#268} -pin  "COMP_LOOP:twiddle_f:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#273} -pin  "COMP_LOOP:twiddle_f:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#273}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:nor#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "COMP_LOOP:twiddle_f:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm}
load inst "COMP_LOOP:twiddle_f:and#7" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1632 -attr oid 1629 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "COMP_LOOP:twiddle_f:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#64.itm(13:3))(10).itm}
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm}
load inst "COMP_LOOP:twiddle_f:or#10" "or(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1633 -attr oid 1630 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:or#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:or#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:or#10" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {and.dcpl#280} -pin  "COMP_LOOP:twiddle_f:or#10" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#280}
load net {COMP_LOOP:twiddle_f:or#10.itm} -pin  "COMP_LOOP:twiddle_f:or#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10.itm}
load inst "COMP_LOOP:twiddle_f:or#11" "or(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1634 -attr oid 1631 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#268} -pin  "COMP_LOOP:twiddle_f:or#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:or#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {COMP_LOOP:twiddle_f:or#11.itm} -pin  "COMP_LOOP:twiddle_f:or#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#71" "mux1h(3,10)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1635 -attr oid 1632 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71} -attr area 14.464260 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(10,3)"
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#57.itm(12:2))(9-0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(14:3).sva(10:0))(10-1).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {A2(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#4.itm}
load net {COMP_LOOP:twiddle_f:or#10.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {S0} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1636 -attr oid 1633 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10.itm}
load net {COMP_LOOP:twiddle_f:or#11.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {S1} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1637 -attr oid 1634 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.itm}
load net {and.dcpl#273} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#273}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load net {COMP_LOOP:twiddle_f:mux1h#71.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#71" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" "mux(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1638 -attr oid 1635 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#7(12:2))(0).itm}
load net {COMP_LOOP:k(14:3).sva(10:0)(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(1).itm}
load net {and.dcpl#273} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#273}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load inst "COMP_LOOP:twiddle_f:nor#3" "nor(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1639 -attr oid 1636 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3.itm}
load inst "COMP_LOOP:twiddle_f:and#8" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1640 -attr oid 1637 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm} -pin  "COMP_LOOP:twiddle_f:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3.itm}
load net {COMP_LOOP:twiddle_f:and#8.itm} -pin  "COMP_LOOP:twiddle_f:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8.itm}
load inst "COMP_LOOP:twiddle_f:or#8" "or(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1641 -attr oid 1638 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {COMP_LOOP:twiddle_f:and#8.itm} -pin  "COMP_LOOP:twiddle_f:or#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8.itm}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:or#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {and.dcpl#280} -pin  "COMP_LOOP:twiddle_f:or#8" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#280}
load net {COMP_LOOP:twiddle_f:or#8.itm} -pin  "COMP_LOOP:twiddle_f:or#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.itm}
load inst "COMP_LOOP:twiddle_f:nor#4" "nor(3,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1642 -attr oid 1639 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#268} -pin  "COMP_LOOP:twiddle_f:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:nor#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {COMP_LOOP:twiddle_f:nor#4.itm} -pin  "COMP_LOOP:twiddle_f:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4.itm}
load inst "COMP_LOOP:twiddle_f:and#9" "and(2,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1643 -attr oid 1640 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(14:3).sva(10:0)(0)} -pin  "COMP_LOOP:twiddle_f:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(11:1))(0).itm}
load net {COMP_LOOP:twiddle_f:nor#4.itm} -pin  "COMP_LOOP:twiddle_f:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4.itm}
load net {COMP_LOOP:twiddle_f:and#9.itm} -pin  "COMP_LOOP:twiddle_f:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" "or(4,1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1644 -attr oid 1641 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {COMP_LOOP:twiddle_f:and#9.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9.itm}
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {and.dcpl#280} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#280}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1645 -attr oid 1642 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load inst "not#221" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1646 -attr oid 1643 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#221} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#34.itm} -pin  "not#221" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#34.itm}
load net {not#221.itm} -pin  "not#221" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#221.itm}
load inst "not#60" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1647 -attr oid 1644 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#60} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#34.itm} -pin  "not#60" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#34.itm}
load net {not#60.itm} -pin  "not#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#60.itm}
load inst "not#50" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1648 -attr oid 1645 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#50} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#31.itm} -pin  "not#50" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#31.itm}
load net {not#50.itm} -pin  "not#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#50.itm}
load inst "not#46" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1649 -attr oid 1646 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#46} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "not#46" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load net {not#46.itm} -pin  "not#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#46.itm}
load inst "COMP_LOOP-2:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1650 -attr oid 1647 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#3(14)} -pin  "COMP_LOOP-2:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#3)(14)#4.itm}
load net {COMP_LOOP-2:not.itm} -pin  "COMP_LOOP-2:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not.itm}
load inst "COMP_LOOP-3:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1651 -attr oid 1648 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#3(14)} -pin  "COMP_LOOP-3:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#3)(14)#1.itm}
load net {COMP_LOOP-3:not.itm} -pin  "COMP_LOOP-3:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not.itm}
load inst "COMP_LOOP-4:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1652 -attr oid 1649 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(12)} -pin  "COMP_LOOP-4:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(12).itm}
load net {COMP_LOOP-4:not.itm} -pin  "COMP_LOOP-4:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not.itm}
load inst "COMP_LOOP-5:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1653 -attr oid 1650 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#3(14)} -pin  "COMP_LOOP-5:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#3)(14)#2.itm}
load net {COMP_LOOP-5:not.itm} -pin  "COMP_LOOP-5:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not.itm}
load inst "COMP_LOOP-6:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1654 -attr oid 1651 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#3(14)} -pin  "COMP_LOOP-6:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#3)(14)#3.itm}
load net {COMP_LOOP-6:not.itm} -pin  "COMP_LOOP-6:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not.itm}
load inst "COMP_LOOP-7:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1655 -attr oid 1652 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#3(14)} -pin  "COMP_LOOP-7:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#3)(14).itm}
load net {COMP_LOOP-7:not.itm} -pin  "COMP_LOOP-7:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not.itm}
load inst "COMP_LOOP-8:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1656 -attr oid 1653 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(11)} -pin  "COMP_LOOP-8:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(11-0)#2.itm}
load net {COMP_LOOP-8:not.itm} -pin  "COMP_LOOP-8:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not.itm}
load inst "COMP_LOOP-2:not#4" "not(14)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1657 -attr oid 1654 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(14)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-2:not#4" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-2:not#4" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-2:not#4" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-2:not#4" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-2:not#4" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-2:not#4" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-2:not#4" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-2:not#4" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-2:not#4" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-2:not#4" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-2:not#4" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-2:not#4" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(13)} -pin  "COMP_LOOP-2:not#4" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(14)} -pin  "COMP_LOOP-2:not#4" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(14-1)#2.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -pin  "COMP_LOOP-2:not#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(1)} -pin  "COMP_LOOP-2:not#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(2)} -pin  "COMP_LOOP-2:not#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(3)} -pin  "COMP_LOOP-2:not#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(4)} -pin  "COMP_LOOP-2:not#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(5)} -pin  "COMP_LOOP-2:not#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(6)} -pin  "COMP_LOOP-2:not#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(7)} -pin  "COMP_LOOP-2:not#4" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(8)} -pin  "COMP_LOOP-2:not#4" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(9)} -pin  "COMP_LOOP-2:not#4" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(10)} -pin  "COMP_LOOP-2:not#4" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(11)} -pin  "COMP_LOOP-2:not#4" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(12)} -pin  "COMP_LOOP-2:not#4" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(13)} -pin  "COMP_LOOP-2:not#4" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load inst "COMP_LOOP-1:acc" "add_ci(15,-1,15,-1,15)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1658 -attr oid 1655 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc} -attr area 15.000000 -attr delay 1.110000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(15,0,15,0,15)"
load net {GND} -pin  "COMP_LOOP-1:acc" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(0)} -pin  "COMP_LOOP-1:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(1)} -pin  "COMP_LOOP-1:acc" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(2)} -pin  "COMP_LOOP-1:acc" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(3)} -pin  "COMP_LOOP-1:acc" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(4)} -pin  "COMP_LOOP-1:acc" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(5)} -pin  "COMP_LOOP-1:acc" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(6)} -pin  "COMP_LOOP-1:acc" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(7)} -pin  "COMP_LOOP-1:acc" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(8)} -pin  "COMP_LOOP-1:acc" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(9)} -pin  "COMP_LOOP-1:acc" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(10)} -pin  "COMP_LOOP-1:acc" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {z.out#1(11)} -pin  "COMP_LOOP-1:acc" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#40.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -pin  "COMP_LOOP-1:acc" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(1)} -pin  "COMP_LOOP-1:acc" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(2)} -pin  "COMP_LOOP-1:acc" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(3)} -pin  "COMP_LOOP-1:acc" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(4)} -pin  "COMP_LOOP-1:acc" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(5)} -pin  "COMP_LOOP-1:acc" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(6)} -pin  "COMP_LOOP-1:acc" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(7)} -pin  "COMP_LOOP-1:acc" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(8)} -pin  "COMP_LOOP-1:acc" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(9)} -pin  "COMP_LOOP-1:acc" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(10)} -pin  "COMP_LOOP-1:acc" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(11)} -pin  "COMP_LOOP-1:acc" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(12)} -pin  "COMP_LOOP-1:acc" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(13)} -pin  "COMP_LOOP-1:acc" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP-1:acc" {B(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP-1:acc" {C(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {COMP_LOOP-1:acc.itm(0)} -pin  "COMP_LOOP-1:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(1)} -pin  "COMP_LOOP-1:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(2)} -pin  "COMP_LOOP-1:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(3)} -pin  "COMP_LOOP-1:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(4)} -pin  "COMP_LOOP-1:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(5)} -pin  "COMP_LOOP-1:acc" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(6)} -pin  "COMP_LOOP-1:acc" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(7)} -pin  "COMP_LOOP-1:acc" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(8)} -pin  "COMP_LOOP-1:acc" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(9)} -pin  "COMP_LOOP-1:acc" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(10)} -pin  "COMP_LOOP-1:acc" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(11)} -pin  "COMP_LOOP-1:acc" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(12)} -pin  "COMP_LOOP-1:acc" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(13)} -pin  "COMP_LOOP-1:acc" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(14)} -pin  "COMP_LOOP-1:acc" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load inst "COMP_LOOP-1:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1659 -attr oid 1656 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {COMP_LOOP-1:acc.itm(14)} -pin  "COMP_LOOP-1:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(COMP_LOOP-1:acc)(14).itm}
load net {COMP_LOOP-1:not.itm} -pin  "COMP_LOOP-1:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not.itm}
load inst "STAGE_LOOP:not" "not(1)" "INTERFACE" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1660 -attr oid 1657 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not.itm} -pin  "STAGE_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1661 -attr oid 1658 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/clk}
load port {rst} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1662 -attr oid 1659 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1663 -attr oid 1660 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1664 -attr oid 1661 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load portBus vec:rsc.adra(13:0) output 14 {vec:rsc.adra(13)} {vec:rsc.adra(12)} {vec:rsc.adra(11)} {vec:rsc.adra(10)} {vec:rsc.adra(9)} {vec:rsc.adra(8)} {vec:rsc.adra(7)} {vec:rsc.adra(6)} {vec:rsc.adra(5)} {vec:rsc.adra(4)} {vec:rsc.adra(3)} {vec:rsc.adra(2)} {vec:rsc.adra(1)} {vec:rsc.adra(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1665 -attr oid 1662 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load portBus vec:rsc.da(31:0) output 32 {vec:rsc.da(31)} {vec:rsc.da(30)} {vec:rsc.da(29)} {vec:rsc.da(28)} {vec:rsc.da(27)} {vec:rsc.da(26)} {vec:rsc.da(25)} {vec:rsc.da(24)} {vec:rsc.da(23)} {vec:rsc.da(22)} {vec:rsc.da(21)} {vec:rsc.da(20)} {vec:rsc.da(19)} {vec:rsc.da(18)} {vec:rsc.da(17)} {vec:rsc.da(16)} {vec:rsc.da(15)} {vec:rsc.da(14)} {vec:rsc.da(13)} {vec:rsc.da(12)} {vec:rsc.da(11)} {vec:rsc.da(10)} {vec:rsc.da(9)} {vec:rsc.da(8)} {vec:rsc.da(7)} {vec:rsc.da(6)} {vec:rsc.da(5)} {vec:rsc.da(4)} {vec:rsc.da(3)} {vec:rsc.da(2)} {vec:rsc.da(1)} {vec:rsc.da(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1666 -attr oid 1663 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load port {vec:rsc.wea} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1667 -attr oid 1664 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load portBus vec:rsc.qa(31:0) input 32 {vec:rsc.qa(31)} {vec:rsc.qa(30)} {vec:rsc.qa(29)} {vec:rsc.qa(28)} {vec:rsc.qa(27)} {vec:rsc.qa(26)} {vec:rsc.qa(25)} {vec:rsc.qa(24)} {vec:rsc.qa(23)} {vec:rsc.qa(22)} {vec:rsc.qa(21)} {vec:rsc.qa(20)} {vec:rsc.qa(19)} {vec:rsc.qa(18)} {vec:rsc.qa(17)} {vec:rsc.qa(16)} {vec:rsc.qa(15)} {vec:rsc.qa(14)} {vec:rsc.qa(13)} {vec:rsc.qa(12)} {vec:rsc.qa(11)} {vec:rsc.qa(10)} {vec:rsc.qa(9)} {vec:rsc.qa(8)} {vec:rsc.qa(7)} {vec:rsc.qa(6)} {vec:rsc.qa(5)} {vec:rsc.qa(4)} {vec:rsc.qa(3)} {vec:rsc.qa(2)} {vec:rsc.qa(1)} {vec:rsc.qa(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1668 -attr oid 1665 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load portBus vec:rsc.adrb(13:0) output 14 {vec:rsc.adrb(13)} {vec:rsc.adrb(12)} {vec:rsc.adrb(11)} {vec:rsc.adrb(10)} {vec:rsc.adrb(9)} {vec:rsc.adrb(8)} {vec:rsc.adrb(7)} {vec:rsc.adrb(6)} {vec:rsc.adrb(5)} {vec:rsc.adrb(4)} {vec:rsc.adrb(3)} {vec:rsc.adrb(2)} {vec:rsc.adrb(1)} {vec:rsc.adrb(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1669 -attr oid 1666 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load portBus vec:rsc.db(31:0) output 32 {vec:rsc.db(31)} {vec:rsc.db(30)} {vec:rsc.db(29)} {vec:rsc.db(28)} {vec:rsc.db(27)} {vec:rsc.db(26)} {vec:rsc.db(25)} {vec:rsc.db(24)} {vec:rsc.db(23)} {vec:rsc.db(22)} {vec:rsc.db(21)} {vec:rsc.db(20)} {vec:rsc.db(19)} {vec:rsc.db(18)} {vec:rsc.db(17)} {vec:rsc.db(16)} {vec:rsc.db(15)} {vec:rsc.db(14)} {vec:rsc.db(13)} {vec:rsc.db(12)} {vec:rsc.db(11)} {vec:rsc.db(10)} {vec:rsc.db(9)} {vec:rsc.db(8)} {vec:rsc.db(7)} {vec:rsc.db(6)} {vec:rsc.db(5)} {vec:rsc.db(4)} {vec:rsc.db(3)} {vec:rsc.db(2)} {vec:rsc.db(1)} {vec:rsc.db(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1670 -attr oid 1667 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load port {vec:rsc.web} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1671 -attr oid 1668 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load portBus vec:rsc.qb(31:0) input 32 {vec:rsc.qb(31)} {vec:rsc.qb(30)} {vec:rsc.qb(29)} {vec:rsc.qb(28)} {vec:rsc.qb(27)} {vec:rsc.qb(26)} {vec:rsc.qb(25)} {vec:rsc.qb(24)} {vec:rsc.qb(23)} {vec:rsc.qb(22)} {vec:rsc.qb(21)} {vec:rsc.qb(20)} {vec:rsc.qb(19)} {vec:rsc.qb(18)} {vec:rsc.qb(17)} {vec:rsc.qb(16)} {vec:rsc.qb(15)} {vec:rsc.qb(14)} {vec:rsc.qb(13)} {vec:rsc.qb(12)} {vec:rsc.qb(11)} {vec:rsc.qb(10)} {vec:rsc.qb(9)} {vec:rsc.qb(8)} {vec:rsc.qb(7)} {vec:rsc.qb(6)} {vec:rsc.qb(5)} {vec:rsc.qb(4)} {vec:rsc.qb(3)} {vec:rsc.qb(2)} {vec:rsc.qb(1)} {vec:rsc.qb(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1672 -attr oid 1669 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1673 -attr oid 1670 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1674 -attr oid 1671 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1675 -attr oid 1672 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load portBus r:rsc.dat(31:0) input 32 {r:rsc.dat(31)} {r:rsc.dat(30)} {r:rsc.dat(29)} {r:rsc.dat(28)} {r:rsc.dat(27)} {r:rsc.dat(26)} {r:rsc.dat(25)} {r:rsc.dat(24)} {r:rsc.dat(23)} {r:rsc.dat(22)} {r:rsc.dat(21)} {r:rsc.dat(20)} {r:rsc.dat(19)} {r:rsc.dat(18)} {r:rsc.dat(17)} {r:rsc.dat(16)} {r:rsc.dat(15)} {r:rsc.dat(14)} {r:rsc.dat(13)} {r:rsc.dat(12)} {r:rsc.dat(11)} {r:rsc.dat(10)} {r:rsc.dat(9)} {r:rsc.dat(8)} {r:rsc.dat(7)} {r:rsc.dat(6)} {r:rsc.dat(5)} {r:rsc.dat(4)} {r:rsc.dat(3)} {r:rsc.dat(2)} {r:rsc.dat(1)} {r:rsc.dat(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1676 -attr oid 1673 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1677 -attr oid 1674 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load portBus twiddle:rsc.adra(13:0) output 14 {twiddle:rsc.adra(13)} {twiddle:rsc.adra(12)} {twiddle:rsc.adra(11)} {twiddle:rsc.adra(10)} {twiddle:rsc.adra(9)} {twiddle:rsc.adra(8)} {twiddle:rsc.adra(7)} {twiddle:rsc.adra(6)} {twiddle:rsc.adra(5)} {twiddle:rsc.adra(4)} {twiddle:rsc.adra(3)} {twiddle:rsc.adra(2)} {twiddle:rsc.adra(1)} {twiddle:rsc.adra(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1678 -attr oid 1675 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load portBus twiddle:rsc.da(31:0) output 32 {twiddle:rsc.da(31)} {twiddle:rsc.da(30)} {twiddle:rsc.da(29)} {twiddle:rsc.da(28)} {twiddle:rsc.da(27)} {twiddle:rsc.da(26)} {twiddle:rsc.da(25)} {twiddle:rsc.da(24)} {twiddle:rsc.da(23)} {twiddle:rsc.da(22)} {twiddle:rsc.da(21)} {twiddle:rsc.da(20)} {twiddle:rsc.da(19)} {twiddle:rsc.da(18)} {twiddle:rsc.da(17)} {twiddle:rsc.da(16)} {twiddle:rsc.da(15)} {twiddle:rsc.da(14)} {twiddle:rsc.da(13)} {twiddle:rsc.da(12)} {twiddle:rsc.da(11)} {twiddle:rsc.da(10)} {twiddle:rsc.da(9)} {twiddle:rsc.da(8)} {twiddle:rsc.da(7)} {twiddle:rsc.da(6)} {twiddle:rsc.da(5)} {twiddle:rsc.da(4)} {twiddle:rsc.da(3)} {twiddle:rsc.da(2)} {twiddle:rsc.da(1)} {twiddle:rsc.da(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1679 -attr oid 1676 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load port {twiddle:rsc.wea} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1680 -attr oid 1677 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.wea}
load portBus twiddle:rsc.qa(31:0) input 32 {twiddle:rsc.qa(31)} {twiddle:rsc.qa(30)} {twiddle:rsc.qa(29)} {twiddle:rsc.qa(28)} {twiddle:rsc.qa(27)} {twiddle:rsc.qa(26)} {twiddle:rsc.qa(25)} {twiddle:rsc.qa(24)} {twiddle:rsc.qa(23)} {twiddle:rsc.qa(22)} {twiddle:rsc.qa(21)} {twiddle:rsc.qa(20)} {twiddle:rsc.qa(19)} {twiddle:rsc.qa(18)} {twiddle:rsc.qa(17)} {twiddle:rsc.qa(16)} {twiddle:rsc.qa(15)} {twiddle:rsc.qa(14)} {twiddle:rsc.qa(13)} {twiddle:rsc.qa(12)} {twiddle:rsc.qa(11)} {twiddle:rsc.qa(10)} {twiddle:rsc.qa(9)} {twiddle:rsc.qa(8)} {twiddle:rsc.qa(7)} {twiddle:rsc.qa(6)} {twiddle:rsc.qa(5)} {twiddle:rsc.qa(4)} {twiddle:rsc.qa(3)} {twiddle:rsc.qa(2)} {twiddle:rsc.qa(1)} {twiddle:rsc.qa(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1681 -attr oid 1678 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load portBus twiddle:rsc.adrb(13:0) output 14 {twiddle:rsc.adrb(13)} {twiddle:rsc.adrb(12)} {twiddle:rsc.adrb(11)} {twiddle:rsc.adrb(10)} {twiddle:rsc.adrb(9)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1682 -attr oid 1679 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load portBus twiddle:rsc.db(31:0) output 32 {twiddle:rsc.db(31)} {twiddle:rsc.db(30)} {twiddle:rsc.db(29)} {twiddle:rsc.db(28)} {twiddle:rsc.db(27)} {twiddle:rsc.db(26)} {twiddle:rsc.db(25)} {twiddle:rsc.db(24)} {twiddle:rsc.db(23)} {twiddle:rsc.db(22)} {twiddle:rsc.db(21)} {twiddle:rsc.db(20)} {twiddle:rsc.db(19)} {twiddle:rsc.db(18)} {twiddle:rsc.db(17)} {twiddle:rsc.db(16)} {twiddle:rsc.db(15)} {twiddle:rsc.db(14)} {twiddle:rsc.db(13)} {twiddle:rsc.db(12)} {twiddle:rsc.db(11)} {twiddle:rsc.db(10)} {twiddle:rsc.db(9)} {twiddle:rsc.db(8)} {twiddle:rsc.db(7)} {twiddle:rsc.db(6)} {twiddle:rsc.db(5)} {twiddle:rsc.db(4)} {twiddle:rsc.db(3)} {twiddle:rsc.db(2)} {twiddle:rsc.db(1)} {twiddle:rsc.db(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1683 -attr oid 1680 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load port {twiddle:rsc.web} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1684 -attr oid 1681 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.web}
load portBus twiddle:rsc.qb(31:0) input 32 {twiddle:rsc.qb(31)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1685 -attr oid 1682 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1686 -attr oid 1683 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load portBus twiddle_h:rsc.adra(13:0) output 14 {twiddle_h:rsc.adra(13)} {twiddle_h:rsc.adra(12)} {twiddle_h:rsc.adra(11)} {twiddle_h:rsc.adra(10)} {twiddle_h:rsc.adra(9)} {twiddle_h:rsc.adra(8)} {twiddle_h:rsc.adra(7)} {twiddle_h:rsc.adra(6)} {twiddle_h:rsc.adra(5)} {twiddle_h:rsc.adra(4)} {twiddle_h:rsc.adra(3)} {twiddle_h:rsc.adra(2)} {twiddle_h:rsc.adra(1)} {twiddle_h:rsc.adra(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1687 -attr oid 1684 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load portBus twiddle_h:rsc.da(31:0) output 32 {twiddle_h:rsc.da(31)} {twiddle_h:rsc.da(30)} {twiddle_h:rsc.da(29)} {twiddle_h:rsc.da(28)} {twiddle_h:rsc.da(27)} {twiddle_h:rsc.da(26)} {twiddle_h:rsc.da(25)} {twiddle_h:rsc.da(24)} {twiddle_h:rsc.da(23)} {twiddle_h:rsc.da(22)} {twiddle_h:rsc.da(21)} {twiddle_h:rsc.da(20)} {twiddle_h:rsc.da(19)} {twiddle_h:rsc.da(18)} {twiddle_h:rsc.da(17)} {twiddle_h:rsc.da(16)} {twiddle_h:rsc.da(15)} {twiddle_h:rsc.da(14)} {twiddle_h:rsc.da(13)} {twiddle_h:rsc.da(12)} {twiddle_h:rsc.da(11)} {twiddle_h:rsc.da(10)} {twiddle_h:rsc.da(9)} {twiddle_h:rsc.da(8)} {twiddle_h:rsc.da(7)} {twiddle_h:rsc.da(6)} {twiddle_h:rsc.da(5)} {twiddle_h:rsc.da(4)} {twiddle_h:rsc.da(3)} {twiddle_h:rsc.da(2)} {twiddle_h:rsc.da(1)} {twiddle_h:rsc.da(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1688 -attr oid 1685 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load port {twiddle_h:rsc.wea} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1689 -attr oid 1686 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.wea}
load portBus twiddle_h:rsc.qa(31:0) input 32 {twiddle_h:rsc.qa(31)} {twiddle_h:rsc.qa(30)} {twiddle_h:rsc.qa(29)} {twiddle_h:rsc.qa(28)} {twiddle_h:rsc.qa(27)} {twiddle_h:rsc.qa(26)} {twiddle_h:rsc.qa(25)} {twiddle_h:rsc.qa(24)} {twiddle_h:rsc.qa(23)} {twiddle_h:rsc.qa(22)} {twiddle_h:rsc.qa(21)} {twiddle_h:rsc.qa(20)} {twiddle_h:rsc.qa(19)} {twiddle_h:rsc.qa(18)} {twiddle_h:rsc.qa(17)} {twiddle_h:rsc.qa(16)} {twiddle_h:rsc.qa(15)} {twiddle_h:rsc.qa(14)} {twiddle_h:rsc.qa(13)} {twiddle_h:rsc.qa(12)} {twiddle_h:rsc.qa(11)} {twiddle_h:rsc.qa(10)} {twiddle_h:rsc.qa(9)} {twiddle_h:rsc.qa(8)} {twiddle_h:rsc.qa(7)} {twiddle_h:rsc.qa(6)} {twiddle_h:rsc.qa(5)} {twiddle_h:rsc.qa(4)} {twiddle_h:rsc.qa(3)} {twiddle_h:rsc.qa(2)} {twiddle_h:rsc.qa(1)} {twiddle_h:rsc.qa(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1690 -attr oid 1687 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load portBus twiddle_h:rsc.adrb(13:0) output 14 {twiddle_h:rsc.adrb(13)} {twiddle_h:rsc.adrb(12)} {twiddle_h:rsc.adrb(11)} {twiddle_h:rsc.adrb(10)} {twiddle_h:rsc.adrb(9)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1691 -attr oid 1688 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load portBus twiddle_h:rsc.db(31:0) output 32 {twiddle_h:rsc.db(31)} {twiddle_h:rsc.db(30)} {twiddle_h:rsc.db(29)} {twiddle_h:rsc.db(28)} {twiddle_h:rsc.db(27)} {twiddle_h:rsc.db(26)} {twiddle_h:rsc.db(25)} {twiddle_h:rsc.db(24)} {twiddle_h:rsc.db(23)} {twiddle_h:rsc.db(22)} {twiddle_h:rsc.db(21)} {twiddle_h:rsc.db(20)} {twiddle_h:rsc.db(19)} {twiddle_h:rsc.db(18)} {twiddle_h:rsc.db(17)} {twiddle_h:rsc.db(16)} {twiddle_h:rsc.db(15)} {twiddle_h:rsc.db(14)} {twiddle_h:rsc.db(13)} {twiddle_h:rsc.db(12)} {twiddle_h:rsc.db(11)} {twiddle_h:rsc.db(10)} {twiddle_h:rsc.db(9)} {twiddle_h:rsc.db(8)} {twiddle_h:rsc.db(7)} {twiddle_h:rsc.db(6)} {twiddle_h:rsc.db(5)} {twiddle_h:rsc.db(4)} {twiddle_h:rsc.db(3)} {twiddle_h:rsc.db(2)} {twiddle_h:rsc.db(1)} {twiddle_h:rsc.db(0)} -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1692 -attr oid 1689 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load port {twiddle_h:rsc.web} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1693 -attr oid 1690 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.web}
load portBus twiddle_h:rsc.qb(31:0) input 32 {twiddle_h:rsc.qb(31)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(0)} -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1694 -attr oid 1691 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1695 -attr oid 1692 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1696 -attr oid 1693 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1697 -attr oid 1694 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(13:0) output 14 {adrb(13)} {adrb(12)} {adrb(11)} {adrb(10)} {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(13:0) output 14 {adra(13)} {adra(12)} {adra(11)} {adra(10)} {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(27:0) input 28 {adra_d(27)} {adra_d(26)} {adra_d(25)} {adra_d(24)} {adra_d(23)} {adra_d(22)} {adra_d(21)} {adra_d(20)} {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(13:0) output 14 {adrb(13)} {adrb(12)} {adrb(11)} {adrb(10)} {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(13:0) output 14 {adra(13)} {adra(12)} {adra(11)} {adra(10)} {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(27:0) input 28 {adra_d(27)} {adra_d(26)} {adra_d(25)} {adra_d(24)} {adra_d(23)} {adra_d(22)} {adra_d(21)} {adra_d(20)} {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(13:0) output 14 {adrb(13)} {adrb(12)} {adrb(11)} {adrb(10)} {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(13:0) output 14 {adra(13)} {adra(12)} {adra(11)} {adra(10)} {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(27:0) input 28 {adra_d(27)} {adra_d(26)} {adra_d(25)} {adra_d(24)} {adra_d(23)} {adra_d(22)} {adra_d(21)} {adra_d(20)} {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {vec:rsc.triosy.lz} output \
     portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} \
     port {p:rsc.triosy.lz} output \
     port {r:rsc.triosy.lz} output \
     port {twiddle:rsc.triosy.lz} output \
     port {twiddle_h:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     portBus vec:rsci.adra_d(27:0) output 28 {vec:rsci.adra_d(27)} {vec:rsci.adra_d(26)} {vec:rsci.adra_d(25)} {vec:rsci.adra_d(24)} {vec:rsci.adra_d(23)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     portBus twiddle:rsci.adra_d(13:0) output 14 {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} \
     portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus twiddle_h:rsci.adra_d(13:0) output 14 {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} \
     portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \

load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load net {vec:rsci.adra_d(20)} -attr vt d
load net {vec:rsci.adra_d(21)} -attr vt d
load net {vec:rsci.adra_d(22)} -attr vt d
load net {vec:rsci.adra_d(23)} -attr vt d
load net {vec:rsci.adra_d(24)} -attr vt d
load net {vec:rsci.adra_d(25)} -attr vt d
load net {vec:rsci.adra_d(26)} -attr vt d
load net {vec:rsci.adra_d(27)} -attr vt d
load netBundle {vec:rsci.adra_d} 28 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(23)} {vec:rsci.adra_d(24)} {vec:rsci.adra_d(25)} {vec:rsci.adra_d(26)} {vec:rsci.adra_d(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1698 -attr oid 1695 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1699 -attr oid 1696 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1700 -attr oid 1697 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1701 -attr oid 1698 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1702 -attr oid 1699 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1703 -attr oid 1700 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 14 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1704 -attr oid 1701 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1705 -attr oid 1702 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1706 -attr oid 1703 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 14 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1707 -attr oid 1704 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1708 -attr oid 1705 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1709 -attr oid 1706 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {VEC_LOOP:conc#12.itm(0)} -attr vt d
load net {VEC_LOOP:conc#12.itm(1)} -attr vt d
load net {VEC_LOOP:conc#12.itm(2)} -attr vt d
load net {VEC_LOOP:conc#12.itm(3)} -attr vt d
load net {VEC_LOOP:conc#12.itm(4)} -attr vt d
load net {VEC_LOOP:conc#12.itm(5)} -attr vt d
load net {VEC_LOOP:conc#12.itm(6)} -attr vt d
load net {VEC_LOOP:conc#12.itm(7)} -attr vt d
load net {VEC_LOOP:conc#12.itm(8)} -attr vt d
load net {VEC_LOOP:conc#12.itm(9)} -attr vt d
load net {VEC_LOOP:conc#12.itm(10)} -attr vt d
load net {VEC_LOOP:conc#12.itm(11)} -attr vt d
load net {VEC_LOOP:conc#12.itm(12)} -attr vt d
load net {VEC_LOOP:conc#12.itm(13)} -attr vt d
load net {VEC_LOOP:conc#12.itm(14)} -attr vt d
load net {VEC_LOOP:conc#12.itm(15)} -attr vt d
load net {VEC_LOOP:conc#12.itm(16)} -attr vt d
load net {VEC_LOOP:conc#12.itm(17)} -attr vt d
load net {VEC_LOOP:conc#12.itm(18)} -attr vt d
load net {VEC_LOOP:conc#12.itm(19)} -attr vt d
load net {VEC_LOOP:conc#12.itm(20)} -attr vt d
load net {VEC_LOOP:conc#12.itm(21)} -attr vt d
load net {VEC_LOOP:conc#12.itm(22)} -attr vt d
load net {VEC_LOOP:conc#12.itm(23)} -attr vt d
load net {VEC_LOOP:conc#12.itm(24)} -attr vt d
load net {VEC_LOOP:conc#12.itm(25)} -attr vt d
load net {VEC_LOOP:conc#12.itm(26)} -attr vt d
load net {VEC_LOOP:conc#12.itm(27)} -attr vt d
load net {VEC_LOOP:conc#12.itm(28)} -attr vt d
load net {VEC_LOOP:conc#12.itm(29)} -attr vt d
load net {VEC_LOOP:conc#12.itm(30)} -attr vt d
load net {VEC_LOOP:conc#12.itm(31)} -attr vt d
load net {VEC_LOOP:conc#12.itm(32)} -attr vt d
load net {VEC_LOOP:conc#12.itm(33)} -attr vt d
load net {VEC_LOOP:conc#12.itm(34)} -attr vt d
load net {VEC_LOOP:conc#12.itm(35)} -attr vt d
load net {VEC_LOOP:conc#12.itm(36)} -attr vt d
load net {VEC_LOOP:conc#12.itm(37)} -attr vt d
load net {VEC_LOOP:conc#12.itm(38)} -attr vt d
load net {VEC_LOOP:conc#12.itm(39)} -attr vt d
load net {VEC_LOOP:conc#12.itm(40)} -attr vt d
load net {VEC_LOOP:conc#12.itm(41)} -attr vt d
load net {VEC_LOOP:conc#12.itm(42)} -attr vt d
load net {VEC_LOOP:conc#12.itm(43)} -attr vt d
load net {VEC_LOOP:conc#12.itm(44)} -attr vt d
load net {VEC_LOOP:conc#12.itm(45)} -attr vt d
load net {VEC_LOOP:conc#12.itm(46)} -attr vt d
load net {VEC_LOOP:conc#12.itm(47)} -attr vt d
load net {VEC_LOOP:conc#12.itm(48)} -attr vt d
load net {VEC_LOOP:conc#12.itm(49)} -attr vt d
load net {VEC_LOOP:conc#12.itm(50)} -attr vt d
load net {VEC_LOOP:conc#12.itm(51)} -attr vt d
load net {VEC_LOOP:conc#12.itm(52)} -attr vt d
load net {VEC_LOOP:conc#12.itm(53)} -attr vt d
load net {VEC_LOOP:conc#12.itm(54)} -attr vt d
load net {VEC_LOOP:conc#12.itm(55)} -attr vt d
load net {VEC_LOOP:conc#12.itm(56)} -attr vt d
load net {VEC_LOOP:conc#12.itm(57)} -attr vt d
load net {VEC_LOOP:conc#12.itm(58)} -attr vt d
load net {VEC_LOOP:conc#12.itm(59)} -attr vt d
load net {VEC_LOOP:conc#12.itm(60)} -attr vt d
load net {VEC_LOOP:conc#12.itm(61)} -attr vt d
load net {VEC_LOOP:conc#12.itm(62)} -attr vt d
load net {VEC_LOOP:conc#12.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#12.itm} 64 {VEC_LOOP:conc#12.itm(0)} {VEC_LOOP:conc#12.itm(1)} {VEC_LOOP:conc#12.itm(2)} {VEC_LOOP:conc#12.itm(3)} {VEC_LOOP:conc#12.itm(4)} {VEC_LOOP:conc#12.itm(5)} {VEC_LOOP:conc#12.itm(6)} {VEC_LOOP:conc#12.itm(7)} {VEC_LOOP:conc#12.itm(8)} {VEC_LOOP:conc#12.itm(9)} {VEC_LOOP:conc#12.itm(10)} {VEC_LOOP:conc#12.itm(11)} {VEC_LOOP:conc#12.itm(12)} {VEC_LOOP:conc#12.itm(13)} {VEC_LOOP:conc#12.itm(14)} {VEC_LOOP:conc#12.itm(15)} {VEC_LOOP:conc#12.itm(16)} {VEC_LOOP:conc#12.itm(17)} {VEC_LOOP:conc#12.itm(18)} {VEC_LOOP:conc#12.itm(19)} {VEC_LOOP:conc#12.itm(20)} {VEC_LOOP:conc#12.itm(21)} {VEC_LOOP:conc#12.itm(22)} {VEC_LOOP:conc#12.itm(23)} {VEC_LOOP:conc#12.itm(24)} {VEC_LOOP:conc#12.itm(25)} {VEC_LOOP:conc#12.itm(26)} {VEC_LOOP:conc#12.itm(27)} {VEC_LOOP:conc#12.itm(28)} {VEC_LOOP:conc#12.itm(29)} {VEC_LOOP:conc#12.itm(30)} {VEC_LOOP:conc#12.itm(31)} {VEC_LOOP:conc#12.itm(32)} {VEC_LOOP:conc#12.itm(33)} {VEC_LOOP:conc#12.itm(34)} {VEC_LOOP:conc#12.itm(35)} {VEC_LOOP:conc#12.itm(36)} {VEC_LOOP:conc#12.itm(37)} {VEC_LOOP:conc#12.itm(38)} {VEC_LOOP:conc#12.itm(39)} {VEC_LOOP:conc#12.itm(40)} {VEC_LOOP:conc#12.itm(41)} {VEC_LOOP:conc#12.itm(42)} {VEC_LOOP:conc#12.itm(43)} {VEC_LOOP:conc#12.itm(44)} {VEC_LOOP:conc#12.itm(45)} {VEC_LOOP:conc#12.itm(46)} {VEC_LOOP:conc#12.itm(47)} {VEC_LOOP:conc#12.itm(48)} {VEC_LOOP:conc#12.itm(49)} {VEC_LOOP:conc#12.itm(50)} {VEC_LOOP:conc#12.itm(51)} {VEC_LOOP:conc#12.itm(52)} {VEC_LOOP:conc#12.itm(53)} {VEC_LOOP:conc#12.itm(54)} {VEC_LOOP:conc#12.itm(55)} {VEC_LOOP:conc#12.itm(56)} {VEC_LOOP:conc#12.itm(57)} {VEC_LOOP:conc#12.itm(58)} {VEC_LOOP:conc#12.itm(59)} {VEC_LOOP:conc#12.itm(60)} {VEC_LOOP:conc#12.itm(61)} {VEC_LOOP:conc#12.itm(62)} {VEC_LOOP:conc#12.itm(63)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1710 -attr oid 1707 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {COMP_LOOP:twiddle_f:conc#6.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#6.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#6.itm} 28 {COMP_LOOP:twiddle_f:conc#6.itm(0)} {COMP_LOOP:twiddle_f:conc#6.itm(1)} {COMP_LOOP:twiddle_f:conc#6.itm(2)} {COMP_LOOP:twiddle_f:conc#6.itm(3)} {COMP_LOOP:twiddle_f:conc#6.itm(4)} {COMP_LOOP:twiddle_f:conc#6.itm(5)} {COMP_LOOP:twiddle_f:conc#6.itm(6)} {COMP_LOOP:twiddle_f:conc#6.itm(7)} {COMP_LOOP:twiddle_f:conc#6.itm(8)} {COMP_LOOP:twiddle_f:conc#6.itm(9)} {COMP_LOOP:twiddle_f:conc#6.itm(10)} {COMP_LOOP:twiddle_f:conc#6.itm(11)} {COMP_LOOP:twiddle_f:conc#6.itm(12)} {COMP_LOOP:twiddle_f:conc#6.itm(13)} {COMP_LOOP:twiddle_f:conc#6.itm(14)} {COMP_LOOP:twiddle_f:conc#6.itm(15)} {COMP_LOOP:twiddle_f:conc#6.itm(16)} {COMP_LOOP:twiddle_f:conc#6.itm(17)} {COMP_LOOP:twiddle_f:conc#6.itm(18)} {COMP_LOOP:twiddle_f:conc#6.itm(19)} {COMP_LOOP:twiddle_f:conc#6.itm(20)} {COMP_LOOP:twiddle_f:conc#6.itm(21)} {COMP_LOOP:twiddle_f:conc#6.itm(22)} {COMP_LOOP:twiddle_f:conc#6.itm(23)} {COMP_LOOP:twiddle_f:conc#6.itm(24)} {COMP_LOOP:twiddle_f:conc#6.itm(25)} {COMP_LOOP:twiddle_f:conc#6.itm(26)} {COMP_LOOP:twiddle_f:conc#6.itm(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1711 -attr oid 1708 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {COMP_LOOP:twiddle_help:conc#6.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#6.itm(27)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#6.itm} 28 {COMP_LOOP:twiddle_help:conc#6.itm(0)} {COMP_LOOP:twiddle_help:conc#6.itm(1)} {COMP_LOOP:twiddle_help:conc#6.itm(2)} {COMP_LOOP:twiddle_help:conc#6.itm(3)} {COMP_LOOP:twiddle_help:conc#6.itm(4)} {COMP_LOOP:twiddle_help:conc#6.itm(5)} {COMP_LOOP:twiddle_help:conc#6.itm(6)} {COMP_LOOP:twiddle_help:conc#6.itm(7)} {COMP_LOOP:twiddle_help:conc#6.itm(8)} {COMP_LOOP:twiddle_help:conc#6.itm(9)} {COMP_LOOP:twiddle_help:conc#6.itm(10)} {COMP_LOOP:twiddle_help:conc#6.itm(11)} {COMP_LOOP:twiddle_help:conc#6.itm(12)} {COMP_LOOP:twiddle_help:conc#6.itm(13)} {COMP_LOOP:twiddle_help:conc#6.itm(14)} {COMP_LOOP:twiddle_help:conc#6.itm(15)} {COMP_LOOP:twiddle_help:conc#6.itm(16)} {COMP_LOOP:twiddle_help:conc#6.itm(17)} {COMP_LOOP:twiddle_help:conc#6.itm(18)} {COMP_LOOP:twiddle_help:conc#6.itm(19)} {COMP_LOOP:twiddle_help:conc#6.itm(20)} {COMP_LOOP:twiddle_help:conc#6.itm(21)} {COMP_LOOP:twiddle_help:conc#6.itm(22)} {COMP_LOOP:twiddle_help:conc#6.itm(23)} {COMP_LOOP:twiddle_help:conc#6.itm(24)} {COMP_LOOP:twiddle_help:conc#6.itm(25)} {COMP_LOOP:twiddle_help:conc#6.itm(26)} {COMP_LOOP:twiddle_help:conc#6.itm(27)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1712 -attr oid 1709 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1713 -attr oid 1710 -attr vt d
load net {clk} -port {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1714 -attr oid 1711 -attr vt d
load net {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1715 -attr oid 1712 -attr vt d
load net {rst} -port {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1716 -attr oid 1713 -attr vt d
load net {run:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1717 -attr oid 1714 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1718 -attr oid 1715 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1719 -attr oid 1716 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1720 -attr oid 1717 -attr vt d
load net {vec:rsc.adra(0)} -attr vt d
load net {vec:rsc.adra(1)} -attr vt d
load net {vec:rsc.adra(2)} -attr vt d
load net {vec:rsc.adra(3)} -attr vt d
load net {vec:rsc.adra(4)} -attr vt d
load net {vec:rsc.adra(5)} -attr vt d
load net {vec:rsc.adra(6)} -attr vt d
load net {vec:rsc.adra(7)} -attr vt d
load net {vec:rsc.adra(8)} -attr vt d
load net {vec:rsc.adra(9)} -attr vt d
load net {vec:rsc.adra(10)} -attr vt d
load net {vec:rsc.adra(11)} -attr vt d
load net {vec:rsc.adra(12)} -attr vt d
load net {vec:rsc.adra(13)} -attr vt d
load netBundle {vec:rsc.adra} 14 {vec:rsc.adra(0)} {vec:rsc.adra(1)} {vec:rsc.adra(2)} {vec:rsc.adra(3)} {vec:rsc.adra(4)} {vec:rsc.adra(5)} {vec:rsc.adra(6)} {vec:rsc.adra(7)} {vec:rsc.adra(8)} {vec:rsc.adra(9)} {vec:rsc.adra(10)} {vec:rsc.adra(11)} {vec:rsc.adra(12)} {vec:rsc.adra(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1721 -attr oid 1718 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(0)} -port {vec:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -port {vec:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -port {vec:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -port {vec:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -port {vec:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -port {vec:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -port {vec:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -port {vec:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -port {vec:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -port {vec:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(10)} -port {vec:rsc.adra(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(11)} -port {vec:rsc.adra(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(12)} -port {vec:rsc.adra(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(13)} -port {vec:rsc.adra(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.da(0)} -attr vt d
load net {vec:rsc.da(1)} -attr vt d
load net {vec:rsc.da(2)} -attr vt d
load net {vec:rsc.da(3)} -attr vt d
load net {vec:rsc.da(4)} -attr vt d
load net {vec:rsc.da(5)} -attr vt d
load net {vec:rsc.da(6)} -attr vt d
load net {vec:rsc.da(7)} -attr vt d
load net {vec:rsc.da(8)} -attr vt d
load net {vec:rsc.da(9)} -attr vt d
load net {vec:rsc.da(10)} -attr vt d
load net {vec:rsc.da(11)} -attr vt d
load net {vec:rsc.da(12)} -attr vt d
load net {vec:rsc.da(13)} -attr vt d
load net {vec:rsc.da(14)} -attr vt d
load net {vec:rsc.da(15)} -attr vt d
load net {vec:rsc.da(16)} -attr vt d
load net {vec:rsc.da(17)} -attr vt d
load net {vec:rsc.da(18)} -attr vt d
load net {vec:rsc.da(19)} -attr vt d
load net {vec:rsc.da(20)} -attr vt d
load net {vec:rsc.da(21)} -attr vt d
load net {vec:rsc.da(22)} -attr vt d
load net {vec:rsc.da(23)} -attr vt d
load net {vec:rsc.da(24)} -attr vt d
load net {vec:rsc.da(25)} -attr vt d
load net {vec:rsc.da(26)} -attr vt d
load net {vec:rsc.da(27)} -attr vt d
load net {vec:rsc.da(28)} -attr vt d
load net {vec:rsc.da(29)} -attr vt d
load net {vec:rsc.da(30)} -attr vt d
load net {vec:rsc.da(31)} -attr vt d
load netBundle {vec:rsc.da} 32 {vec:rsc.da(0)} {vec:rsc.da(1)} {vec:rsc.da(2)} {vec:rsc.da(3)} {vec:rsc.da(4)} {vec:rsc.da(5)} {vec:rsc.da(6)} {vec:rsc.da(7)} {vec:rsc.da(8)} {vec:rsc.da(9)} {vec:rsc.da(10)} {vec:rsc.da(11)} {vec:rsc.da(12)} {vec:rsc.da(13)} {vec:rsc.da(14)} {vec:rsc.da(15)} {vec:rsc.da(16)} {vec:rsc.da(17)} {vec:rsc.da(18)} {vec:rsc.da(19)} {vec:rsc.da(20)} {vec:rsc.da(21)} {vec:rsc.da(22)} {vec:rsc.da(23)} {vec:rsc.da(24)} {vec:rsc.da(25)} {vec:rsc.da(26)} {vec:rsc.da(27)} {vec:rsc.da(28)} {vec:rsc.da(29)} {vec:rsc.da(30)} {vec:rsc.da(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1722 -attr oid 1719 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(0)} -port {vec:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -port {vec:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -port {vec:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -port {vec:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -port {vec:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -port {vec:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -port {vec:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -port {vec:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -port {vec:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -port {vec:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -port {vec:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -port {vec:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -port {vec:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -port {vec:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -port {vec:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -port {vec:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -port {vec:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -port {vec:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -port {vec:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -port {vec:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -port {vec:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -port {vec:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -port {vec:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -port {vec:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -port {vec:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -port {vec:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -port {vec:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -port {vec:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -port {vec:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -port {vec:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -port {vec:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -port {vec:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.wea} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1723 -attr oid 1720 -attr vt d
load net {vec:rsc.wea} -port {vec:rsc.wea} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1724 -attr oid 1721 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1725 -attr oid 1722 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(0)} -port {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -port {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -port {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -port {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -port {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -port {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -port {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -port {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -port {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -port {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -port {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -port {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -port {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -port {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -port {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -port {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -port {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -port {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -port {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -port {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -port {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -port {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -port {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -port {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -port {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -port {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -port {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -port {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -port {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -port {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -port {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -port {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1726 -attr oid 1723 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.adrb(0)} -attr vt d
load net {vec:rsc.adrb(1)} -attr vt d
load net {vec:rsc.adrb(2)} -attr vt d
load net {vec:rsc.adrb(3)} -attr vt d
load net {vec:rsc.adrb(4)} -attr vt d
load net {vec:rsc.adrb(5)} -attr vt d
load net {vec:rsc.adrb(6)} -attr vt d
load net {vec:rsc.adrb(7)} -attr vt d
load net {vec:rsc.adrb(8)} -attr vt d
load net {vec:rsc.adrb(9)} -attr vt d
load net {vec:rsc.adrb(10)} -attr vt d
load net {vec:rsc.adrb(11)} -attr vt d
load net {vec:rsc.adrb(12)} -attr vt d
load net {vec:rsc.adrb(13)} -attr vt d
load netBundle {vec:rsc.adrb} 14 {vec:rsc.adrb(0)} {vec:rsc.adrb(1)} {vec:rsc.adrb(2)} {vec:rsc.adrb(3)} {vec:rsc.adrb(4)} {vec:rsc.adrb(5)} {vec:rsc.adrb(6)} {vec:rsc.adrb(7)} {vec:rsc.adrb(8)} {vec:rsc.adrb(9)} {vec:rsc.adrb(10)} {vec:rsc.adrb(11)} {vec:rsc.adrb(12)} {vec:rsc.adrb(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1727 -attr oid 1724 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(0)} -port {vec:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -port {vec:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -port {vec:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -port {vec:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -port {vec:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -port {vec:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -port {vec:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -port {vec:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -port {vec:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -port {vec:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(10)} -port {vec:rsc.adrb(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(11)} -port {vec:rsc.adrb(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(12)} -port {vec:rsc.adrb(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(13)} -port {vec:rsc.adrb(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.db(0)} -attr vt d
load net {vec:rsc.db(1)} -attr vt d
load net {vec:rsc.db(2)} -attr vt d
load net {vec:rsc.db(3)} -attr vt d
load net {vec:rsc.db(4)} -attr vt d
load net {vec:rsc.db(5)} -attr vt d
load net {vec:rsc.db(6)} -attr vt d
load net {vec:rsc.db(7)} -attr vt d
load net {vec:rsc.db(8)} -attr vt d
load net {vec:rsc.db(9)} -attr vt d
load net {vec:rsc.db(10)} -attr vt d
load net {vec:rsc.db(11)} -attr vt d
load net {vec:rsc.db(12)} -attr vt d
load net {vec:rsc.db(13)} -attr vt d
load net {vec:rsc.db(14)} -attr vt d
load net {vec:rsc.db(15)} -attr vt d
load net {vec:rsc.db(16)} -attr vt d
load net {vec:rsc.db(17)} -attr vt d
load net {vec:rsc.db(18)} -attr vt d
load net {vec:rsc.db(19)} -attr vt d
load net {vec:rsc.db(20)} -attr vt d
load net {vec:rsc.db(21)} -attr vt d
load net {vec:rsc.db(22)} -attr vt d
load net {vec:rsc.db(23)} -attr vt d
load net {vec:rsc.db(24)} -attr vt d
load net {vec:rsc.db(25)} -attr vt d
load net {vec:rsc.db(26)} -attr vt d
load net {vec:rsc.db(27)} -attr vt d
load net {vec:rsc.db(28)} -attr vt d
load net {vec:rsc.db(29)} -attr vt d
load net {vec:rsc.db(30)} -attr vt d
load net {vec:rsc.db(31)} -attr vt d
load netBundle {vec:rsc.db} 32 {vec:rsc.db(0)} {vec:rsc.db(1)} {vec:rsc.db(2)} {vec:rsc.db(3)} {vec:rsc.db(4)} {vec:rsc.db(5)} {vec:rsc.db(6)} {vec:rsc.db(7)} {vec:rsc.db(8)} {vec:rsc.db(9)} {vec:rsc.db(10)} {vec:rsc.db(11)} {vec:rsc.db(12)} {vec:rsc.db(13)} {vec:rsc.db(14)} {vec:rsc.db(15)} {vec:rsc.db(16)} {vec:rsc.db(17)} {vec:rsc.db(18)} {vec:rsc.db(19)} {vec:rsc.db(20)} {vec:rsc.db(21)} {vec:rsc.db(22)} {vec:rsc.db(23)} {vec:rsc.db(24)} {vec:rsc.db(25)} {vec:rsc.db(26)} {vec:rsc.db(27)} {vec:rsc.db(28)} {vec:rsc.db(29)} {vec:rsc.db(30)} {vec:rsc.db(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1728 -attr oid 1725 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(0)} -port {vec:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -port {vec:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -port {vec:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -port {vec:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -port {vec:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -port {vec:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -port {vec:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -port {vec:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -port {vec:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -port {vec:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -port {vec:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -port {vec:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -port {vec:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -port {vec:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -port {vec:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -port {vec:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -port {vec:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -port {vec:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -port {vec:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -port {vec:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -port {vec:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -port {vec:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -port {vec:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -port {vec:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -port {vec:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -port {vec:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -port {vec:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -port {vec:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -port {vec:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -port {vec:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -port {vec:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -port {vec:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.web} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1729 -attr oid 1726 -attr vt d
load net {vec:rsc.web} -port {vec:rsc.web} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1730 -attr oid 1727 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1731 -attr oid 1728 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(0)} -port {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -port {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -port {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -port {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -port {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -port {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -port {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -port {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -port {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -port {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -port {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -port {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -port {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -port {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -port {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -port {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -port {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -port {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -port {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -port {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -port {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -port {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -port {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -port {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -port {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -port {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -port {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -port {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -port {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -port {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -port {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -port {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1732 -attr oid 1729 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1733 -attr oid 1730 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1734 -attr oid 1731 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1735 -attr oid 1732 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1736 -attr oid 1733 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1737 -attr oid 1734 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1738 -attr oid 1735 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1739 -attr oid 1736 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.dat(0)} -port {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -port {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -port {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -port {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -port {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -port {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -port {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -port {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -port {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -port {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -port {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -port {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -port {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -port {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -port {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -port {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -port {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -port {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -port {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -port {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -port {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -port {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -port {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -port {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -port {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -port {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -port {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -port {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -port {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -port {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -port {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -port {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1740 -attr oid 1737 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1741 -attr oid 1738 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1742 -attr oid 1739 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.adra(0)} -attr vt d
load net {twiddle:rsc.adra(1)} -attr vt d
load net {twiddle:rsc.adra(2)} -attr vt d
load net {twiddle:rsc.adra(3)} -attr vt d
load net {twiddle:rsc.adra(4)} -attr vt d
load net {twiddle:rsc.adra(5)} -attr vt d
load net {twiddle:rsc.adra(6)} -attr vt d
load net {twiddle:rsc.adra(7)} -attr vt d
load net {twiddle:rsc.adra(8)} -attr vt d
load net {twiddle:rsc.adra(9)} -attr vt d
load net {twiddle:rsc.adra(10)} -attr vt d
load net {twiddle:rsc.adra(11)} -attr vt d
load net {twiddle:rsc.adra(12)} -attr vt d
load net {twiddle:rsc.adra(13)} -attr vt d
load netBundle {twiddle:rsc.adra} 14 {twiddle:rsc.adra(0)} {twiddle:rsc.adra(1)} {twiddle:rsc.adra(2)} {twiddle:rsc.adra(3)} {twiddle:rsc.adra(4)} {twiddle:rsc.adra(5)} {twiddle:rsc.adra(6)} {twiddle:rsc.adra(7)} {twiddle:rsc.adra(8)} {twiddle:rsc.adra(9)} {twiddle:rsc.adra(10)} {twiddle:rsc.adra(11)} {twiddle:rsc.adra(12)} {twiddle:rsc.adra(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1743 -attr oid 1740 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(0)} -port {twiddle:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(1)} -port {twiddle:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(2)} -port {twiddle:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(3)} -port {twiddle:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(4)} -port {twiddle:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(5)} -port {twiddle:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(6)} -port {twiddle:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(7)} -port {twiddle:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(8)} -port {twiddle:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(9)} -port {twiddle:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(10)} -port {twiddle:rsc.adra(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(11)} -port {twiddle:rsc.adra(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(12)} -port {twiddle:rsc.adra(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(13)} -port {twiddle:rsc.adra(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.da(0)} -attr vt d
load net {twiddle:rsc.da(1)} -attr vt d
load net {twiddle:rsc.da(2)} -attr vt d
load net {twiddle:rsc.da(3)} -attr vt d
load net {twiddle:rsc.da(4)} -attr vt d
load net {twiddle:rsc.da(5)} -attr vt d
load net {twiddle:rsc.da(6)} -attr vt d
load net {twiddle:rsc.da(7)} -attr vt d
load net {twiddle:rsc.da(8)} -attr vt d
load net {twiddle:rsc.da(9)} -attr vt d
load net {twiddle:rsc.da(10)} -attr vt d
load net {twiddle:rsc.da(11)} -attr vt d
load net {twiddle:rsc.da(12)} -attr vt d
load net {twiddle:rsc.da(13)} -attr vt d
load net {twiddle:rsc.da(14)} -attr vt d
load net {twiddle:rsc.da(15)} -attr vt d
load net {twiddle:rsc.da(16)} -attr vt d
load net {twiddle:rsc.da(17)} -attr vt d
load net {twiddle:rsc.da(18)} -attr vt d
load net {twiddle:rsc.da(19)} -attr vt d
load net {twiddle:rsc.da(20)} -attr vt d
load net {twiddle:rsc.da(21)} -attr vt d
load net {twiddle:rsc.da(22)} -attr vt d
load net {twiddle:rsc.da(23)} -attr vt d
load net {twiddle:rsc.da(24)} -attr vt d
load net {twiddle:rsc.da(25)} -attr vt d
load net {twiddle:rsc.da(26)} -attr vt d
load net {twiddle:rsc.da(27)} -attr vt d
load net {twiddle:rsc.da(28)} -attr vt d
load net {twiddle:rsc.da(29)} -attr vt d
load net {twiddle:rsc.da(30)} -attr vt d
load net {twiddle:rsc.da(31)} -attr vt d
load netBundle {twiddle:rsc.da} 32 {twiddle:rsc.da(0)} {twiddle:rsc.da(1)} {twiddle:rsc.da(2)} {twiddle:rsc.da(3)} {twiddle:rsc.da(4)} {twiddle:rsc.da(5)} {twiddle:rsc.da(6)} {twiddle:rsc.da(7)} {twiddle:rsc.da(8)} {twiddle:rsc.da(9)} {twiddle:rsc.da(10)} {twiddle:rsc.da(11)} {twiddle:rsc.da(12)} {twiddle:rsc.da(13)} {twiddle:rsc.da(14)} {twiddle:rsc.da(15)} {twiddle:rsc.da(16)} {twiddle:rsc.da(17)} {twiddle:rsc.da(18)} {twiddle:rsc.da(19)} {twiddle:rsc.da(20)} {twiddle:rsc.da(21)} {twiddle:rsc.da(22)} {twiddle:rsc.da(23)} {twiddle:rsc.da(24)} {twiddle:rsc.da(25)} {twiddle:rsc.da(26)} {twiddle:rsc.da(27)} {twiddle:rsc.da(28)} {twiddle:rsc.da(29)} {twiddle:rsc.da(30)} {twiddle:rsc.da(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1744 -attr oid 1741 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(0)} -port {twiddle:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(1)} -port {twiddle:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(2)} -port {twiddle:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(3)} -port {twiddle:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(4)} -port {twiddle:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(5)} -port {twiddle:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(6)} -port {twiddle:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(7)} -port {twiddle:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(8)} -port {twiddle:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(9)} -port {twiddle:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(10)} -port {twiddle:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(11)} -port {twiddle:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(12)} -port {twiddle:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(13)} -port {twiddle:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(14)} -port {twiddle:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(15)} -port {twiddle:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(16)} -port {twiddle:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(17)} -port {twiddle:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(18)} -port {twiddle:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(19)} -port {twiddle:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(20)} -port {twiddle:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(21)} -port {twiddle:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(22)} -port {twiddle:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(23)} -port {twiddle:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(24)} -port {twiddle:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(25)} -port {twiddle:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(26)} -port {twiddle:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(27)} -port {twiddle:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(28)} -port {twiddle:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(29)} -port {twiddle:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(30)} -port {twiddle:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(31)} -port {twiddle:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.wea} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1745 -attr oid 1742 -attr vt d
load net {twiddle:rsc.wea} -port {twiddle:rsc.wea} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1746 -attr oid 1743 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.wea}
load net {twiddle:rsc.qa(0)} -attr vt d
load net {twiddle:rsc.qa(1)} -attr vt d
load net {twiddle:rsc.qa(2)} -attr vt d
load net {twiddle:rsc.qa(3)} -attr vt d
load net {twiddle:rsc.qa(4)} -attr vt d
load net {twiddle:rsc.qa(5)} -attr vt d
load net {twiddle:rsc.qa(6)} -attr vt d
load net {twiddle:rsc.qa(7)} -attr vt d
load net {twiddle:rsc.qa(8)} -attr vt d
load net {twiddle:rsc.qa(9)} -attr vt d
load net {twiddle:rsc.qa(10)} -attr vt d
load net {twiddle:rsc.qa(11)} -attr vt d
load net {twiddle:rsc.qa(12)} -attr vt d
load net {twiddle:rsc.qa(13)} -attr vt d
load net {twiddle:rsc.qa(14)} -attr vt d
load net {twiddle:rsc.qa(15)} -attr vt d
load net {twiddle:rsc.qa(16)} -attr vt d
load net {twiddle:rsc.qa(17)} -attr vt d
load net {twiddle:rsc.qa(18)} -attr vt d
load net {twiddle:rsc.qa(19)} -attr vt d
load net {twiddle:rsc.qa(20)} -attr vt d
load net {twiddle:rsc.qa(21)} -attr vt d
load net {twiddle:rsc.qa(22)} -attr vt d
load net {twiddle:rsc.qa(23)} -attr vt d
load net {twiddle:rsc.qa(24)} -attr vt d
load net {twiddle:rsc.qa(25)} -attr vt d
load net {twiddle:rsc.qa(26)} -attr vt d
load net {twiddle:rsc.qa(27)} -attr vt d
load net {twiddle:rsc.qa(28)} -attr vt d
load net {twiddle:rsc.qa(29)} -attr vt d
load net {twiddle:rsc.qa(30)} -attr vt d
load net {twiddle:rsc.qa(31)} -attr vt d
load netBundle {twiddle:rsc.qa} 32 {twiddle:rsc.qa(0)} {twiddle:rsc.qa(1)} {twiddle:rsc.qa(2)} {twiddle:rsc.qa(3)} {twiddle:rsc.qa(4)} {twiddle:rsc.qa(5)} {twiddle:rsc.qa(6)} {twiddle:rsc.qa(7)} {twiddle:rsc.qa(8)} {twiddle:rsc.qa(9)} {twiddle:rsc.qa(10)} {twiddle:rsc.qa(11)} {twiddle:rsc.qa(12)} {twiddle:rsc.qa(13)} {twiddle:rsc.qa(14)} {twiddle:rsc.qa(15)} {twiddle:rsc.qa(16)} {twiddle:rsc.qa(17)} {twiddle:rsc.qa(18)} {twiddle:rsc.qa(19)} {twiddle:rsc.qa(20)} {twiddle:rsc.qa(21)} {twiddle:rsc.qa(22)} {twiddle:rsc.qa(23)} {twiddle:rsc.qa(24)} {twiddle:rsc.qa(25)} {twiddle:rsc.qa(26)} {twiddle:rsc.qa(27)} {twiddle:rsc.qa(28)} {twiddle:rsc.qa(29)} {twiddle:rsc.qa(30)} {twiddle:rsc.qa(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1747 -attr oid 1744 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(0)} -port {twiddle:rsc.qa(0)} -attr vt d
load net {twiddle:rsc.qa(1)} -port {twiddle:rsc.qa(1)} -attr vt d
load net {twiddle:rsc.qa(2)} -port {twiddle:rsc.qa(2)} -attr vt d
load net {twiddle:rsc.qa(3)} -port {twiddle:rsc.qa(3)} -attr vt d
load net {twiddle:rsc.qa(4)} -port {twiddle:rsc.qa(4)} -attr vt d
load net {twiddle:rsc.qa(5)} -port {twiddle:rsc.qa(5)} -attr vt d
load net {twiddle:rsc.qa(6)} -port {twiddle:rsc.qa(6)} -attr vt d
load net {twiddle:rsc.qa(7)} -port {twiddle:rsc.qa(7)} -attr vt d
load net {twiddle:rsc.qa(8)} -port {twiddle:rsc.qa(8)} -attr vt d
load net {twiddle:rsc.qa(9)} -port {twiddle:rsc.qa(9)} -attr vt d
load net {twiddle:rsc.qa(10)} -port {twiddle:rsc.qa(10)} -attr vt d
load net {twiddle:rsc.qa(11)} -port {twiddle:rsc.qa(11)} -attr vt d
load net {twiddle:rsc.qa(12)} -port {twiddle:rsc.qa(12)} -attr vt d
load net {twiddle:rsc.qa(13)} -port {twiddle:rsc.qa(13)} -attr vt d
load net {twiddle:rsc.qa(14)} -port {twiddle:rsc.qa(14)} -attr vt d
load net {twiddle:rsc.qa(15)} -port {twiddle:rsc.qa(15)} -attr vt d
load net {twiddle:rsc.qa(16)} -port {twiddle:rsc.qa(16)} -attr vt d
load net {twiddle:rsc.qa(17)} -port {twiddle:rsc.qa(17)} -attr vt d
load net {twiddle:rsc.qa(18)} -port {twiddle:rsc.qa(18)} -attr vt d
load net {twiddle:rsc.qa(19)} -port {twiddle:rsc.qa(19)} -attr vt d
load net {twiddle:rsc.qa(20)} -port {twiddle:rsc.qa(20)} -attr vt d
load net {twiddle:rsc.qa(21)} -port {twiddle:rsc.qa(21)} -attr vt d
load net {twiddle:rsc.qa(22)} -port {twiddle:rsc.qa(22)} -attr vt d
load net {twiddle:rsc.qa(23)} -port {twiddle:rsc.qa(23)} -attr vt d
load net {twiddle:rsc.qa(24)} -port {twiddle:rsc.qa(24)} -attr vt d
load net {twiddle:rsc.qa(25)} -port {twiddle:rsc.qa(25)} -attr vt d
load net {twiddle:rsc.qa(26)} -port {twiddle:rsc.qa(26)} -attr vt d
load net {twiddle:rsc.qa(27)} -port {twiddle:rsc.qa(27)} -attr vt d
load net {twiddle:rsc.qa(28)} -port {twiddle:rsc.qa(28)} -attr vt d
load net {twiddle:rsc.qa(29)} -port {twiddle:rsc.qa(29)} -attr vt d
load net {twiddle:rsc.qa(30)} -port {twiddle:rsc.qa(30)} -attr vt d
load net {twiddle:rsc.qa(31)} -port {twiddle:rsc.qa(31)} -attr vt d
load netBundle {twiddle:rsc.qa} 32 {twiddle:rsc.qa(0)} {twiddle:rsc.qa(1)} {twiddle:rsc.qa(2)} {twiddle:rsc.qa(3)} {twiddle:rsc.qa(4)} {twiddle:rsc.qa(5)} {twiddle:rsc.qa(6)} {twiddle:rsc.qa(7)} {twiddle:rsc.qa(8)} {twiddle:rsc.qa(9)} {twiddle:rsc.qa(10)} {twiddle:rsc.qa(11)} {twiddle:rsc.qa(12)} {twiddle:rsc.qa(13)} {twiddle:rsc.qa(14)} {twiddle:rsc.qa(15)} {twiddle:rsc.qa(16)} {twiddle:rsc.qa(17)} {twiddle:rsc.qa(18)} {twiddle:rsc.qa(19)} {twiddle:rsc.qa(20)} {twiddle:rsc.qa(21)} {twiddle:rsc.qa(22)} {twiddle:rsc.qa(23)} {twiddle:rsc.qa(24)} {twiddle:rsc.qa(25)} {twiddle:rsc.qa(26)} {twiddle:rsc.qa(27)} {twiddle:rsc.qa(28)} {twiddle:rsc.qa(29)} {twiddle:rsc.qa(30)} {twiddle:rsc.qa(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1748 -attr oid 1745 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.adrb(0)} -attr vt d
load net {twiddle:rsc.adrb(1)} -attr vt d
load net {twiddle:rsc.adrb(2)} -attr vt d
load net {twiddle:rsc.adrb(3)} -attr vt d
load net {twiddle:rsc.adrb(4)} -attr vt d
load net {twiddle:rsc.adrb(5)} -attr vt d
load net {twiddle:rsc.adrb(6)} -attr vt d
load net {twiddle:rsc.adrb(7)} -attr vt d
load net {twiddle:rsc.adrb(8)} -attr vt d
load net {twiddle:rsc.adrb(9)} -attr vt d
load net {twiddle:rsc.adrb(10)} -attr vt d
load net {twiddle:rsc.adrb(11)} -attr vt d
load net {twiddle:rsc.adrb(12)} -attr vt d
load net {twiddle:rsc.adrb(13)} -attr vt d
load netBundle {twiddle:rsc.adrb} 14 {twiddle:rsc.adrb(0)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(9)} {twiddle:rsc.adrb(10)} {twiddle:rsc.adrb(11)} {twiddle:rsc.adrb(12)} {twiddle:rsc.adrb(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1749 -attr oid 1746 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(0)} -port {twiddle:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -port {twiddle:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -port {twiddle:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -port {twiddle:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -port {twiddle:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -port {twiddle:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -port {twiddle:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -port {twiddle:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -port {twiddle:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -port {twiddle:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(10)} -port {twiddle:rsc.adrb(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(11)} -port {twiddle:rsc.adrb(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(12)} -port {twiddle:rsc.adrb(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(13)} -port {twiddle:rsc.adrb(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.db(0)} -attr vt d
load net {twiddle:rsc.db(1)} -attr vt d
load net {twiddle:rsc.db(2)} -attr vt d
load net {twiddle:rsc.db(3)} -attr vt d
load net {twiddle:rsc.db(4)} -attr vt d
load net {twiddle:rsc.db(5)} -attr vt d
load net {twiddle:rsc.db(6)} -attr vt d
load net {twiddle:rsc.db(7)} -attr vt d
load net {twiddle:rsc.db(8)} -attr vt d
load net {twiddle:rsc.db(9)} -attr vt d
load net {twiddle:rsc.db(10)} -attr vt d
load net {twiddle:rsc.db(11)} -attr vt d
load net {twiddle:rsc.db(12)} -attr vt d
load net {twiddle:rsc.db(13)} -attr vt d
load net {twiddle:rsc.db(14)} -attr vt d
load net {twiddle:rsc.db(15)} -attr vt d
load net {twiddle:rsc.db(16)} -attr vt d
load net {twiddle:rsc.db(17)} -attr vt d
load net {twiddle:rsc.db(18)} -attr vt d
load net {twiddle:rsc.db(19)} -attr vt d
load net {twiddle:rsc.db(20)} -attr vt d
load net {twiddle:rsc.db(21)} -attr vt d
load net {twiddle:rsc.db(22)} -attr vt d
load net {twiddle:rsc.db(23)} -attr vt d
load net {twiddle:rsc.db(24)} -attr vt d
load net {twiddle:rsc.db(25)} -attr vt d
load net {twiddle:rsc.db(26)} -attr vt d
load net {twiddle:rsc.db(27)} -attr vt d
load net {twiddle:rsc.db(28)} -attr vt d
load net {twiddle:rsc.db(29)} -attr vt d
load net {twiddle:rsc.db(30)} -attr vt d
load net {twiddle:rsc.db(31)} -attr vt d
load netBundle {twiddle:rsc.db} 32 {twiddle:rsc.db(0)} {twiddle:rsc.db(1)} {twiddle:rsc.db(2)} {twiddle:rsc.db(3)} {twiddle:rsc.db(4)} {twiddle:rsc.db(5)} {twiddle:rsc.db(6)} {twiddle:rsc.db(7)} {twiddle:rsc.db(8)} {twiddle:rsc.db(9)} {twiddle:rsc.db(10)} {twiddle:rsc.db(11)} {twiddle:rsc.db(12)} {twiddle:rsc.db(13)} {twiddle:rsc.db(14)} {twiddle:rsc.db(15)} {twiddle:rsc.db(16)} {twiddle:rsc.db(17)} {twiddle:rsc.db(18)} {twiddle:rsc.db(19)} {twiddle:rsc.db(20)} {twiddle:rsc.db(21)} {twiddle:rsc.db(22)} {twiddle:rsc.db(23)} {twiddle:rsc.db(24)} {twiddle:rsc.db(25)} {twiddle:rsc.db(26)} {twiddle:rsc.db(27)} {twiddle:rsc.db(28)} {twiddle:rsc.db(29)} {twiddle:rsc.db(30)} {twiddle:rsc.db(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1750 -attr oid 1747 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(0)} -port {twiddle:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(1)} -port {twiddle:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(2)} -port {twiddle:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(3)} -port {twiddle:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(4)} -port {twiddle:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(5)} -port {twiddle:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(6)} -port {twiddle:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(7)} -port {twiddle:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(8)} -port {twiddle:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(9)} -port {twiddle:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(10)} -port {twiddle:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(11)} -port {twiddle:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(12)} -port {twiddle:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(13)} -port {twiddle:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(14)} -port {twiddle:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(15)} -port {twiddle:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(16)} -port {twiddle:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(17)} -port {twiddle:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(18)} -port {twiddle:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(19)} -port {twiddle:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(20)} -port {twiddle:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(21)} -port {twiddle:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(22)} -port {twiddle:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(23)} -port {twiddle:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(24)} -port {twiddle:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(25)} -port {twiddle:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(26)} -port {twiddle:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(27)} -port {twiddle:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(28)} -port {twiddle:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(29)} -port {twiddle:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(30)} -port {twiddle:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(31)} -port {twiddle:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.web} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1751 -attr oid 1748 -attr vt d
load net {twiddle:rsc.web} -port {twiddle:rsc.web} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1752 -attr oid 1749 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.web}
load net {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1753 -attr oid 1750 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(0)} -port {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -port {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -port {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -port {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -port {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -port {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -port {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -port {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -port {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -port {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -port {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -port {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -port {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -port {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -port {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -port {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -port {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -port {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -port {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -port {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -port {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -port {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -port {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -port {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -port {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -port {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -port {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -port {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -port {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -port {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -port {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -port {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1754 -attr oid 1751 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1755 -attr oid 1752 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1756 -attr oid 1753 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.adra(0)} -attr vt d
load net {twiddle_h:rsc.adra(1)} -attr vt d
load net {twiddle_h:rsc.adra(2)} -attr vt d
load net {twiddle_h:rsc.adra(3)} -attr vt d
load net {twiddle_h:rsc.adra(4)} -attr vt d
load net {twiddle_h:rsc.adra(5)} -attr vt d
load net {twiddle_h:rsc.adra(6)} -attr vt d
load net {twiddle_h:rsc.adra(7)} -attr vt d
load net {twiddle_h:rsc.adra(8)} -attr vt d
load net {twiddle_h:rsc.adra(9)} -attr vt d
load net {twiddle_h:rsc.adra(10)} -attr vt d
load net {twiddle_h:rsc.adra(11)} -attr vt d
load net {twiddle_h:rsc.adra(12)} -attr vt d
load net {twiddle_h:rsc.adra(13)} -attr vt d
load netBundle {twiddle_h:rsc.adra} 14 {twiddle_h:rsc.adra(0)} {twiddle_h:rsc.adra(1)} {twiddle_h:rsc.adra(2)} {twiddle_h:rsc.adra(3)} {twiddle_h:rsc.adra(4)} {twiddle_h:rsc.adra(5)} {twiddle_h:rsc.adra(6)} {twiddle_h:rsc.adra(7)} {twiddle_h:rsc.adra(8)} {twiddle_h:rsc.adra(9)} {twiddle_h:rsc.adra(10)} {twiddle_h:rsc.adra(11)} {twiddle_h:rsc.adra(12)} {twiddle_h:rsc.adra(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1757 -attr oid 1754 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(0)} -port {twiddle_h:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(1)} -port {twiddle_h:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(2)} -port {twiddle_h:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(3)} -port {twiddle_h:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(4)} -port {twiddle_h:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(5)} -port {twiddle_h:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(6)} -port {twiddle_h:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(7)} -port {twiddle_h:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(8)} -port {twiddle_h:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(9)} -port {twiddle_h:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(10)} -port {twiddle_h:rsc.adra(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(11)} -port {twiddle_h:rsc.adra(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(12)} -port {twiddle_h:rsc.adra(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(13)} -port {twiddle_h:rsc.adra(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.da(0)} -attr vt d
load net {twiddle_h:rsc.da(1)} -attr vt d
load net {twiddle_h:rsc.da(2)} -attr vt d
load net {twiddle_h:rsc.da(3)} -attr vt d
load net {twiddle_h:rsc.da(4)} -attr vt d
load net {twiddle_h:rsc.da(5)} -attr vt d
load net {twiddle_h:rsc.da(6)} -attr vt d
load net {twiddle_h:rsc.da(7)} -attr vt d
load net {twiddle_h:rsc.da(8)} -attr vt d
load net {twiddle_h:rsc.da(9)} -attr vt d
load net {twiddle_h:rsc.da(10)} -attr vt d
load net {twiddle_h:rsc.da(11)} -attr vt d
load net {twiddle_h:rsc.da(12)} -attr vt d
load net {twiddle_h:rsc.da(13)} -attr vt d
load net {twiddle_h:rsc.da(14)} -attr vt d
load net {twiddle_h:rsc.da(15)} -attr vt d
load net {twiddle_h:rsc.da(16)} -attr vt d
load net {twiddle_h:rsc.da(17)} -attr vt d
load net {twiddle_h:rsc.da(18)} -attr vt d
load net {twiddle_h:rsc.da(19)} -attr vt d
load net {twiddle_h:rsc.da(20)} -attr vt d
load net {twiddle_h:rsc.da(21)} -attr vt d
load net {twiddle_h:rsc.da(22)} -attr vt d
load net {twiddle_h:rsc.da(23)} -attr vt d
load net {twiddle_h:rsc.da(24)} -attr vt d
load net {twiddle_h:rsc.da(25)} -attr vt d
load net {twiddle_h:rsc.da(26)} -attr vt d
load net {twiddle_h:rsc.da(27)} -attr vt d
load net {twiddle_h:rsc.da(28)} -attr vt d
load net {twiddle_h:rsc.da(29)} -attr vt d
load net {twiddle_h:rsc.da(30)} -attr vt d
load net {twiddle_h:rsc.da(31)} -attr vt d
load netBundle {twiddle_h:rsc.da} 32 {twiddle_h:rsc.da(0)} {twiddle_h:rsc.da(1)} {twiddle_h:rsc.da(2)} {twiddle_h:rsc.da(3)} {twiddle_h:rsc.da(4)} {twiddle_h:rsc.da(5)} {twiddle_h:rsc.da(6)} {twiddle_h:rsc.da(7)} {twiddle_h:rsc.da(8)} {twiddle_h:rsc.da(9)} {twiddle_h:rsc.da(10)} {twiddle_h:rsc.da(11)} {twiddle_h:rsc.da(12)} {twiddle_h:rsc.da(13)} {twiddle_h:rsc.da(14)} {twiddle_h:rsc.da(15)} {twiddle_h:rsc.da(16)} {twiddle_h:rsc.da(17)} {twiddle_h:rsc.da(18)} {twiddle_h:rsc.da(19)} {twiddle_h:rsc.da(20)} {twiddle_h:rsc.da(21)} {twiddle_h:rsc.da(22)} {twiddle_h:rsc.da(23)} {twiddle_h:rsc.da(24)} {twiddle_h:rsc.da(25)} {twiddle_h:rsc.da(26)} {twiddle_h:rsc.da(27)} {twiddle_h:rsc.da(28)} {twiddle_h:rsc.da(29)} {twiddle_h:rsc.da(30)} {twiddle_h:rsc.da(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1758 -attr oid 1755 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(0)} -port {twiddle_h:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(1)} -port {twiddle_h:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(2)} -port {twiddle_h:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(3)} -port {twiddle_h:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(4)} -port {twiddle_h:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(5)} -port {twiddle_h:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(6)} -port {twiddle_h:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(7)} -port {twiddle_h:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(8)} -port {twiddle_h:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(9)} -port {twiddle_h:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(10)} -port {twiddle_h:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(11)} -port {twiddle_h:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(12)} -port {twiddle_h:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(13)} -port {twiddle_h:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(14)} -port {twiddle_h:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(15)} -port {twiddle_h:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(16)} -port {twiddle_h:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(17)} -port {twiddle_h:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(18)} -port {twiddle_h:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(19)} -port {twiddle_h:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(20)} -port {twiddle_h:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(21)} -port {twiddle_h:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(22)} -port {twiddle_h:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(23)} -port {twiddle_h:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(24)} -port {twiddle_h:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(25)} -port {twiddle_h:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(26)} -port {twiddle_h:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(27)} -port {twiddle_h:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(28)} -port {twiddle_h:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(29)} -port {twiddle_h:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(30)} -port {twiddle_h:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(31)} -port {twiddle_h:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.wea} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1759 -attr oid 1756 -attr vt d
load net {twiddle_h:rsc.wea} -port {twiddle_h:rsc.wea} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1760 -attr oid 1757 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.wea}
load net {twiddle_h:rsc.qa(0)} -attr vt d
load net {twiddle_h:rsc.qa(1)} -attr vt d
load net {twiddle_h:rsc.qa(2)} -attr vt d
load net {twiddle_h:rsc.qa(3)} -attr vt d
load net {twiddle_h:rsc.qa(4)} -attr vt d
load net {twiddle_h:rsc.qa(5)} -attr vt d
load net {twiddle_h:rsc.qa(6)} -attr vt d
load net {twiddle_h:rsc.qa(7)} -attr vt d
load net {twiddle_h:rsc.qa(8)} -attr vt d
load net {twiddle_h:rsc.qa(9)} -attr vt d
load net {twiddle_h:rsc.qa(10)} -attr vt d
load net {twiddle_h:rsc.qa(11)} -attr vt d
load net {twiddle_h:rsc.qa(12)} -attr vt d
load net {twiddle_h:rsc.qa(13)} -attr vt d
load net {twiddle_h:rsc.qa(14)} -attr vt d
load net {twiddle_h:rsc.qa(15)} -attr vt d
load net {twiddle_h:rsc.qa(16)} -attr vt d
load net {twiddle_h:rsc.qa(17)} -attr vt d
load net {twiddle_h:rsc.qa(18)} -attr vt d
load net {twiddle_h:rsc.qa(19)} -attr vt d
load net {twiddle_h:rsc.qa(20)} -attr vt d
load net {twiddle_h:rsc.qa(21)} -attr vt d
load net {twiddle_h:rsc.qa(22)} -attr vt d
load net {twiddle_h:rsc.qa(23)} -attr vt d
load net {twiddle_h:rsc.qa(24)} -attr vt d
load net {twiddle_h:rsc.qa(25)} -attr vt d
load net {twiddle_h:rsc.qa(26)} -attr vt d
load net {twiddle_h:rsc.qa(27)} -attr vt d
load net {twiddle_h:rsc.qa(28)} -attr vt d
load net {twiddle_h:rsc.qa(29)} -attr vt d
load net {twiddle_h:rsc.qa(30)} -attr vt d
load net {twiddle_h:rsc.qa(31)} -attr vt d
load netBundle {twiddle_h:rsc.qa} 32 {twiddle_h:rsc.qa(0)} {twiddle_h:rsc.qa(1)} {twiddle_h:rsc.qa(2)} {twiddle_h:rsc.qa(3)} {twiddle_h:rsc.qa(4)} {twiddle_h:rsc.qa(5)} {twiddle_h:rsc.qa(6)} {twiddle_h:rsc.qa(7)} {twiddle_h:rsc.qa(8)} {twiddle_h:rsc.qa(9)} {twiddle_h:rsc.qa(10)} {twiddle_h:rsc.qa(11)} {twiddle_h:rsc.qa(12)} {twiddle_h:rsc.qa(13)} {twiddle_h:rsc.qa(14)} {twiddle_h:rsc.qa(15)} {twiddle_h:rsc.qa(16)} {twiddle_h:rsc.qa(17)} {twiddle_h:rsc.qa(18)} {twiddle_h:rsc.qa(19)} {twiddle_h:rsc.qa(20)} {twiddle_h:rsc.qa(21)} {twiddle_h:rsc.qa(22)} {twiddle_h:rsc.qa(23)} {twiddle_h:rsc.qa(24)} {twiddle_h:rsc.qa(25)} {twiddle_h:rsc.qa(26)} {twiddle_h:rsc.qa(27)} {twiddle_h:rsc.qa(28)} {twiddle_h:rsc.qa(29)} {twiddle_h:rsc.qa(30)} {twiddle_h:rsc.qa(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1761 -attr oid 1758 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(0)} -port {twiddle_h:rsc.qa(0)} -attr vt d
load net {twiddle_h:rsc.qa(1)} -port {twiddle_h:rsc.qa(1)} -attr vt d
load net {twiddle_h:rsc.qa(2)} -port {twiddle_h:rsc.qa(2)} -attr vt d
load net {twiddle_h:rsc.qa(3)} -port {twiddle_h:rsc.qa(3)} -attr vt d
load net {twiddle_h:rsc.qa(4)} -port {twiddle_h:rsc.qa(4)} -attr vt d
load net {twiddle_h:rsc.qa(5)} -port {twiddle_h:rsc.qa(5)} -attr vt d
load net {twiddle_h:rsc.qa(6)} -port {twiddle_h:rsc.qa(6)} -attr vt d
load net {twiddle_h:rsc.qa(7)} -port {twiddle_h:rsc.qa(7)} -attr vt d
load net {twiddle_h:rsc.qa(8)} -port {twiddle_h:rsc.qa(8)} -attr vt d
load net {twiddle_h:rsc.qa(9)} -port {twiddle_h:rsc.qa(9)} -attr vt d
load net {twiddle_h:rsc.qa(10)} -port {twiddle_h:rsc.qa(10)} -attr vt d
load net {twiddle_h:rsc.qa(11)} -port {twiddle_h:rsc.qa(11)} -attr vt d
load net {twiddle_h:rsc.qa(12)} -port {twiddle_h:rsc.qa(12)} -attr vt d
load net {twiddle_h:rsc.qa(13)} -port {twiddle_h:rsc.qa(13)} -attr vt d
load net {twiddle_h:rsc.qa(14)} -port {twiddle_h:rsc.qa(14)} -attr vt d
load net {twiddle_h:rsc.qa(15)} -port {twiddle_h:rsc.qa(15)} -attr vt d
load net {twiddle_h:rsc.qa(16)} -port {twiddle_h:rsc.qa(16)} -attr vt d
load net {twiddle_h:rsc.qa(17)} -port {twiddle_h:rsc.qa(17)} -attr vt d
load net {twiddle_h:rsc.qa(18)} -port {twiddle_h:rsc.qa(18)} -attr vt d
load net {twiddle_h:rsc.qa(19)} -port {twiddle_h:rsc.qa(19)} -attr vt d
load net {twiddle_h:rsc.qa(20)} -port {twiddle_h:rsc.qa(20)} -attr vt d
load net {twiddle_h:rsc.qa(21)} -port {twiddle_h:rsc.qa(21)} -attr vt d
load net {twiddle_h:rsc.qa(22)} -port {twiddle_h:rsc.qa(22)} -attr vt d
load net {twiddle_h:rsc.qa(23)} -port {twiddle_h:rsc.qa(23)} -attr vt d
load net {twiddle_h:rsc.qa(24)} -port {twiddle_h:rsc.qa(24)} -attr vt d
load net {twiddle_h:rsc.qa(25)} -port {twiddle_h:rsc.qa(25)} -attr vt d
load net {twiddle_h:rsc.qa(26)} -port {twiddle_h:rsc.qa(26)} -attr vt d
load net {twiddle_h:rsc.qa(27)} -port {twiddle_h:rsc.qa(27)} -attr vt d
load net {twiddle_h:rsc.qa(28)} -port {twiddle_h:rsc.qa(28)} -attr vt d
load net {twiddle_h:rsc.qa(29)} -port {twiddle_h:rsc.qa(29)} -attr vt d
load net {twiddle_h:rsc.qa(30)} -port {twiddle_h:rsc.qa(30)} -attr vt d
load net {twiddle_h:rsc.qa(31)} -port {twiddle_h:rsc.qa(31)} -attr vt d
load netBundle {twiddle_h:rsc.qa} 32 {twiddle_h:rsc.qa(0)} {twiddle_h:rsc.qa(1)} {twiddle_h:rsc.qa(2)} {twiddle_h:rsc.qa(3)} {twiddle_h:rsc.qa(4)} {twiddle_h:rsc.qa(5)} {twiddle_h:rsc.qa(6)} {twiddle_h:rsc.qa(7)} {twiddle_h:rsc.qa(8)} {twiddle_h:rsc.qa(9)} {twiddle_h:rsc.qa(10)} {twiddle_h:rsc.qa(11)} {twiddle_h:rsc.qa(12)} {twiddle_h:rsc.qa(13)} {twiddle_h:rsc.qa(14)} {twiddle_h:rsc.qa(15)} {twiddle_h:rsc.qa(16)} {twiddle_h:rsc.qa(17)} {twiddle_h:rsc.qa(18)} {twiddle_h:rsc.qa(19)} {twiddle_h:rsc.qa(20)} {twiddle_h:rsc.qa(21)} {twiddle_h:rsc.qa(22)} {twiddle_h:rsc.qa(23)} {twiddle_h:rsc.qa(24)} {twiddle_h:rsc.qa(25)} {twiddle_h:rsc.qa(26)} {twiddle_h:rsc.qa(27)} {twiddle_h:rsc.qa(28)} {twiddle_h:rsc.qa(29)} {twiddle_h:rsc.qa(30)} {twiddle_h:rsc.qa(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1762 -attr oid 1759 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.adrb(0)} -attr vt d
load net {twiddle_h:rsc.adrb(1)} -attr vt d
load net {twiddle_h:rsc.adrb(2)} -attr vt d
load net {twiddle_h:rsc.adrb(3)} -attr vt d
load net {twiddle_h:rsc.adrb(4)} -attr vt d
load net {twiddle_h:rsc.adrb(5)} -attr vt d
load net {twiddle_h:rsc.adrb(6)} -attr vt d
load net {twiddle_h:rsc.adrb(7)} -attr vt d
load net {twiddle_h:rsc.adrb(8)} -attr vt d
load net {twiddle_h:rsc.adrb(9)} -attr vt d
load net {twiddle_h:rsc.adrb(10)} -attr vt d
load net {twiddle_h:rsc.adrb(11)} -attr vt d
load net {twiddle_h:rsc.adrb(12)} -attr vt d
load net {twiddle_h:rsc.adrb(13)} -attr vt d
load netBundle {twiddle_h:rsc.adrb} 14 {twiddle_h:rsc.adrb(0)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(9)} {twiddle_h:rsc.adrb(10)} {twiddle_h:rsc.adrb(11)} {twiddle_h:rsc.adrb(12)} {twiddle_h:rsc.adrb(13)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1763 -attr oid 1760 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(0)} -port {twiddle_h:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -port {twiddle_h:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -port {twiddle_h:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -port {twiddle_h:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -port {twiddle_h:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -port {twiddle_h:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -port {twiddle_h:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -port {twiddle_h:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -port {twiddle_h:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -port {twiddle_h:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(10)} -port {twiddle_h:rsc.adrb(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(11)} -port {twiddle_h:rsc.adrb(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(12)} -port {twiddle_h:rsc.adrb(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(13)} -port {twiddle_h:rsc.adrb(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.db(0)} -attr vt d
load net {twiddle_h:rsc.db(1)} -attr vt d
load net {twiddle_h:rsc.db(2)} -attr vt d
load net {twiddle_h:rsc.db(3)} -attr vt d
load net {twiddle_h:rsc.db(4)} -attr vt d
load net {twiddle_h:rsc.db(5)} -attr vt d
load net {twiddle_h:rsc.db(6)} -attr vt d
load net {twiddle_h:rsc.db(7)} -attr vt d
load net {twiddle_h:rsc.db(8)} -attr vt d
load net {twiddle_h:rsc.db(9)} -attr vt d
load net {twiddle_h:rsc.db(10)} -attr vt d
load net {twiddle_h:rsc.db(11)} -attr vt d
load net {twiddle_h:rsc.db(12)} -attr vt d
load net {twiddle_h:rsc.db(13)} -attr vt d
load net {twiddle_h:rsc.db(14)} -attr vt d
load net {twiddle_h:rsc.db(15)} -attr vt d
load net {twiddle_h:rsc.db(16)} -attr vt d
load net {twiddle_h:rsc.db(17)} -attr vt d
load net {twiddle_h:rsc.db(18)} -attr vt d
load net {twiddle_h:rsc.db(19)} -attr vt d
load net {twiddle_h:rsc.db(20)} -attr vt d
load net {twiddle_h:rsc.db(21)} -attr vt d
load net {twiddle_h:rsc.db(22)} -attr vt d
load net {twiddle_h:rsc.db(23)} -attr vt d
load net {twiddle_h:rsc.db(24)} -attr vt d
load net {twiddle_h:rsc.db(25)} -attr vt d
load net {twiddle_h:rsc.db(26)} -attr vt d
load net {twiddle_h:rsc.db(27)} -attr vt d
load net {twiddle_h:rsc.db(28)} -attr vt d
load net {twiddle_h:rsc.db(29)} -attr vt d
load net {twiddle_h:rsc.db(30)} -attr vt d
load net {twiddle_h:rsc.db(31)} -attr vt d
load netBundle {twiddle_h:rsc.db} 32 {twiddle_h:rsc.db(0)} {twiddle_h:rsc.db(1)} {twiddle_h:rsc.db(2)} {twiddle_h:rsc.db(3)} {twiddle_h:rsc.db(4)} {twiddle_h:rsc.db(5)} {twiddle_h:rsc.db(6)} {twiddle_h:rsc.db(7)} {twiddle_h:rsc.db(8)} {twiddle_h:rsc.db(9)} {twiddle_h:rsc.db(10)} {twiddle_h:rsc.db(11)} {twiddle_h:rsc.db(12)} {twiddle_h:rsc.db(13)} {twiddle_h:rsc.db(14)} {twiddle_h:rsc.db(15)} {twiddle_h:rsc.db(16)} {twiddle_h:rsc.db(17)} {twiddle_h:rsc.db(18)} {twiddle_h:rsc.db(19)} {twiddle_h:rsc.db(20)} {twiddle_h:rsc.db(21)} {twiddle_h:rsc.db(22)} {twiddle_h:rsc.db(23)} {twiddle_h:rsc.db(24)} {twiddle_h:rsc.db(25)} {twiddle_h:rsc.db(26)} {twiddle_h:rsc.db(27)} {twiddle_h:rsc.db(28)} {twiddle_h:rsc.db(29)} {twiddle_h:rsc.db(30)} {twiddle_h:rsc.db(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1764 -attr oid 1761 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(0)} -port {twiddle_h:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(1)} -port {twiddle_h:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(2)} -port {twiddle_h:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(3)} -port {twiddle_h:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(4)} -port {twiddle_h:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(5)} -port {twiddle_h:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(6)} -port {twiddle_h:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(7)} -port {twiddle_h:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(8)} -port {twiddle_h:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(9)} -port {twiddle_h:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(10)} -port {twiddle_h:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(11)} -port {twiddle_h:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(12)} -port {twiddle_h:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(13)} -port {twiddle_h:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(14)} -port {twiddle_h:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(15)} -port {twiddle_h:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(16)} -port {twiddle_h:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(17)} -port {twiddle_h:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(18)} -port {twiddle_h:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(19)} -port {twiddle_h:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(20)} -port {twiddle_h:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(21)} -port {twiddle_h:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(22)} -port {twiddle_h:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(23)} -port {twiddle_h:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(24)} -port {twiddle_h:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(25)} -port {twiddle_h:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(26)} -port {twiddle_h:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(27)} -port {twiddle_h:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(28)} -port {twiddle_h:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(29)} -port {twiddle_h:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(30)} -port {twiddle_h:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(31)} -port {twiddle_h:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.web} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1765 -attr oid 1762 -attr vt d
load net {twiddle_h:rsc.web} -port {twiddle_h:rsc.web} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1766 -attr oid 1763 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.web}
load net {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1767 -attr oid 1764 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(0)} -port {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -port {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -port {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -port {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -port {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -port {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -port {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -port {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -port {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -port {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -port {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -port {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -port {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -port {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -port {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -port {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -port {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -port {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -port {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -port {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -port {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -port {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -port {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -port {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -port {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -port {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -port {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -port {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -port {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -port {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -port {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -port {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1768 -attr oid 1765 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1769 -attr oid 1766 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1770 -attr oid 1767 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1771 -attr oid 1768 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1772 -attr oid 1769 -attr vt d
load net {complete:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1773 -attr oid 1770 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1774 -attr oid 1771 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load inst "vec:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)gen" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1775 -attr oid 1772 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)gen"
load net {vec:rsc.qb(0)} -pin  "vec:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(1)} -pin  "vec:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(2)} -pin  "vec:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(3)} -pin  "vec:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(4)} -pin  "vec:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(5)} -pin  "vec:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(6)} -pin  "vec:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(7)} -pin  "vec:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(8)} -pin  "vec:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(9)} -pin  "vec:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(10)} -pin  "vec:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(11)} -pin  "vec:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(12)} -pin  "vec:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(13)} -pin  "vec:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(14)} -pin  "vec:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(15)} -pin  "vec:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(16)} -pin  "vec:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(17)} -pin  "vec:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(18)} -pin  "vec:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(19)} -pin  "vec:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(20)} -pin  "vec:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(21)} -pin  "vec:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(22)} -pin  "vec:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(23)} -pin  "vec:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(24)} -pin  "vec:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(25)} -pin  "vec:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(26)} -pin  "vec:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(27)} -pin  "vec:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(28)} -pin  "vec:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(29)} -pin  "vec:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(30)} -pin  "vec:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(31)} -pin  "vec:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.web} -pin  "vec:rsci" {web} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1776 -attr oid 1773 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.db(0)} -pin  "vec:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -pin  "vec:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -pin  "vec:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -pin  "vec:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -pin  "vec:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -pin  "vec:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -pin  "vec:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -pin  "vec:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -pin  "vec:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -pin  "vec:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -pin  "vec:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -pin  "vec:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -pin  "vec:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -pin  "vec:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -pin  "vec:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -pin  "vec:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -pin  "vec:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -pin  "vec:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -pin  "vec:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -pin  "vec:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -pin  "vec:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -pin  "vec:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -pin  "vec:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -pin  "vec:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -pin  "vec:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -pin  "vec:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -pin  "vec:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -pin  "vec:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -pin  "vec:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -pin  "vec:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -pin  "vec:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -pin  "vec:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.adrb(0)} -pin  "vec:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -pin  "vec:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -pin  "vec:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -pin  "vec:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -pin  "vec:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -pin  "vec:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -pin  "vec:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -pin  "vec:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -pin  "vec:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -pin  "vec:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(10)} -pin  "vec:rsci" {adrb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(11)} -pin  "vec:rsci" {adrb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(12)} -pin  "vec:rsci" {adrb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(13)} -pin  "vec:rsci" {adrb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.qa(0)} -pin  "vec:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(1)} -pin  "vec:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(2)} -pin  "vec:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(3)} -pin  "vec:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(4)} -pin  "vec:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(5)} -pin  "vec:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(6)} -pin  "vec:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(7)} -pin  "vec:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(8)} -pin  "vec:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(9)} -pin  "vec:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(10)} -pin  "vec:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(11)} -pin  "vec:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(12)} -pin  "vec:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(13)} -pin  "vec:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(14)} -pin  "vec:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(15)} -pin  "vec:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(16)} -pin  "vec:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(17)} -pin  "vec:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(18)} -pin  "vec:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(19)} -pin  "vec:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(20)} -pin  "vec:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(21)} -pin  "vec:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(22)} -pin  "vec:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(23)} -pin  "vec:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(24)} -pin  "vec:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(25)} -pin  "vec:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(26)} -pin  "vec:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(27)} -pin  "vec:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(28)} -pin  "vec:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(29)} -pin  "vec:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(30)} -pin  "vec:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(31)} -pin  "vec:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.wea} -pin  "vec:rsci" {wea} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1777 -attr oid 1774 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.da(0)} -pin  "vec:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -pin  "vec:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -pin  "vec:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -pin  "vec:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -pin  "vec:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -pin  "vec:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -pin  "vec:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -pin  "vec:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -pin  "vec:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -pin  "vec:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -pin  "vec:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -pin  "vec:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -pin  "vec:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -pin  "vec:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -pin  "vec:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -pin  "vec:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -pin  "vec:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -pin  "vec:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -pin  "vec:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -pin  "vec:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -pin  "vec:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -pin  "vec:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -pin  "vec:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -pin  "vec:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -pin  "vec:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -pin  "vec:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -pin  "vec:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -pin  "vec:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -pin  "vec:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -pin  "vec:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -pin  "vec:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -pin  "vec:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.adra(0)} -pin  "vec:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -pin  "vec:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -pin  "vec:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -pin  "vec:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -pin  "vec:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -pin  "vec:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -pin  "vec:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -pin  "vec:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -pin  "vec:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -pin  "vec:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(10)} -pin  "vec:rsci" {adra(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(11)} -pin  "vec:rsci" {adra(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(12)} -pin  "vec:rsci" {adra(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(13)} -pin  "vec:rsci" {adra(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsci.adra_d(0)} -pin  "vec:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "vec:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "vec:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "vec:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "vec:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "vec:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "vec:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "vec:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "vec:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "vec:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "vec:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "vec:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "vec:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "vec:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "vec:rsci" {adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "vec:rsci" {adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "vec:rsci" {adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "vec:rsci" {adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "vec:rsci" {adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "vec:rsci" {adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(20)} -pin  "vec:rsci" {adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(21)} -pin  "vec:rsci" {adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(22)} -pin  "vec:rsci" {adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(23)} -pin  "vec:rsci" {adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(24)} -pin  "vec:rsci" {adra_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(25)} -pin  "vec:rsci" {adra_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(26)} -pin  "vec:rsci" {adra_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(27)} -pin  "vec:rsci" {adra_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {clk} -pin  "vec:rsci" {clka} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1778 -attr oid 1775 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#8}
load net {clk} -pin  "vec:rsci" {clkb} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1779 -attr oid 1776 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#8}
load net {vec:rsci.da_d(0)} -pin  "vec:rsci" {da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(1)} -pin  "vec:rsci" {da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(2)} -pin  "vec:rsci" {da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(3)} -pin  "vec:rsci" {da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(4)} -pin  "vec:rsci" {da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(5)} -pin  "vec:rsci" {da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(6)} -pin  "vec:rsci" {da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(7)} -pin  "vec:rsci" {da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(8)} -pin  "vec:rsci" {da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(9)} -pin  "vec:rsci" {da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(10)} -pin  "vec:rsci" {da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(11)} -pin  "vec:rsci" {da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(12)} -pin  "vec:rsci" {da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(13)} -pin  "vec:rsci" {da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(14)} -pin  "vec:rsci" {da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(15)} -pin  "vec:rsci" {da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(16)} -pin  "vec:rsci" {da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(17)} -pin  "vec:rsci" {da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(18)} -pin  "vec:rsci" {da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(19)} -pin  "vec:rsci" {da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(20)} -pin  "vec:rsci" {da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(21)} -pin  "vec:rsci" {da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(22)} -pin  "vec:rsci" {da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(23)} -pin  "vec:rsci" {da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(24)} -pin  "vec:rsci" {da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(25)} -pin  "vec:rsci" {da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(26)} -pin  "vec:rsci" {da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(27)} -pin  "vec:rsci" {da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(28)} -pin  "vec:rsci" {da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(29)} -pin  "vec:rsci" {da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(30)} -pin  "vec:rsci" {da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(31)} -pin  "vec:rsci" {da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.qa_d(0)} -pin  "vec:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "vec:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "vec:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "vec:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "vec:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "vec:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "vec:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "vec:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "vec:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "vec:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "vec:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "vec:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "vec:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "vec:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "vec:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "vec:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "vec:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "vec:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "vec:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "vec:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "vec:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "vec:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "vec:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "vec:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "vec:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "vec:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "vec:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "vec:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "vec:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "vec:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "vec:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "vec:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "vec:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "vec:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "vec:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "vec:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "vec:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "vec:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "vec:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "vec:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "vec:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "vec:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "vec:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "vec:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "vec:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "vec:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "vec:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "vec:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "vec:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "vec:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "vec:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "vec:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "vec:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "vec:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "vec:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "vec:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "vec:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "vec:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "vec:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "vec:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "vec:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "vec:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "vec:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "vec:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "vec:rsci" {wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "vec:rsci" {wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load inst "twiddle:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1780 -attr oid 1777 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen"
load net {twiddle:rsc.qb(0)} -pin  "twiddle:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(1)} -pin  "twiddle:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(2)} -pin  "twiddle:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(3)} -pin  "twiddle:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(4)} -pin  "twiddle:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(5)} -pin  "twiddle:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(6)} -pin  "twiddle:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(7)} -pin  "twiddle:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(8)} -pin  "twiddle:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(9)} -pin  "twiddle:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(10)} -pin  "twiddle:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(11)} -pin  "twiddle:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(12)} -pin  "twiddle:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(13)} -pin  "twiddle:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(14)} -pin  "twiddle:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(15)} -pin  "twiddle:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(16)} -pin  "twiddle:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(17)} -pin  "twiddle:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(18)} -pin  "twiddle:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(19)} -pin  "twiddle:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(20)} -pin  "twiddle:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(21)} -pin  "twiddle:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(22)} -pin  "twiddle:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(23)} -pin  "twiddle:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(24)} -pin  "twiddle:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(25)} -pin  "twiddle:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(26)} -pin  "twiddle:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(27)} -pin  "twiddle:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(28)} -pin  "twiddle:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(29)} -pin  "twiddle:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(30)} -pin  "twiddle:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(31)} -pin  "twiddle:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.web} -pin  "twiddle:rsci" {web} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1781 -attr oid 1778 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.web}
load net {twiddle:rsc.db(0)} -pin  "twiddle:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(1)} -pin  "twiddle:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(2)} -pin  "twiddle:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(3)} -pin  "twiddle:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(4)} -pin  "twiddle:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(5)} -pin  "twiddle:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(6)} -pin  "twiddle:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(7)} -pin  "twiddle:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(8)} -pin  "twiddle:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(9)} -pin  "twiddle:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(10)} -pin  "twiddle:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(11)} -pin  "twiddle:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(12)} -pin  "twiddle:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(13)} -pin  "twiddle:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(14)} -pin  "twiddle:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(15)} -pin  "twiddle:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(16)} -pin  "twiddle:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(17)} -pin  "twiddle:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(18)} -pin  "twiddle:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(19)} -pin  "twiddle:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(20)} -pin  "twiddle:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(21)} -pin  "twiddle:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(22)} -pin  "twiddle:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(23)} -pin  "twiddle:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(24)} -pin  "twiddle:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(25)} -pin  "twiddle:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(26)} -pin  "twiddle:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(27)} -pin  "twiddle:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(28)} -pin  "twiddle:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(29)} -pin  "twiddle:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(30)} -pin  "twiddle:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(31)} -pin  "twiddle:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.adrb(0)} -pin  "twiddle:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -pin  "twiddle:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -pin  "twiddle:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -pin  "twiddle:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -pin  "twiddle:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -pin  "twiddle:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -pin  "twiddle:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -pin  "twiddle:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -pin  "twiddle:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -pin  "twiddle:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(10)} -pin  "twiddle:rsci" {adrb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(11)} -pin  "twiddle:rsci" {adrb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(12)} -pin  "twiddle:rsci" {adrb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(13)} -pin  "twiddle:rsci" {adrb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.qa(0)} -pin  "twiddle:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(1)} -pin  "twiddle:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(2)} -pin  "twiddle:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(3)} -pin  "twiddle:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(4)} -pin  "twiddle:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(5)} -pin  "twiddle:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(6)} -pin  "twiddle:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(7)} -pin  "twiddle:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(8)} -pin  "twiddle:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(9)} -pin  "twiddle:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(10)} -pin  "twiddle:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(11)} -pin  "twiddle:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(12)} -pin  "twiddle:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(13)} -pin  "twiddle:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(14)} -pin  "twiddle:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(15)} -pin  "twiddle:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(16)} -pin  "twiddle:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(17)} -pin  "twiddle:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(18)} -pin  "twiddle:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(19)} -pin  "twiddle:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(20)} -pin  "twiddle:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(21)} -pin  "twiddle:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(22)} -pin  "twiddle:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(23)} -pin  "twiddle:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(24)} -pin  "twiddle:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(25)} -pin  "twiddle:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(26)} -pin  "twiddle:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(27)} -pin  "twiddle:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(28)} -pin  "twiddle:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(29)} -pin  "twiddle:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(30)} -pin  "twiddle:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(31)} -pin  "twiddle:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.wea} -pin  "twiddle:rsci" {wea} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1782 -attr oid 1779 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.wea}
load net {twiddle:rsc.da(0)} -pin  "twiddle:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(1)} -pin  "twiddle:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(2)} -pin  "twiddle:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(3)} -pin  "twiddle:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(4)} -pin  "twiddle:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(5)} -pin  "twiddle:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(6)} -pin  "twiddle:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(7)} -pin  "twiddle:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(8)} -pin  "twiddle:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(9)} -pin  "twiddle:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(10)} -pin  "twiddle:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(11)} -pin  "twiddle:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(12)} -pin  "twiddle:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(13)} -pin  "twiddle:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(14)} -pin  "twiddle:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(15)} -pin  "twiddle:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(16)} -pin  "twiddle:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(17)} -pin  "twiddle:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(18)} -pin  "twiddle:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(19)} -pin  "twiddle:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(20)} -pin  "twiddle:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(21)} -pin  "twiddle:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(22)} -pin  "twiddle:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(23)} -pin  "twiddle:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(24)} -pin  "twiddle:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(25)} -pin  "twiddle:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(26)} -pin  "twiddle:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(27)} -pin  "twiddle:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(28)} -pin  "twiddle:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(29)} -pin  "twiddle:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(30)} -pin  "twiddle:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(31)} -pin  "twiddle:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.adra(0)} -pin  "twiddle:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(1)} -pin  "twiddle:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(2)} -pin  "twiddle:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(3)} -pin  "twiddle:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(4)} -pin  "twiddle:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(5)} -pin  "twiddle:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(6)} -pin  "twiddle:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(7)} -pin  "twiddle:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(8)} -pin  "twiddle:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(9)} -pin  "twiddle:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(10)} -pin  "twiddle:rsci" {adra(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(11)} -pin  "twiddle:rsci" {adra(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(12)} -pin  "twiddle:rsci" {adra(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(13)} -pin  "twiddle:rsci" {adra(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsci.adra_d(0)} -pin  "twiddle:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(1)} -pin  "twiddle:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(2)} -pin  "twiddle:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(3)} -pin  "twiddle:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(4)} -pin  "twiddle:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(5)} -pin  "twiddle:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(6)} -pin  "twiddle:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(7)} -pin  "twiddle:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(8)} -pin  "twiddle:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(9)} -pin  "twiddle:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(10)} -pin  "twiddle:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(11)} -pin  "twiddle:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(12)} -pin  "twiddle:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {twiddle:rsci.adra_d(13)} -pin  "twiddle:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {DC} -pin  "twiddle:rsci" {adra_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm}
load net {clk} -pin  "twiddle:rsci" {clka} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1783 -attr oid 1780 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#8}
load net {clk} -pin  "twiddle:rsci" {clkb} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1784 -attr oid 1781 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#8}
load net {DC} -pin  "twiddle:rsci" {da_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(2)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(3)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(4)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(5)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(6)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(7)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(8)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(9)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(10)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(11)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(12)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(13)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(28)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(29)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(30)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(31)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {twiddle:rsci.qa_d(0)} -pin  "twiddle:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "twiddle:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "twiddle:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "twiddle:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "twiddle:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "twiddle:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "twiddle:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "twiddle:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "twiddle:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "twiddle:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "twiddle:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "twiddle:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "twiddle:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "twiddle:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "twiddle:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "twiddle:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "twiddle:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "twiddle:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "twiddle:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "twiddle:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "twiddle:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "twiddle:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "twiddle:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "twiddle:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "twiddle:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "twiddle:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "twiddle:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "twiddle:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "twiddle:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "twiddle:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "twiddle:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "twiddle:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "twiddle:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "twiddle:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "twiddle:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "twiddle:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "twiddle:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "twiddle:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "twiddle:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "twiddle:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "twiddle:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "twiddle:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "twiddle:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "twiddle:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "twiddle:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "twiddle:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "twiddle:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "twiddle:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "twiddle:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "twiddle:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "twiddle:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "twiddle:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "twiddle:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "twiddle:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "twiddle:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "twiddle:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "twiddle:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "twiddle:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "twiddle:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "twiddle:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "twiddle:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "twiddle:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "twiddle:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "twiddle:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {GND} -pin  "twiddle:rsci" {wea_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#1351}
load net {GND} -pin  "twiddle:rsci" {wea_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#1351}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {GND} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#1351}
load net {GND} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#1351}
load inst "twiddle_h:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1785 -attr oid 1782 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen"
load net {twiddle_h:rsc.qb(0)} -pin  "twiddle_h:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(1)} -pin  "twiddle_h:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(2)} -pin  "twiddle_h:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(3)} -pin  "twiddle_h:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(4)} -pin  "twiddle_h:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(5)} -pin  "twiddle_h:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(6)} -pin  "twiddle_h:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(7)} -pin  "twiddle_h:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(8)} -pin  "twiddle_h:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(9)} -pin  "twiddle_h:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(10)} -pin  "twiddle_h:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(11)} -pin  "twiddle_h:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(12)} -pin  "twiddle_h:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(13)} -pin  "twiddle_h:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(14)} -pin  "twiddle_h:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(15)} -pin  "twiddle_h:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(16)} -pin  "twiddle_h:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(17)} -pin  "twiddle_h:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(18)} -pin  "twiddle_h:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(19)} -pin  "twiddle_h:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(20)} -pin  "twiddle_h:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(21)} -pin  "twiddle_h:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(22)} -pin  "twiddle_h:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(23)} -pin  "twiddle_h:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(24)} -pin  "twiddle_h:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(25)} -pin  "twiddle_h:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(26)} -pin  "twiddle_h:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(27)} -pin  "twiddle_h:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(28)} -pin  "twiddle_h:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(29)} -pin  "twiddle_h:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(30)} -pin  "twiddle_h:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(31)} -pin  "twiddle_h:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.web} -pin  "twiddle_h:rsci" {web} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1786 -attr oid 1783 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.web}
load net {twiddle_h:rsc.db(0)} -pin  "twiddle_h:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(1)} -pin  "twiddle_h:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(2)} -pin  "twiddle_h:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(3)} -pin  "twiddle_h:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(4)} -pin  "twiddle_h:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(5)} -pin  "twiddle_h:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(6)} -pin  "twiddle_h:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(7)} -pin  "twiddle_h:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(8)} -pin  "twiddle_h:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(9)} -pin  "twiddle_h:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(10)} -pin  "twiddle_h:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(11)} -pin  "twiddle_h:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(12)} -pin  "twiddle_h:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(13)} -pin  "twiddle_h:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(14)} -pin  "twiddle_h:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(15)} -pin  "twiddle_h:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(16)} -pin  "twiddle_h:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(17)} -pin  "twiddle_h:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(18)} -pin  "twiddle_h:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(19)} -pin  "twiddle_h:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(20)} -pin  "twiddle_h:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(21)} -pin  "twiddle_h:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(22)} -pin  "twiddle_h:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(23)} -pin  "twiddle_h:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(24)} -pin  "twiddle_h:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(25)} -pin  "twiddle_h:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(26)} -pin  "twiddle_h:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(27)} -pin  "twiddle_h:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(28)} -pin  "twiddle_h:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(29)} -pin  "twiddle_h:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(30)} -pin  "twiddle_h:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(31)} -pin  "twiddle_h:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.adrb(0)} -pin  "twiddle_h:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -pin  "twiddle_h:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -pin  "twiddle_h:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -pin  "twiddle_h:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -pin  "twiddle_h:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -pin  "twiddle_h:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -pin  "twiddle_h:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -pin  "twiddle_h:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -pin  "twiddle_h:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -pin  "twiddle_h:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(10)} -pin  "twiddle_h:rsci" {adrb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(11)} -pin  "twiddle_h:rsci" {adrb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(12)} -pin  "twiddle_h:rsci" {adrb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(13)} -pin  "twiddle_h:rsci" {adrb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.qa(0)} -pin  "twiddle_h:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(1)} -pin  "twiddle_h:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(2)} -pin  "twiddle_h:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(3)} -pin  "twiddle_h:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(4)} -pin  "twiddle_h:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(5)} -pin  "twiddle_h:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(6)} -pin  "twiddle_h:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(7)} -pin  "twiddle_h:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(8)} -pin  "twiddle_h:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(9)} -pin  "twiddle_h:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(10)} -pin  "twiddle_h:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(11)} -pin  "twiddle_h:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(12)} -pin  "twiddle_h:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(13)} -pin  "twiddle_h:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(14)} -pin  "twiddle_h:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(15)} -pin  "twiddle_h:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(16)} -pin  "twiddle_h:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(17)} -pin  "twiddle_h:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(18)} -pin  "twiddle_h:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(19)} -pin  "twiddle_h:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(20)} -pin  "twiddle_h:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(21)} -pin  "twiddle_h:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(22)} -pin  "twiddle_h:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(23)} -pin  "twiddle_h:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(24)} -pin  "twiddle_h:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(25)} -pin  "twiddle_h:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(26)} -pin  "twiddle_h:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(27)} -pin  "twiddle_h:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(28)} -pin  "twiddle_h:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(29)} -pin  "twiddle_h:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(30)} -pin  "twiddle_h:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(31)} -pin  "twiddle_h:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.wea} -pin  "twiddle_h:rsci" {wea} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1787 -attr oid 1784 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.wea}
load net {twiddle_h:rsc.da(0)} -pin  "twiddle_h:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(1)} -pin  "twiddle_h:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(2)} -pin  "twiddle_h:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(3)} -pin  "twiddle_h:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(4)} -pin  "twiddle_h:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(5)} -pin  "twiddle_h:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(6)} -pin  "twiddle_h:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(7)} -pin  "twiddle_h:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(8)} -pin  "twiddle_h:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(9)} -pin  "twiddle_h:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(10)} -pin  "twiddle_h:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(11)} -pin  "twiddle_h:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(12)} -pin  "twiddle_h:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(13)} -pin  "twiddle_h:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(14)} -pin  "twiddle_h:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(15)} -pin  "twiddle_h:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(16)} -pin  "twiddle_h:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(17)} -pin  "twiddle_h:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(18)} -pin  "twiddle_h:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(19)} -pin  "twiddle_h:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(20)} -pin  "twiddle_h:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(21)} -pin  "twiddle_h:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(22)} -pin  "twiddle_h:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(23)} -pin  "twiddle_h:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(24)} -pin  "twiddle_h:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(25)} -pin  "twiddle_h:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(26)} -pin  "twiddle_h:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(27)} -pin  "twiddle_h:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(28)} -pin  "twiddle_h:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(29)} -pin  "twiddle_h:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(30)} -pin  "twiddle_h:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(31)} -pin  "twiddle_h:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.adra(0)} -pin  "twiddle_h:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(1)} -pin  "twiddle_h:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(2)} -pin  "twiddle_h:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(3)} -pin  "twiddle_h:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(4)} -pin  "twiddle_h:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(5)} -pin  "twiddle_h:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(6)} -pin  "twiddle_h:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(7)} -pin  "twiddle_h:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(8)} -pin  "twiddle_h:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(9)} -pin  "twiddle_h:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(10)} -pin  "twiddle_h:rsci" {adra(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(11)} -pin  "twiddle_h:rsci" {adra(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(12)} -pin  "twiddle_h:rsci" {adra(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(13)} -pin  "twiddle_h:rsci" {adra(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsci.adra_d(0)} -pin  "twiddle_h:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(1)} -pin  "twiddle_h:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(2)} -pin  "twiddle_h:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(3)} -pin  "twiddle_h:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(4)} -pin  "twiddle_h:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(5)} -pin  "twiddle_h:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(6)} -pin  "twiddle_h:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(7)} -pin  "twiddle_h:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(8)} -pin  "twiddle_h:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(9)} -pin  "twiddle_h:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(10)} -pin  "twiddle_h:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(11)} -pin  "twiddle_h:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(12)} -pin  "twiddle_h:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {twiddle_h:rsci.adra_d(13)} -pin  "twiddle_h:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {DC} -pin  "twiddle_h:rsci" {adra_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm}
load net {clk} -pin  "twiddle_h:rsci" {clka} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1788 -attr oid 1785 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#8}
load net {clk} -pin  "twiddle_h:rsci" {clkb} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1789 -attr oid 1786 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#8}
load net {DC} -pin  "twiddle_h:rsci" {da_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(2)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(3)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(4)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(5)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(6)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(7)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(8)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(9)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(10)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(11)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(12)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(13)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(28)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(29)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(30)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(31)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {twiddle_h:rsci.qa_d(0)} -pin  "twiddle_h:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "twiddle_h:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "twiddle_h:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "twiddle_h:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "twiddle_h:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "twiddle_h:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "twiddle_h:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "twiddle_h:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "twiddle_h:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "twiddle_h:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "twiddle_h:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "twiddle_h:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "twiddle_h:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "twiddle_h:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "twiddle_h:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "twiddle_h:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "twiddle_h:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "twiddle_h:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "twiddle_h:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "twiddle_h:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "twiddle_h:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "twiddle_h:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "twiddle_h:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "twiddle_h:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "twiddle_h:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "twiddle_h:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "twiddle_h:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "twiddle_h:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "twiddle_h:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "twiddle_h:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "twiddle_h:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "twiddle_h:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "twiddle_h:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "twiddle_h:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "twiddle_h:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "twiddle_h:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "twiddle_h:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "twiddle_h:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "twiddle_h:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "twiddle_h:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "twiddle_h:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "twiddle_h:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "twiddle_h:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "twiddle_h:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "twiddle_h:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "twiddle_h:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "twiddle_h:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "twiddle_h:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "twiddle_h:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "twiddle_h:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "twiddle_h:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "twiddle_h:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "twiddle_h:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "twiddle_h:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "twiddle_h:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "twiddle_h:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "twiddle_h:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "twiddle_h:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "twiddle_h:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "twiddle_h:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "twiddle_h:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "twiddle_h:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "twiddle_h:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "twiddle_h:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {GND} -pin  "twiddle_h:rsci" {wea_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#1351}
load net {GND} -pin  "twiddle_h:rsci" {wea_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#1351}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {GND} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#1351}
load net {GND} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#1351}
load inst "inPlaceNTT_DIF_precomp:core:inst" "inPlaceNTT_DIF_precomp:core" "orig" -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1790 -attr oid 1787 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core:inst} -attr area 8805.979806 -attr delay 8.615601 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:inst" {clk} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1791 -attr oid 1788 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:inst" {rst} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1792 -attr oid 1789 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1793 -attr oid 1790 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1794 -attr oid 1791 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1795 -attr oid 1792 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1796 -attr oid 1793 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {r:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1797 -attr oid 1794 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1798 -attr oid 1795 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsc.triosy.lz} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1799 -attr oid 1796 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.rdy} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1800 -attr oid 1797 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.vld} -attr xrf b61bc35d-f3d1-4e26-9248-a4cb1fd83b0b-1801 -attr oid 1798 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
### END MODULE 

