#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Sep 29 06:41:12 2018
# Process ID: 3761
# Current directory: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1
# Command line: vivado -log xilinx_pcie_2_1_ep_7x.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pcie_2_1_ep_7x.tcl -notrace
# Log file: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.vdi
# Journal file: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source xilinx_pcie_2_1_ep_7x.tcl -notrace
Command: link_design -top xilinx_pcie_2_1_ep_7x -part xc7a25tcsg325-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_7x_0_support_i/pcie_7x_0_i'
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a25tcsg325-1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'pcie_7x_0_jtag'. The XDC file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/ip_0/constraints/jtag_axi.xdc will not be read for any cell of this module.
Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0'
Finished Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0'
Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:127]
INFO: [Timing 38-2] Deriving generated clocks [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:127]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 2032.289 ; gain = 531.531 ; free physical = 222 ; free virtual = 18259
Finished Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_cdc' of design 'design_1' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_phy_lnk_up_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_phy_lnk_up_cdc' of design 'design_1' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_phy_lnk_up_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_phy_lnk_up_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:02 . Memory (MB): peak = 2036.289 ; gain = 854.328 ; free physical = 220 ; free virtual = 18256
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a25t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a25t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.320 ; gain = 64.031 ; free physical = 208 ; free virtual = 18245
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 214ecce14

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2100.320 ; gain = 0.000 ; free physical = 207 ; free virtual = 18245
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18d9b47fd

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2100.320 ; gain = 0.000 ; free physical = 208 ; free virtual = 18245
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15461f8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2100.320 ; gain = 0.000 ; free physical = 215 ; free virtual = 18158
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 638 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15461f8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2100.320 ; gain = 0.000 ; free physical = 211 ; free virtual = 18154
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15461f8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.320 ; gain = 0.000 ; free physical = 191 ; free virtual = 18127
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15461f8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.320 ; gain = 0.000 ; free physical = 191 ; free virtual = 18127
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2100.320 ; gain = 0.000 ; free physical = 190 ; free virtual = 18127
Ending Logic Optimization Task | Checksum: 15461f8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.320 ; gain = 0.000 ; free physical = 190 ; free virtual = 18126

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.266 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 230b67281

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 337 ; free virtual = 18095
Ending Power Optimization Task | Checksum: 230b67281

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.621 ; gain = 294.301 ; free physical = 342 ; free virtual = 18100

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 2215b5ece

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 340 ; free virtual = 18098
INFO: [Opt 31-389] Phase Remap created 4 cells and removed 16 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 1a9981757

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 340 ; free virtual = 18097
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: 1a9981757

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 340 ; free virtual = 18097
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.621 ; gain = 358.332 ; free physical = 340 ; free virtual = 18097
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 334 ; free virtual = 18093
INFO: [Common 17-1381] The checkpoint '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file xilinx_pcie_2_1_ep_7x_drc_opted.rpt -pb xilinx_pcie_2_1_ep_7x_drc_opted.pb -rpx xilinx_pcie_2_1_ep_7x_drc_opted.rpx
Command: report_drc -file xilinx_pcie_2_1_ep_7x_drc_opted.rpt -pb xilinx_pcie_2_1_ep_7x_drc_opted.pb -rpx xilinx_pcie_2_1_ep_7x_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a25t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a25t'
Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/ip_0/constraints/pcie_7x_0_jtag_impl.xdc] from IP /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/ip_0/pcie_7x_0_jtag.xci
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'pcie_7x_0_jtag'. The XDC file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/ip_0/constraints/pcie_7x_0_jtag_impl.xdc will not be read for any cell of this module.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 349 ; free virtual = 18108
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d5f191c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 349 ; free virtual = 18108
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 348 ; free virtual = 18107

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 188a35e9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 344 ; free virtual = 18106

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 188c0c9cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 339 ; free virtual = 18102

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 188c0c9cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 339 ; free virtual = 18102
Phase 1 Placer Initialization | Checksum: 188c0c9cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.621 ; gain = 0.000 ; free physical = 339 ; free virtual = 18102

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16452e757

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 325 ; free virtual = 18089

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16452e757

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 325 ; free virtual = 18089

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a97ce9f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 325 ; free virtual = 18089

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19ee1258b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 325 ; free virtual = 18089

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19ee1258b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 325 ; free virtual = 18089

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17b0cec2b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 322 ; free virtual = 18087

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20e786951

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 322 ; free virtual = 18087

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20e786951

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 322 ; free virtual = 18087
Phase 3 Detail Placement | Checksum: 20e786951

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 322 ; free virtual = 18087

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27318e668

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 27318e668

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 322 ; free virtual = 18087
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.029. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2742baec9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 322 ; free virtual = 18087
Phase 4.1 Post Commit Optimization | Checksum: 2742baec9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 322 ; free virtual = 18087

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2742baec9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 323 ; free virtual = 18088

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2742baec9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 323 ; free virtual = 18088

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21c588ec4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 323 ; free virtual = 18088
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21c588ec4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 323 ; free virtual = 18089
Ending Placer Task | Checksum: 12e84b267

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 327 ; free virtual = 18092
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2402.625 ; gain = 8.004 ; free physical = 352 ; free virtual = 18117
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 350 ; free virtual = 18119
INFO: [Common 17-1381] The checkpoint '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file xilinx_pcie_2_1_ep_7x_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 432 ; free virtual = 18198
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pcie_2_1_ep_7x_utilization_placed.rpt -pb xilinx_pcie_2_1_ep_7x_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 441 ; free virtual = 18207
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 441 ; free virtual = 18208
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a25t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a25t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 937eaaa6 ConstDB: 0 ShapeSum: 9b0607c1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cca6da17

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 352 ; free virtual = 18119
Post Restoration Checksum: NetGraph: fa0a8fc6 NumContArr: d29c4a51 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cca6da17

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 352 ; free virtual = 18119

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cca6da17

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 323 ; free virtual = 18090

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cca6da17

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 323 ; free virtual = 18090
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f8735557

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 317 ; free virtual = 18085
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.019  | TNS=0.000  | WHS=-0.471 | THS=-126.304|

Phase 2 Router Initialization | Checksum: f6435f76

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 317 ; free virtual = 18084

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cba4c2d2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 18090

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.014  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c3a498cc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 330 ; free virtual = 18097

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.014  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a912a9a6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 330 ; free virtual = 18097
Phase 4 Rip-up And Reroute | Checksum: 1a912a9a6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 330 ; free virtual = 18097

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a912a9a6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 330 ; free virtual = 18097

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a912a9a6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 330 ; free virtual = 18097
Phase 5 Delay and Skew Optimization | Checksum: 1a912a9a6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 328 ; free virtual = 18095

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20fd8123e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 325 ; free virtual = 18092
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.022  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 134405ffc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 325 ; free virtual = 18093
Phase 6 Post Hold Fix | Checksum: 134405ffc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 325 ; free virtual = 18093

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.53738 %
  Global Horizontal Routing Utilization  = 2.21723 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ff831938

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 325 ; free virtual = 18093

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ff831938

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 325 ; free virtual = 18092

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c915264f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 338 ; free virtual = 18105

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.022  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c915264f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 338 ; free virtual = 18106
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 368 ; free virtual = 18136

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 368 ; free virtual = 18136
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2402.625 ; gain = 0.000 ; free physical = 363 ; free virtual = 18135
INFO: [Common 17-1381] The checkpoint '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file xilinx_pcie_2_1_ep_7x_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_drc_routed.rpx
Command: report_drc -file xilinx_pcie_2_1_ep_7x_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_methodology_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_methodology_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
Command: report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
89 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file xilinx_pcie_2_1_ep_7x_route_status.rpt -pb xilinx_pcie_2_1_ep_7x_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -pb xilinx_pcie_2_1_ep_7x_timing_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_pcie_2_1_ep_7x_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_pcie_2_1_ep_7x_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force xilinx_pcie_2_1_ep_7x.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a25t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a25t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/store_ltssm.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./xilinx_pcie_2_1_ep_7x.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Sep 29 06:43:37 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2506.422 ; gain = 103.797 ; free physical = 523 ; free virtual = 18094
INFO: [Common 17-206] Exiting Vivado at Sat Sep 29 06:43:37 2018...
