// Generated by CIRCT e2b32a42e
module bsg_nand_width_p5_harden_p1(	// 11272_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nand_width_p5_harden_p1.v.cleaned.mlir:2:3
  input  [4:0] a_i,	// 11272_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nand_width_p5_harden_p1.v.cleaned.mlir:2:45
               b_i,	// 11272_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nand_width_p5_harden_p1.v.cleaned.mlir:2:59
  output [4:0] o	// 11272_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nand_width_p5_harden_p1.v.cleaned.mlir:2:74
);

  assign o = ~(a_i & b_i);	// 11272_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nand_width_p5_harden_p1.v.cleaned.mlir:4:10, :5:10, :6:5
endmodule

