# compile vhdl design source files
vhdl xil_defaultlib  "RS232dmaramtop_TB_func_synth.vhd"
vhdl xil_defaultlib  "../../../../../rs232-dma-ram-top/tb_RS232-dma-ram-top.vhd"

# Do not sort compile order
nosort
