rom16_32.v,verilog,xil_defaultlib,../../../../rom16_32.srcs/sources_1/ip/rom16_32/sim/rom16_32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
