Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -7048  -373321            120     2082        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   9047                    110.534 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          120       -7048    -373321            120        2082          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          120       -7048    -373321            120        2082          0              0

Path 3:
   Slack (not met):                         -7048ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            969ps
   - Clock uncertainty:                       150ps
   = Required time:                          2819ps
   - Propagation time:                       8849ps (49.7% logic, 50.3% route, logic stage 7)
   - Delay of the launching clock:           1018ps
   = Slack:                                 -7048ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    34           (fanout=387)       1018                     -                                                                              
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 25 28]          -     r            1018                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/AQ                                                        RBB_6L        9  [TILE 0 0, RBB 25 28]        800     r            1818     {inst51: $auto$ff.cc:266:slice$1953 (FDR,site=aff)}                      
   counter[8]                                                      Net          10             (fanout=2)       1546                     -                                                                              
   RBB_15/A4                                                       RBB_6L       15  [TILE 0 0, RBB 19 26]          -     r            3364                                                                              
   RBB_15/AMUX                                                     RBB_6L       15  [TILE 0 0, RBB 19 26]        825     r            4189     {inst19: $abc$3086$lut$aiger3085$93 (LUT,site=aluto)}                    
   $techmap3099$abc$3086$lut$aiger3085$99.A[5]                     Net          67             (fanout=1)        886                     -                                                                              
   RBB_15/B6                                                       RBB_6L       15  [TILE 0 0, RBB 19 26]          -     r            5075                                                                              
   RBB_15/B                                                        RBB_6L       15  [TILE 0 0, RBB 19 26]        583     r            5658     {inst21: $abc$3086$lut$aiger3085$99 (LUT,site=blut,bluto)}               
   $techmap3100$abc$3086$lut$auto$rtlil.cc:2660:NotGate$2323.A[3]  Net          69             (fanout=4)        867                     -                                                                              
   RBB_15/D4                                                       RBB_6L       15  [TILE 0 0, RBB 19 26]          -     r            6525                                                                              
   RBB_15/DMUX                                                     RBB_6L       15  [TILE 0 0, RBB 19 26]        863     r            7388     {inst24: $abc$3086$lut$auto$rtlil.cc:2660:NotGate$2289 (LUT,site=dluto)} 
   $abc$3086$auto$rtlil.cc:2660:NotGate$2289                       Net          76             (fanout=2)       1152                     -                                                                              
   RBB_7/A6                                                        RBB_6L        7  [TILE 0 0, RBB 19 28]          -     r            8540                                                                              
   RBB_7/SRout                                                     RBB_6L        7  [TILE 0 0, RBB 19 28]          2     r            8542                                                                              
   $abc$3086$auto$rtlil.cc:2660:NotGate$2289                       Net          76             (fanout=2)          0                     -                                                                              
   RBB_8/SRin                                                      RBB_6L        8  [TILE 0 0, RBB 22 28]          -     r            8542                                                                              
   RBB_8/SRout                                                     RBB_6L        8  [TILE 0 0, RBB 22 28]          2     r            8544                                                                              
   $abc$3086$auto$rtlil.cc:2660:NotGate$2289                       Net          76             (fanout=2)          0                     -                                                                              
   RBB_9/SRin                                                      RBB_6L        9  [TILE 0 0, RBB 25 28]          -     r            8544                                                                              
   RBB_9/SRout                                                     RBB_6L        9  [TILE 0 0, RBB 25 28]          2     r            8546                                                                              
   $abc$3086$auto$rtlil.cc:2660:NotGate$2289                       Net          76             (fanout=2)          0                     -                                                                              
   RBB_10/SRin                                                     RBB_6L       10  [TILE 0 0, RBB 28 28]          -     r            8546     {<SR>inst58: $auto$ff.cc:266:slice$1960 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_10/CLK                                                      RBB_6L       10  [TILE 0 0, RBB 28 28]       1321     r            9867                                                                              
   clk                                                             Clock net    34           (fanout=387)       -969                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            8898                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -7030ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            985ps
   - Clock uncertainty:                       150ps
   = Required time:                          2835ps
   - Propagation time:                       8847ps (49.7% logic, 50.3% route, logic stage 6)
   - Delay of the launching clock:           1018ps
   = Slack:                                 -7030ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    34           (fanout=387)       1018                     -                                                                              
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 25 28]          -     r            1018                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/AQ                                                        RBB_6L        9  [TILE 0 0, RBB 25 28]        800     r            1818     {inst51: $auto$ff.cc:266:slice$1953 (FDR,site=aff)}                      
   counter[8]                                                      Net          10             (fanout=2)       1546                     -                                                                              
   RBB_15/A4                                                       RBB_6L       15  [TILE 0 0, RBB 19 26]          -     r            3364                                                                              
   RBB_15/AMUX                                                     RBB_6L       15  [TILE 0 0, RBB 19 26]        825     r            4189     {inst19: $abc$3086$lut$aiger3085$93 (LUT,site=aluto)}                    
   $techmap3099$abc$3086$lut$aiger3085$99.A[5]                     Net          67             (fanout=1)        886                     -                                                                              
   RBB_15/B6                                                       RBB_6L       15  [TILE 0 0, RBB 19 26]          -     r            5075                                                                              
   RBB_15/B                                                        RBB_6L       15  [TILE 0 0, RBB 19 26]        583     r            5658     {inst21: $abc$3086$lut$aiger3085$99 (LUT,site=blut,bluto)}               
   $techmap3100$abc$3086$lut$auto$rtlil.cc:2660:NotGate$2323.A[3]  Net          69             (fanout=4)        867                     -                                                                              
   RBB_15/D4                                                       RBB_6L       15  [TILE 0 0, RBB 19 26]          -     r            6525                                                                              
   RBB_15/DMUX                                                     RBB_6L       15  [TILE 0 0, RBB 19 26]        863     r            7388     {inst24: $abc$3086$lut$auto$rtlil.cc:2660:NotGate$2289 (LUT,site=dluto)} 
   $abc$3086$auto$rtlil.cc:2660:NotGate$2289                       Net          76             (fanout=2)       1152                     -                                                                              
   RBB_7/A6                                                        RBB_6L        7  [TILE 0 0, RBB 19 28]          -     r            8540                                                                              
   RBB_7/SRout                                                     RBB_6L        7  [TILE 0 0, RBB 19 28]          2     r            8542                                                                              
   $abc$3086$auto$rtlil.cc:2660:NotGate$2289                       Net          76             (fanout=2)          0                     -                                                                              
   RBB_8/SRin                                                      RBB_6L        8  [TILE 0 0, RBB 22 28]          -     r            8542                                                                              
   RBB_8/SRout                                                     RBB_6L        8  [TILE 0 0, RBB 22 28]          2     r            8544                                                                              
   $abc$3086$auto$rtlil.cc:2660:NotGate$2289                       Net          76             (fanout=2)          0                     -                                                                              
   RBB_9/SRin                                                      RBB_6L        9  [TILE 0 0, RBB 25 28]          -     r            8544     {<SR>inst54: $auto$ff.cc:266:slice$1956 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 25 28]       1321     r            9865                                                                              
   clk                                                             Clock net    34           (fanout=387)       -985                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            8880                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -7024ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            989ps
   - Clock uncertainty:                       150ps
   = Required time:                          2839ps
   - Propagation time:                       8845ps (49.7% logic, 50.3% route, logic stage 5)
   - Delay of the launching clock:           1018ps
   = Slack:                                 -7024ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    34           (fanout=387)       1018                     -                                                                              
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 25 28]          -     r            1018                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/AQ                                                        RBB_6L        9  [TILE 0 0, RBB 25 28]        800     r            1818     {inst51: $auto$ff.cc:266:slice$1953 (FDR,site=aff)}                      
   counter[8]                                                      Net          10             (fanout=2)       1546                     -                                                                              
   RBB_15/A4                                                       RBB_6L       15  [TILE 0 0, RBB 19 26]          -     r            3364                                                                              
   RBB_15/AMUX                                                     RBB_6L       15  [TILE 0 0, RBB 19 26]        825     r            4189     {inst19: $abc$3086$lut$aiger3085$93 (LUT,site=aluto)}                    
   $techmap3099$abc$3086$lut$aiger3085$99.A[5]                     Net          67             (fanout=1)        886                     -                                                                              
   RBB_15/B6                                                       RBB_6L       15  [TILE 0 0, RBB 19 26]          -     r            5075                                                                              
   RBB_15/B                                                        RBB_6L       15  [TILE 0 0, RBB 19 26]        583     r            5658     {inst21: $abc$3086$lut$aiger3085$99 (LUT,site=blut,bluto)}               
   $techmap3100$abc$3086$lut$auto$rtlil.cc:2660:NotGate$2323.A[3]  Net          69             (fanout=4)        867                     -                                                                              
   RBB_15/D4                                                       RBB_6L       15  [TILE 0 0, RBB 19 26]          -     r            6525                                                                              
   RBB_15/DMUX                                                     RBB_6L       15  [TILE 0 0, RBB 19 26]        863     r            7388     {inst24: $abc$3086$lut$auto$rtlil.cc:2660:NotGate$2289 (LUT,site=dluto)} 
   $abc$3086$auto$rtlil.cc:2660:NotGate$2289                       Net          76             (fanout=2)       1152                     -                                                                              
   RBB_7/A6                                                        RBB_6L        7  [TILE 0 0, RBB 19 28]          -     r            8540                                                                              
   RBB_7/SRout                                                     RBB_6L        7  [TILE 0 0, RBB 19 28]          2     r            8542                                                                              
   $abc$3086$auto$rtlil.cc:2660:NotGate$2289                       Net          76             (fanout=2)          0                     -                                                                              
   RBB_8/SRin                                                      RBB_6L        8  [TILE 0 0, RBB 22 28]          -     r            8542     {<SR>inst50: $auto$ff.cc:266:slice$1952 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/CLK                                                       RBB_6L        8  [TILE 0 0, RBB 22 28]       1321     r            9863                                                                              
   clk                                                             Clock net    34           (fanout=387)       -989                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            8874                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              2082ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            995ps
   + Propagation time:                       2266ps (75.7% logic, 24.3% route, logic stage 1)
   - Delay of the capturing clock:           1029ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2082ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                           
   clk                        Clock net    34           (fanout=387)        995                     -                                                           
   RBB_16/CLK                 RBB_6L       16  [TILE 0 0, RBB 16 26]          -     r             995                                                           
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/CMUX                RBB_6L       16  [TILE 0 0, RBB 16 26]        800     r            1795     {inst66: $auto$ff.cc:266:slice$1969 (FDRE,site=cffo)} 
   temp_number[2]             Net          20             (fanout=1)        551                     -                                                           
   RBB_16/D6                  RBB_6L       16  [TILE 0 0, RBB 16 26]          -     r            2346     {inst42: $auto$ff.cc:266:slice$1937 (FDE,site=dffo)}  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/CLK                 RBB_6L       16  [TILE 0 0, RBB 16 26]        915     r            3261                                                           
   clk                        Clock net    34           (fanout=387)      -1029                     -                                                           
   clk                        CLOCK-PORT    -                      -    capture     r            2232                                                           
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (met):                              2198ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            995ps
   + Propagation time:                       2382ps (52.6% logic, 47.4% route, logic stage 1)
   - Delay of the capturing clock:           1029ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2198ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                    
   --------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                          
   clk                        Clock net    34           (fanout=387)        995                     -                                                          
   RBB_16/CLK                 RBB_6L       16  [TILE 0 0, RBB 16 26]          -     r             995                                                          
   --------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/BQ                  RBB_6L       16  [TILE 0 0, RBB 16 26]        800     r            1795     {inst67: $auto$ff.cc:266:slice$1970 (FDRE,site=bff)} 
   temp_number[4]             Net          18             (fanout=1)       1129                     -                                                          
   RBB_16/C6                  RBB_6L       16  [TILE 0 0, RBB 16 26]          -     r            2924     {inst65: $auto$ff.cc:266:slice$1967 (FDRE,site=cff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/CLK                 RBB_6L       16  [TILE 0 0, RBB 16 26]        453     r            3377                                                          
   clk                        Clock net    34           (fanout=387)      -1029                     -                                                          
   clk                        CLOCK-PORT    -                      -    capture     r            2348                                                          
   --------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (met):                              2451ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:           1010ps
   + Propagation time:                       2643ps (56.9% logic, 43.1% route, logic stage 1)
   - Delay of the capturing clock:           1052ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2451ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                
   clk                        Clock net    34           (fanout=387)       1010                     -                                                                                                                                
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 16 24]          -     r            1010                                                                                                                                
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/BQ                  RBB_6L       13  [TILE 0 0, RBB 16 24]        800     r            1810     {inst64: $auto$ff.cc:266:slice$1966 (FD,site=bff)}                                                                         
   digit_select[1]            Net          31             (fanout=3)       1140                     -                                                                                                                                
   RBB_13/B6                  RBB_6L       13  [TILE 0 0, RBB 16 24]          -     r            2950     {inst74: $auto$xilinx_dffopt.cc:341:execute$3119 (LUT,site=blut,bluto)} {inst64: $auto$ff.cc:266:slice$1966 (FD,site=bff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 16 24]        703     r            3653                                                                                                                                
   clk                        Clock net    34           (fanout=387)      -1052                     -                                                                                                                                
   clk                        CLOCK-PORT    -                      -    capture     r            2601                                                                                                                                
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













