[debug] Created transactional ClassFileManager with tempDir = D:\ComputerScience\Projects\CPUdemo\hardware\target\scala-2.12\classes.bak
[debug] About to delete class files:
[debug] 	ExternalSignalBundle.class
[debug] 	OutRegisters$$anon$1.class
[debug] 	BoardConfig.class
[debug] 	GenConfig$.class
[debug] 	DeviceTop$$anon$1.class
[debug] 	MemoryDispatch.class
[debug] 	CoreTop$delayedInit$body.class
[debug] 	UART_IP$$anon$2.class
[debug] 	OutRegisters$.class
[debug] 	CoreTop$$anon$1.class
[debug] 	BoardBundle.class
[debug] 	CoreTop.class
[debug] 	UART.class
[debug] 	MemoryDispatch$.class
[debug] 	MemoryDispatch$delayedInit$body.class
[debug] 	BoardConfig$.class
[debug] 	MMIOOutBundle.class
[debug] 	OutRegisters.class
[debug] 	OutRegisters$delayedInit$body.class
[debug] 	DeviceTop.class
[debug] 	UART$$anon$1.class
[debug] 	GenConfig.class
[debug] 	CoreTop$.class
[debug] 	MemoryDispatch$$anon$1.class
[debug] 	UART_IP.class
[debug] 	MMIOUARTBundle.class
[debug] 	BoardUARTBundle.class
[debug] We backup class files:
[debug] 	ExternalSignalBundle.class
[debug] 	OutRegisters$$anon$1.class
[debug] 	BoardConfig.class
[debug] 	GenConfig$.class
[debug] 	DeviceTop$$anon$1.class
[debug] 	MemoryDispatch.class
[debug] 	CoreTop$delayedInit$body.class
[debug] 	UART_IP$$anon$2.class
[debug] 	OutRegisters$.class
[debug] 	CoreTop$$anon$1.class
[debug] 	BoardBundle.class
[debug] 	CoreTop.class
[debug] 	UART.class
[debug] 	MemoryDispatch$.class
[debug] 	MemoryDispatch$delayedInit$body.class
[debug] 	BoardConfig$.class
[debug] 	MMIOOutBundle.class
[debug] 	OutRegisters.class
[debug] 	OutRegisters$delayedInit$body.class
[debug] 	DeviceTop.class
[debug] 	UART$$anon$1.class
[debug] 	GenConfig.class
[debug] 	CoreTop$.class
[debug] 	MemoryDispatch$$anon$1.class
[debug] 	UART_IP.class
[debug] 	MMIOUARTBundle.class
[debug] 	BoardUARTBundle.class
[debug] Registering generated classes:
[debug] 	ExternalSignalBundle.class
[debug] 	OutRegisters$$anon$1.class
[debug] 	BoardConfig.class
[debug] 	GenConfig$.class
[debug] 	DeviceTop$$anon$1.class
[debug] 	MemoryDispatch.class
[debug] 	CoreTop$delayedInit$body.class
[debug] 	uart.class
[debug] 	OutRegisters$.class
[debug] 	CoreTop$$anon$1.class
[debug] 	BoardBundle.class
[debug] 	CoreTop.class
[debug] 	MemoryDispatch$.class
[debug] 	MemoryDispatch$delayedInit$body.class
[debug] 	uart$$anon$2.class
[debug] 	BoardConfig$.class
[debug] 	MMIOOutBundle.class
[debug] 	OutRegisters.class
[debug] 	OutRegisters$delayedInit$body.class
[debug] 	DeviceTop.class
[debug] 	UARTWrapper$$anon$1.class
[debug] 	GenConfig.class
[debug] 	CoreTop$.class
[debug] 	UARTWrapper.class
[debug] 	MemoryDispatch$$anon$1.class
[debug] 	MMIOUARTBundle.class
[debug] 	BoardUARTBundle.class
[debug] Removing the temporary directory used for backing up class files: D:\ComputerScience\Projects\CPUdemo\hardware\target\scala-2.12\classes.bak
