#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1458c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1458e10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x144a2d0 .functor NOT 1, L_0x14b52d0, C4<0>, C4<0>, C4<0>;
L_0x14b50b0 .functor XOR 2, L_0x14b4f50, L_0x14b5010, C4<00>, C4<00>;
L_0x14b51c0 .functor XOR 2, L_0x14b50b0, L_0x14b5120, C4<00>, C4<00>;
v0x14acf00_0 .net *"_ivl_10", 1 0, L_0x14b5120;  1 drivers
v0x14ad000_0 .net *"_ivl_12", 1 0, L_0x14b51c0;  1 drivers
v0x14ad0e0_0 .net *"_ivl_2", 1 0, L_0x14b0220;  1 drivers
v0x14ad1a0_0 .net *"_ivl_4", 1 0, L_0x14b4f50;  1 drivers
v0x14ad280_0 .net *"_ivl_6", 1 0, L_0x14b5010;  1 drivers
v0x14ad3b0_0 .net *"_ivl_8", 1 0, L_0x14b50b0;  1 drivers
v0x14ad490_0 .net "a", 0 0, v0x14a7ca0_0;  1 drivers
v0x14ad530_0 .net "b", 0 0, v0x14a7d40_0;  1 drivers
v0x14ad5d0_0 .net "c", 0 0, v0x14a7de0_0;  1 drivers
v0x14ad670_0 .var "clk", 0 0;
v0x14ad710_0 .net "d", 0 0, v0x14a7f20_0;  1 drivers
v0x14ad7b0_0 .net "out_pos_dut", 0 0, L_0x14b4dd0;  1 drivers
v0x14ad850_0 .net "out_pos_ref", 0 0, L_0x14aed80;  1 drivers
v0x14ad8f0_0 .net "out_sop_dut", 0 0, L_0x14b2040;  1 drivers
v0x14ad990_0 .net "out_sop_ref", 0 0, L_0x1482450;  1 drivers
v0x14ada30_0 .var/2u "stats1", 223 0;
v0x14adad0_0 .var/2u "strobe", 0 0;
v0x14adb70_0 .net "tb_match", 0 0, L_0x14b52d0;  1 drivers
v0x14adc40_0 .net "tb_mismatch", 0 0, L_0x144a2d0;  1 drivers
v0x14adce0_0 .net "wavedrom_enable", 0 0, v0x14a81f0_0;  1 drivers
v0x14addb0_0 .net "wavedrom_title", 511 0, v0x14a8290_0;  1 drivers
L_0x14b0220 .concat [ 1 1 0 0], L_0x14aed80, L_0x1482450;
L_0x14b4f50 .concat [ 1 1 0 0], L_0x14aed80, L_0x1482450;
L_0x14b5010 .concat [ 1 1 0 0], L_0x14b4dd0, L_0x14b2040;
L_0x14b5120 .concat [ 1 1 0 0], L_0x14aed80, L_0x1482450;
L_0x14b52d0 .cmp/eeq 2, L_0x14b0220, L_0x14b51c0;
S_0x1458fa0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1458e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x144a6b0 .functor AND 1, v0x14a7de0_0, v0x14a7f20_0, C4<1>, C4<1>;
L_0x144aa90 .functor NOT 1, v0x14a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x144ae70 .functor NOT 1, v0x14a7d40_0, C4<0>, C4<0>, C4<0>;
L_0x144b0f0 .functor AND 1, L_0x144aa90, L_0x144ae70, C4<1>, C4<1>;
L_0x1463890 .functor AND 1, L_0x144b0f0, v0x14a7de0_0, C4<1>, C4<1>;
L_0x1482450 .functor OR 1, L_0x144a6b0, L_0x1463890, C4<0>, C4<0>;
L_0x14ae200 .functor NOT 1, v0x14a7d40_0, C4<0>, C4<0>, C4<0>;
L_0x14ae270 .functor OR 1, L_0x14ae200, v0x14a7f20_0, C4<0>, C4<0>;
L_0x14ae380 .functor AND 1, v0x14a7de0_0, L_0x14ae270, C4<1>, C4<1>;
L_0x14ae440 .functor NOT 1, v0x14a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x14ae510 .functor OR 1, L_0x14ae440, v0x14a7d40_0, C4<0>, C4<0>;
L_0x14ae580 .functor AND 1, L_0x14ae380, L_0x14ae510, C4<1>, C4<1>;
L_0x14ae700 .functor NOT 1, v0x14a7d40_0, C4<0>, C4<0>, C4<0>;
L_0x14ae770 .functor OR 1, L_0x14ae700, v0x14a7f20_0, C4<0>, C4<0>;
L_0x14ae690 .functor AND 1, v0x14a7de0_0, L_0x14ae770, C4<1>, C4<1>;
L_0x14ae900 .functor NOT 1, v0x14a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x14aea00 .functor OR 1, L_0x14ae900, v0x14a7f20_0, C4<0>, C4<0>;
L_0x14aeac0 .functor AND 1, L_0x14ae690, L_0x14aea00, C4<1>, C4<1>;
L_0x14aec70 .functor XNOR 1, L_0x14ae580, L_0x14aeac0, C4<0>, C4<0>;
v0x1449c00_0 .net *"_ivl_0", 0 0, L_0x144a6b0;  1 drivers
v0x144a000_0 .net *"_ivl_12", 0 0, L_0x14ae200;  1 drivers
v0x144a3e0_0 .net *"_ivl_14", 0 0, L_0x14ae270;  1 drivers
v0x144a7c0_0 .net *"_ivl_16", 0 0, L_0x14ae380;  1 drivers
v0x144aba0_0 .net *"_ivl_18", 0 0, L_0x14ae440;  1 drivers
v0x144af80_0 .net *"_ivl_2", 0 0, L_0x144aa90;  1 drivers
v0x144b200_0 .net *"_ivl_20", 0 0, L_0x14ae510;  1 drivers
v0x14a6210_0 .net *"_ivl_24", 0 0, L_0x14ae700;  1 drivers
v0x14a62f0_0 .net *"_ivl_26", 0 0, L_0x14ae770;  1 drivers
v0x14a63d0_0 .net *"_ivl_28", 0 0, L_0x14ae690;  1 drivers
v0x14a64b0_0 .net *"_ivl_30", 0 0, L_0x14ae900;  1 drivers
v0x14a6590_0 .net *"_ivl_32", 0 0, L_0x14aea00;  1 drivers
v0x14a6670_0 .net *"_ivl_36", 0 0, L_0x14aec70;  1 drivers
L_0x7fbf24a01018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14a6730_0 .net *"_ivl_38", 0 0, L_0x7fbf24a01018;  1 drivers
v0x14a6810_0 .net *"_ivl_4", 0 0, L_0x144ae70;  1 drivers
v0x14a68f0_0 .net *"_ivl_6", 0 0, L_0x144b0f0;  1 drivers
v0x14a69d0_0 .net *"_ivl_8", 0 0, L_0x1463890;  1 drivers
v0x14a6ab0_0 .net "a", 0 0, v0x14a7ca0_0;  alias, 1 drivers
v0x14a6b70_0 .net "b", 0 0, v0x14a7d40_0;  alias, 1 drivers
v0x14a6c30_0 .net "c", 0 0, v0x14a7de0_0;  alias, 1 drivers
v0x14a6cf0_0 .net "d", 0 0, v0x14a7f20_0;  alias, 1 drivers
v0x14a6db0_0 .net "out_pos", 0 0, L_0x14aed80;  alias, 1 drivers
v0x14a6e70_0 .net "out_sop", 0 0, L_0x1482450;  alias, 1 drivers
v0x14a6f30_0 .net "pos0", 0 0, L_0x14ae580;  1 drivers
v0x14a6ff0_0 .net "pos1", 0 0, L_0x14aeac0;  1 drivers
L_0x14aed80 .functor MUXZ 1, L_0x7fbf24a01018, L_0x14ae580, L_0x14aec70, C4<>;
S_0x14a7170 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1458e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x14a7ca0_0 .var "a", 0 0;
v0x14a7d40_0 .var "b", 0 0;
v0x14a7de0_0 .var "c", 0 0;
v0x14a7e80_0 .net "clk", 0 0, v0x14ad670_0;  1 drivers
v0x14a7f20_0 .var "d", 0 0;
v0x14a8010_0 .var/2u "fail", 0 0;
v0x14a80b0_0 .var/2u "fail1", 0 0;
v0x14a8150_0 .net "tb_match", 0 0, L_0x14b52d0;  alias, 1 drivers
v0x14a81f0_0 .var "wavedrom_enable", 0 0;
v0x14a8290_0 .var "wavedrom_title", 511 0;
E_0x14575f0/0 .event negedge, v0x14a7e80_0;
E_0x14575f0/1 .event posedge, v0x14a7e80_0;
E_0x14575f0 .event/or E_0x14575f0/0, E_0x14575f0/1;
S_0x14a74a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x14a7170;
 .timescale -12 -12;
v0x14a76e0_0 .var/2s "i", 31 0;
E_0x1457490 .event posedge, v0x14a7e80_0;
S_0x14a77e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x14a7170;
 .timescale -12 -12;
v0x14a79e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14a7ac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x14a7170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14a8470 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1458e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14aef30 .functor NOT 1, v0x14a7d40_0, C4<0>, C4<0>, C4<0>;
L_0x14af0d0 .functor AND 1, v0x14a7ca0_0, L_0x14aef30, C4<1>, C4<1>;
L_0x14af1b0 .functor NOT 1, v0x14a7de0_0, C4<0>, C4<0>, C4<0>;
L_0x14af330 .functor AND 1, L_0x14af0d0, L_0x14af1b0, C4<1>, C4<1>;
L_0x14af470 .functor NOT 1, v0x14a7f20_0, C4<0>, C4<0>, C4<0>;
L_0x14af5f0 .functor AND 1, L_0x14af330, L_0x14af470, C4<1>, C4<1>;
L_0x14af740 .functor NOT 1, v0x14a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x14af8c0 .functor AND 1, L_0x14af740, v0x14a7d40_0, C4<1>, C4<1>;
L_0x14af9d0 .functor NOT 1, v0x14a7de0_0, C4<0>, C4<0>, C4<0>;
L_0x14afa40 .functor AND 1, L_0x14af8c0, L_0x14af9d0, C4<1>, C4<1>;
L_0x14afbb0 .functor NOT 1, v0x14a7f20_0, C4<0>, C4<0>, C4<0>;
L_0x14afc20 .functor AND 1, L_0x14afa40, L_0x14afbb0, C4<1>, C4<1>;
L_0x14afd50 .functor OR 1, L_0x14af5f0, L_0x14afc20, C4<0>, C4<0>;
L_0x14afe60 .functor NOT 1, v0x14a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x14afce0 .functor NOT 1, v0x14a7d40_0, C4<0>, C4<0>, C4<0>;
L_0x14aff50 .functor AND 1, L_0x14afe60, L_0x14afce0, C4<1>, C4<1>;
L_0x14b00f0 .functor AND 1, L_0x14aff50, v0x14a7de0_0, C4<1>, C4<1>;
L_0x14b01b0 .functor NOT 1, v0x14a7f20_0, C4<0>, C4<0>, C4<0>;
L_0x14b02c0 .functor AND 1, L_0x14b00f0, L_0x14b01b0, C4<1>, C4<1>;
L_0x14b03d0 .functor OR 1, L_0x14afd50, L_0x14b02c0, C4<0>, C4<0>;
L_0x14b0590 .functor NOT 1, v0x14a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x14b0600 .functor NOT 1, v0x14a7d40_0, C4<0>, C4<0>, C4<0>;
L_0x14b0730 .functor AND 1, L_0x14b0590, L_0x14b0600, C4<1>, C4<1>;
L_0x14b0840 .functor NOT 1, v0x14a7de0_0, C4<0>, C4<0>, C4<0>;
L_0x14b0980 .functor AND 1, L_0x14b0730, L_0x14b0840, C4<1>, C4<1>;
L_0x14b0a90 .functor AND 1, L_0x14b0980, v0x14a7f20_0, C4<1>, C4<1>;
L_0x14b0c30 .functor OR 1, L_0x14b03d0, L_0x14b0a90, C4<0>, C4<0>;
L_0x14b0d40 .functor NOT 1, v0x14a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x14b0ea0 .functor NOT 1, v0x14a7d40_0, C4<0>, C4<0>, C4<0>;
L_0x14b0f10 .functor AND 1, L_0x14b0d40, L_0x14b0ea0, C4<1>, C4<1>;
L_0x14b1120 .functor AND 1, L_0x14b0f10, v0x14a7f20_0, C4<1>, C4<1>;
L_0x14b11e0 .functor AND 1, L_0x14b1120, v0x14a7f20_0, C4<1>, C4<1>;
L_0x14b13b0 .functor OR 1, L_0x14b0c30, L_0x14b11e0, C4<0>, C4<0>;
L_0x14b14c0 .functor AND 1, v0x14a7ca0_0, v0x14a7d40_0, C4<1>, C4<1>;
L_0x14b1650 .functor AND 1, L_0x14b14c0, v0x14a7de0_0, C4<1>, C4<1>;
L_0x14b1710 .functor AND 1, L_0x14b1650, v0x14a7f20_0, C4<1>, C4<1>;
L_0x14b1900 .functor OR 1, L_0x14b13b0, L_0x14b1710, C4<0>, C4<0>;
L_0x14b1a10 .functor AND 1, v0x14a7ca0_0, v0x14a7d40_0, C4<1>, C4<1>;
L_0x14b17d0 .functor NOT 1, v0x14a7de0_0, C4<0>, C4<0>, C4<0>;
L_0x14b1840 .functor AND 1, L_0x14b1a10, L_0x14b17d0, C4<1>, C4<1>;
L_0x14b1d60 .functor NOT 1, v0x14a7f20_0, C4<0>, C4<0>, C4<0>;
L_0x14b1dd0 .functor AND 1, L_0x14b1840, L_0x14b1d60, C4<1>, C4<1>;
L_0x14b2040 .functor OR 1, L_0x14b1900, L_0x14b1dd0, C4<0>, C4<0>;
L_0x14b21a0 .functor NOT 1, v0x14a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x14b2380 .functor NOT 1, v0x14a7d40_0, C4<0>, C4<0>, C4<0>;
L_0x14b23f0 .functor OR 1, L_0x14b21a0, L_0x14b2380, C4<0>, C4<0>;
L_0x14b2680 .functor OR 1, L_0x14b23f0, v0x14a7de0_0, C4<0>, C4<0>;
L_0x14b2740 .functor OR 1, L_0x14b2680, v0x14a7f20_0, C4<0>, C4<0>;
L_0x14b2990 .functor NOT 1, v0x14a7d40_0, C4<0>, C4<0>, C4<0>;
L_0x14b2c10 .functor OR 1, v0x14a7ca0_0, L_0x14b2990, C4<0>, C4<0>;
L_0x14b2e70 .functor NOT 1, v0x14a7de0_0, C4<0>, C4<0>, C4<0>;
L_0x14b2ee0 .functor OR 1, L_0x14b2c10, L_0x14b2e70, C4<0>, C4<0>;
L_0x14b31a0 .functor NOT 1, v0x14a7f20_0, C4<0>, C4<0>, C4<0>;
L_0x14b3210 .functor OR 1, L_0x14b2ee0, L_0x14b31a0, C4<0>, C4<0>;
L_0x14b34e0 .functor AND 1, L_0x14b2740, L_0x14b3210, C4<1>, C4<1>;
L_0x14b35f0 .functor NOT 1, v0x14a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x14b3a40 .functor OR 1, L_0x14b35f0, v0x14a7d40_0, C4<0>, C4<0>;
L_0x14b3b00 .functor NOT 1, v0x14a7de0_0, C4<0>, C4<0>, C4<0>;
L_0x14b3f60 .functor OR 1, L_0x14b3a40, L_0x14b3b00, C4<0>, C4<0>;
L_0x14b4070 .functor NOT 1, v0x14a7f20_0, C4<0>, C4<0>, C4<0>;
L_0x14b42d0 .functor OR 1, L_0x14b3f60, L_0x14b4070, C4<0>, C4<0>;
L_0x14b43e0 .functor AND 1, L_0x14b34e0, L_0x14b42d0, C4<1>, C4<1>;
L_0x14b46f0 .functor OR 1, v0x14a7ca0_0, v0x14a7d40_0, C4<0>, C4<0>;
L_0x14b4760 .functor NOT 1, v0x14a7de0_0, C4<0>, C4<0>, C4<0>;
L_0x14b49e0 .functor OR 1, L_0x14b46f0, L_0x14b4760, C4<0>, C4<0>;
L_0x14b4af0 .functor OR 1, L_0x14b49e0, v0x14a7f20_0, C4<0>, C4<0>;
L_0x14b4dd0 .functor AND 1, L_0x14b43e0, L_0x14b4af0, C4<1>, C4<1>;
v0x14a8630_0 .net *"_ivl_0", 0 0, L_0x14aef30;  1 drivers
v0x14a8710_0 .net *"_ivl_10", 0 0, L_0x14af5f0;  1 drivers
v0x14a87f0_0 .net *"_ivl_100", 0 0, L_0x14b2e70;  1 drivers
v0x14a88e0_0 .net *"_ivl_102", 0 0, L_0x14b2ee0;  1 drivers
v0x14a89c0_0 .net *"_ivl_104", 0 0, L_0x14b31a0;  1 drivers
v0x14a8af0_0 .net *"_ivl_106", 0 0, L_0x14b3210;  1 drivers
v0x14a8bd0_0 .net *"_ivl_108", 0 0, L_0x14b34e0;  1 drivers
v0x14a8cb0_0 .net *"_ivl_110", 0 0, L_0x14b35f0;  1 drivers
v0x14a8d90_0 .net *"_ivl_112", 0 0, L_0x14b3a40;  1 drivers
v0x14a8f00_0 .net *"_ivl_114", 0 0, L_0x14b3b00;  1 drivers
v0x14a8fe0_0 .net *"_ivl_116", 0 0, L_0x14b3f60;  1 drivers
v0x14a90c0_0 .net *"_ivl_118", 0 0, L_0x14b4070;  1 drivers
v0x14a91a0_0 .net *"_ivl_12", 0 0, L_0x14af740;  1 drivers
v0x14a9280_0 .net *"_ivl_120", 0 0, L_0x14b42d0;  1 drivers
v0x14a9360_0 .net *"_ivl_122", 0 0, L_0x14b43e0;  1 drivers
v0x14a9440_0 .net *"_ivl_124", 0 0, L_0x14b46f0;  1 drivers
v0x14a9520_0 .net *"_ivl_126", 0 0, L_0x14b4760;  1 drivers
v0x14a9710_0 .net *"_ivl_128", 0 0, L_0x14b49e0;  1 drivers
v0x14a97f0_0 .net *"_ivl_130", 0 0, L_0x14b4af0;  1 drivers
v0x14a98d0_0 .net *"_ivl_14", 0 0, L_0x14af8c0;  1 drivers
v0x14a99b0_0 .net *"_ivl_16", 0 0, L_0x14af9d0;  1 drivers
v0x14a9a90_0 .net *"_ivl_18", 0 0, L_0x14afa40;  1 drivers
v0x14a9b70_0 .net *"_ivl_2", 0 0, L_0x14af0d0;  1 drivers
v0x14a9c50_0 .net *"_ivl_20", 0 0, L_0x14afbb0;  1 drivers
v0x14a9d30_0 .net *"_ivl_22", 0 0, L_0x14afc20;  1 drivers
v0x14a9e10_0 .net *"_ivl_24", 0 0, L_0x14afd50;  1 drivers
v0x14a9ef0_0 .net *"_ivl_26", 0 0, L_0x14afe60;  1 drivers
v0x14a9fd0_0 .net *"_ivl_28", 0 0, L_0x14afce0;  1 drivers
v0x14aa0b0_0 .net *"_ivl_30", 0 0, L_0x14aff50;  1 drivers
v0x14aa190_0 .net *"_ivl_32", 0 0, L_0x14b00f0;  1 drivers
v0x14aa270_0 .net *"_ivl_34", 0 0, L_0x14b01b0;  1 drivers
v0x14aa350_0 .net *"_ivl_36", 0 0, L_0x14b02c0;  1 drivers
v0x14aa430_0 .net *"_ivl_38", 0 0, L_0x14b03d0;  1 drivers
v0x14aa720_0 .net *"_ivl_4", 0 0, L_0x14af1b0;  1 drivers
v0x14aa800_0 .net *"_ivl_40", 0 0, L_0x14b0590;  1 drivers
v0x14aa8e0_0 .net *"_ivl_42", 0 0, L_0x14b0600;  1 drivers
v0x14aa9c0_0 .net *"_ivl_44", 0 0, L_0x14b0730;  1 drivers
v0x14aaaa0_0 .net *"_ivl_46", 0 0, L_0x14b0840;  1 drivers
v0x14aab80_0 .net *"_ivl_48", 0 0, L_0x14b0980;  1 drivers
v0x14aac60_0 .net *"_ivl_50", 0 0, L_0x14b0a90;  1 drivers
v0x14aad40_0 .net *"_ivl_52", 0 0, L_0x14b0c30;  1 drivers
v0x14aae20_0 .net *"_ivl_54", 0 0, L_0x14b0d40;  1 drivers
v0x14aaf00_0 .net *"_ivl_56", 0 0, L_0x14b0ea0;  1 drivers
v0x14aafe0_0 .net *"_ivl_58", 0 0, L_0x14b0f10;  1 drivers
v0x14ab0c0_0 .net *"_ivl_6", 0 0, L_0x14af330;  1 drivers
v0x14ab1a0_0 .net *"_ivl_60", 0 0, L_0x14b1120;  1 drivers
v0x14ab280_0 .net *"_ivl_62", 0 0, L_0x14b11e0;  1 drivers
v0x14ab360_0 .net *"_ivl_64", 0 0, L_0x14b13b0;  1 drivers
v0x14ab440_0 .net *"_ivl_66", 0 0, L_0x14b14c0;  1 drivers
v0x14ab520_0 .net *"_ivl_68", 0 0, L_0x14b1650;  1 drivers
v0x14ab600_0 .net *"_ivl_70", 0 0, L_0x14b1710;  1 drivers
v0x14ab6e0_0 .net *"_ivl_72", 0 0, L_0x14b1900;  1 drivers
v0x14ab7c0_0 .net *"_ivl_74", 0 0, L_0x14b1a10;  1 drivers
v0x14ab8a0_0 .net *"_ivl_76", 0 0, L_0x14b17d0;  1 drivers
v0x14ab980_0 .net *"_ivl_78", 0 0, L_0x14b1840;  1 drivers
v0x14aba60_0 .net *"_ivl_8", 0 0, L_0x14af470;  1 drivers
v0x14abb40_0 .net *"_ivl_80", 0 0, L_0x14b1d60;  1 drivers
v0x14abc20_0 .net *"_ivl_82", 0 0, L_0x14b1dd0;  1 drivers
v0x14abd00_0 .net *"_ivl_86", 0 0, L_0x14b21a0;  1 drivers
v0x14abde0_0 .net *"_ivl_88", 0 0, L_0x14b2380;  1 drivers
v0x14abec0_0 .net *"_ivl_90", 0 0, L_0x14b23f0;  1 drivers
v0x14abfa0_0 .net *"_ivl_92", 0 0, L_0x14b2680;  1 drivers
v0x14ac080_0 .net *"_ivl_94", 0 0, L_0x14b2740;  1 drivers
v0x14ac160_0 .net *"_ivl_96", 0 0, L_0x14b2990;  1 drivers
v0x14ac240_0 .net *"_ivl_98", 0 0, L_0x14b2c10;  1 drivers
v0x14ac730_0 .net "a", 0 0, v0x14a7ca0_0;  alias, 1 drivers
v0x14ac7d0_0 .net "b", 0 0, v0x14a7d40_0;  alias, 1 drivers
v0x14ac8c0_0 .net "c", 0 0, v0x14a7de0_0;  alias, 1 drivers
v0x14ac9b0_0 .net "d", 0 0, v0x14a7f20_0;  alias, 1 drivers
v0x14acaa0_0 .net "out_pos", 0 0, L_0x14b4dd0;  alias, 1 drivers
v0x14acb60_0 .net "out_sop", 0 0, L_0x14b2040;  alias, 1 drivers
S_0x14acce0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1458e10;
 .timescale -12 -12;
E_0x143f9f0 .event anyedge, v0x14adad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14adad0_0;
    %nor/r;
    %assign/vec4 v0x14adad0_0, 0;
    %wait E_0x143f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14a7170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a8010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a80b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x14a7170;
T_4 ;
    %wait E_0x14575f0;
    %load/vec4 v0x14a8150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a8010_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14a7170;
T_5 ;
    %wait E_0x1457490;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %wait E_0x1457490;
    %load/vec4 v0x14a8010_0;
    %store/vec4 v0x14a80b0_0, 0, 1;
    %fork t_1, S_0x14a74a0;
    %jmp t_0;
    .scope S_0x14a74a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a76e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x14a76e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1457490;
    %load/vec4 v0x14a76e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14a76e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14a76e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x14a7170;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14575f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14a7f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14a7d40_0, 0;
    %assign/vec4 v0x14a7ca0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x14a8010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x14a80b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1458e10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ad670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14adad0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1458e10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x14ad670_0;
    %inv;
    %store/vec4 v0x14ad670_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1458e10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14a7e80_0, v0x14adc40_0, v0x14ad490_0, v0x14ad530_0, v0x14ad5d0_0, v0x14ad710_0, v0x14ad990_0, v0x14ad8f0_0, v0x14ad850_0, v0x14ad7b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1458e10;
T_9 ;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1458e10;
T_10 ;
    %wait E_0x14575f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14ada30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ada30_0, 4, 32;
    %load/vec4 v0x14adb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ada30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14ada30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ada30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x14ad990_0;
    %load/vec4 v0x14ad990_0;
    %load/vec4 v0x14ad8f0_0;
    %xor;
    %load/vec4 v0x14ad990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ada30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ada30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x14ad850_0;
    %load/vec4 v0x14ad850_0;
    %load/vec4 v0x14ad7b0_0;
    %xor;
    %load/vec4 v0x14ad850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ada30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x14ada30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ada30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter0/response0/top_module.sv";
