// Seed: 664861257
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5
);
  assign id_0 = 1;
  logic id_6;
  type_15
      id_7 (
          !id_4,
          id_6,
          1 ^ 1 ^ id_2,
          1,
          id_0,
          (1 & "")
      ),
      id_8,
      id_9,
      id_10,
      id_11;
endmodule
