# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 20 2022 17:01:08

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for main|SPI_SCK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (main|SPI_SCK:F vs. main|SPI_SCK:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: SPI_SDI
			6.1.2::Path details for port: SPI_SS
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: SPI_SDO
		6.3::PI to PO Path Details
			6.3.1::Path details for port: LED
		6.4::Hold Times Path Details
			6.4.1::Path details for port: SPI_SDI
			6.4.2::Path details for port: SPI_SS
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: SPI_SDO
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: LED
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: main|SPI_SCK  | Frequency: 483.70 MHz  | Target: 334.45 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
main|SPI_SCK  main|SPI_SCK   N/A              N/A         N/A              N/A         2990             923         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
SPI_SDI    SPI_SCK     -726         main|SPI_SCK:F         
SPI_SS     SPI_SCK     4453         main|SPI_SCK:F         


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
SPI_SDO    SPI_SCK     12244         main|SPI_SCK:F         


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
SPI_SS             LED                 13090       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
SPI_SDI    SPI_SCK     1447        main|SPI_SCK:F         
SPI_SS     SPI_SCK     -268        main|SPI_SCK:F         


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
SPI_SDO    SPI_SCK     11646                 main|SPI_SCK:F         


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
SPI_SS             LED                 11636               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for main|SPI_SCK
******************************************
Clock: main|SPI_SCK
Frequency: 483.70 MHz | Target: 334.45 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : SPI.shift_reg_6_LC_2_2_7/lcout
Path End         : SPI.shift_reg_7_LC_2_2_0/in3
Capture Clock    : SPI.shift_reg_7_LC_2_2_0/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_6_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__113/I                        LocalMux                       0              5174    923  RISE       1
I__113/O                        LocalMux                     486              5659    923  RISE       1
I__114/I                        InMux                          0              5659    923  RISE       1
I__114/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_7_LC_2_2_0/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (main|SPI_SCK:F vs. main|SPI_SCK:F)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_6_LC_2_2_7/lcout
Path End         : SPI.shift_reg_7_LC_2_2_0/in3
Capture Clock    : SPI.shift_reg_7_LC_2_2_0/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_6_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__113/I                        LocalMux                       0              5174    923  RISE       1
I__113/O                        LocalMux                     486              5659    923  RISE       1
I__114/I                        InMux                          0              5659    923  RISE       1
I__114/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_7_LC_2_2_0/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: SPI_SDI   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SDI
Clock Port        : SPI_SCK
Clock Reference   : main|SPI_SCK:F
Setup Time        : -726


Data Path Delay                3249
+ Setup Time                    403
- Capture Clock Path Delay    -4378
---------------------------- ------
Setup to Clock                 -726

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SDI                           main                       0      0                  RISE  1       
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__86/I                           Odrv4                      0      1420               RISE  1       
I__86/O                           Odrv4                      517    1936               RISE  1       
I__87/I                           Span4Mux_h                 0      1936               RISE  1       
I__87/O                           Span4Mux_h                 444    2381               RISE  1       
I__88/I                           LocalMux                   0      2381               RISE  1       
I__88/O                           LocalMux                   486    2867               RISE  1       
I__89/I                           InMux                      0      2867               RISE  1       
I__89/O                           InMux                      382    3249               RISE  1       
SPI.shift_reg_0_LC_2_1_3/in3      LogicCell40_SEQ_MODE_1010  0      3249               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         main                       0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__41/I                                         Odrv12                     0      1142               FALL  1       
I__41/O                                         Odrv12                     796    1938               FALL  1       
I__42/I                                         Span12Mux_s5_h             0      1938               FALL  1       
I__42/O                                         Span12Mux_s5_h             382    2321               FALL  1       
I__43/I                                         LocalMux                   0      2321               FALL  1       
I__43/O                                         LocalMux                   455    2775               FALL  1       
I__44/I                                         IoInMux                    0      2775               FALL  1       
I__44/O                                         IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  4       
I__45/I                                         gio2CtrlBuf                0      3923               FALL  1       
I__45/O                                         gio2CtrlBuf                0      3923               FALL  1       
I__46/I                                         GlobalMux                  0      3923               FALL  1       
I__46/O                                         GlobalMux                  114    4037               FALL  1       
I__49/I                                         ClkMux                     0      4037               FALL  1       
I__49/O                                         ClkMux                     341    4378               FALL  1       
INVSPI.shift_reg_22C/I                          INV                        0      4378               FALL  1       
INVSPI.shift_reg_22C/O                          INV                        0      4378               RISE  8       
SPI.shift_reg_0_LC_2_1_3/clk                    LogicCell40_SEQ_MODE_1010  0      4378               RISE  1       

6.1.2::Path details for port: SPI_SS    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SS
Clock Port        : SPI_SCK
Clock Reference   : main|SPI_SCK:F
Setup Time        : 4453


Data Path Delay                8831
+ Setup Time                      0
- Capture Clock Path Delay    -4378
---------------------------- ------
Setup to Clock                 4453

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SS                                         main                       0      0                  RISE  1       
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__51/I                                        Odrv4                      0      1420               RISE  1       
I__51/O                                        Odrv4                      517    1936               RISE  1       
I__52/I                                        Span4Mux_h                 0      1936               RISE  1       
I__52/O                                        Span4Mux_h                 444    2381               RISE  1       
I__53/I                                        Span4Mux_s1_h              0      2381               RISE  1       
I__53/O                                        Span4Mux_s1_h              258    2639               RISE  1       
I__54/I                                        LocalMux                   0      2639               RISE  1       
I__54/O                                        LocalMux                   486    3125               RISE  1       
I__55/I                                        IoInMux                    0      3125               RISE  1       
I__55/O                                        IoInMux                    382    3508               RISE  1       
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3508               RISE  1       
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4417               RISE  26      
I__92/I                                        gio2CtrlBuf                0      4417               RISE  1       
I__92/O                                        gio2CtrlBuf                0      4417               RISE  1       
I__93/I                                        GlobalMux                  0      4417               RISE  1       
I__93/O                                        GlobalMux                  227    4645               RISE  1       
I__96/I                                        Glb2LocalMux               0      4645               RISE  1       
I__96/O                                        Glb2LocalMux               662    5306               RISE  1       
I__99/I                                        LocalMux                   0      5306               RISE  1       
I__99/O                                        LocalMux                   486    5792               RISE  1       
I__101/I                                       InMux                      0      5792               RISE  1       
I__101/O                                       InMux                      382    6175               RISE  1       
SPI.SDO_RNO_LC_3_2_5/in3                       LogicCell40_SEQ_MODE_0000  0      6175               RISE  1       
SPI.SDO_RNO_LC_3_2_5/lcout                     LogicCell40_SEQ_MODE_0000  465    6640               RISE  1       
I__103/I                                       Odrv4                      0      6640               RISE  1       
I__103/O                                       Odrv4                      517    7157               RISE  1       
I__104/I                                       Span4Mux_s0_v              0      7157               RISE  1       
I__104/O                                       Span4Mux_s0_v              300    7456               RISE  1       
I__105/I                                       LocalMux                   0      7456               RISE  1       
I__105/O                                       LocalMux                   486    7942               RISE  1       
I__106/I                                       CEMux                      0      7942               RISE  1       
I__106/O                                       CEMux                      889    8831               RISE  1       
SPI.SDO_LC_3_1_1/ce                            LogicCell40_SEQ_MODE_1000  0      8831               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         main                       0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__41/I                                         Odrv12                     0      1142               FALL  1       
I__41/O                                         Odrv12                     796    1938               FALL  1       
I__42/I                                         Span12Mux_s5_h             0      1938               FALL  1       
I__42/O                                         Span12Mux_s5_h             382    2321               FALL  1       
I__43/I                                         LocalMux                   0      2321               FALL  1       
I__43/O                                         LocalMux                   455    2775               FALL  1       
I__44/I                                         IoInMux                    0      2775               FALL  1       
I__44/O                                         IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  4       
I__45/I                                         gio2CtrlBuf                0      3923               FALL  1       
I__45/O                                         gio2CtrlBuf                0      3923               FALL  1       
I__46/I                                         GlobalMux                  0      3923               FALL  1       
I__46/O                                         GlobalMux                  114    4037               FALL  1       
I__50/I                                         ClkMux                     0      4037               FALL  1       
I__50/O                                         ClkMux                     341    4378               FALL  1       
INVSPI.SDOC/I                                   INV                        0      4378               FALL  1       
INVSPI.SDOC/O                                   INV                        0      4378               RISE  1       
SPI.SDO_LC_3_1_1/clk                            LogicCell40_SEQ_MODE_1000  0      4378               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: SPI_SDO   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SPI_SDO
Clock Port         : SPI_SCK
Clock Reference    : main|SPI_SCK:F
Clock to Out Delay : 12244


Launch Clock Path Delay        4378
+ Clock To Q Delay              796
+ Data Path Delay              7070
---------------------------- ------
Clock To Out Delay            12244

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         main                       0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__41/I                                         Odrv12                     0      1142               FALL  1       
I__41/O                                         Odrv12                     796    1938               FALL  1       
I__42/I                                         Span12Mux_s5_h             0      1938               FALL  1       
I__42/O                                         Span12Mux_s5_h             382    2321               FALL  1       
I__43/I                                         LocalMux                   0      2321               FALL  1       
I__43/O                                         LocalMux                   455    2775               FALL  1       
I__44/I                                         IoInMux                    0      2775               FALL  1       
I__44/O                                         IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  4       
I__45/I                                         gio2CtrlBuf                0      3923               FALL  1       
I__45/O                                         gio2CtrlBuf                0      3923               FALL  1       
I__46/I                                         GlobalMux                  0      3923               FALL  1       
I__46/O                                         GlobalMux                  114    4037               FALL  1       
I__50/I                                         ClkMux                     0      4037               FALL  1       
I__50/O                                         ClkMux                     341    4378               FALL  1       
INVSPI.SDOC/I                                   INV                        0      4378               FALL  1       
INVSPI.SDOC/O                                   INV                        0      4378               RISE  1       
SPI.SDO_LC_3_1_1/clk                            LogicCell40_SEQ_MODE_1000  0      4378               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI.SDO_LC_3_1_1/lcout             LogicCell40_SEQ_MODE_1000  796    5174               RISE  1       
I__107/I                           Odrv4                      0      5174               RISE  1       
I__107/O                           Odrv4                      517    5690               RISE  1       
I__108/I                           Span4Mux_s0_v              0      5690               RISE  1       
I__108/O                           Span4Mux_s0_v              300    5990               RISE  1       
I__109/I                           LocalMux                   0      5990               RISE  1       
I__109/O                           LocalMux                   486    6476               RISE  1       
I__110/I                           IoInMux                    0      6476               RISE  1       
I__110/O                           IoInMux                    382    6859               RISE  1       
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6859               RISE  1       
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10156              FALL  1       
SPI_SDO_obuf_iopad/DIN             IO_PAD                     0      10156              FALL  1       
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   12244              FALL  1       
SPI_SDO                            main                       0      12244              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : SPI_SS
Pad to Pad Delay : 13090

Pad to Pad Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SS                                         main                       0      0                  RISE  1       
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__51/I                                        Odrv4                      0      1420               RISE  1       
I__51/O                                        Odrv4                      517    1936               RISE  1       
I__52/I                                        Span4Mux_h                 0      1936               RISE  1       
I__52/O                                        Span4Mux_h                 444    2381               RISE  1       
I__53/I                                        Span4Mux_s1_h              0      2381               RISE  1       
I__53/O                                        Span4Mux_s1_h              258    2639               RISE  1       
I__54/I                                        LocalMux                   0      2639               RISE  1       
I__54/O                                        LocalMux                   486    3125               RISE  1       
I__55/I                                        IoInMux                    0      3125               RISE  1       
I__55/O                                        IoInMux                    382    3508               RISE  1       
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3508               RISE  1       
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4417               RISE  26      
I__92/I                                        gio2CtrlBuf                0      4417               RISE  1       
I__92/O                                        gio2CtrlBuf                0      4417               RISE  1       
I__93/I                                        GlobalMux                  0      4417               RISE  1       
I__93/O                                        GlobalMux                  227    4645               RISE  1       
I__98/I                                        Glb2LocalMux               0      4645               RISE  1       
I__98/O                                        Glb2LocalMux               662    5306               RISE  1       
I__100/I                                       LocalMux                   0      5306               RISE  1       
I__100/O                                       LocalMux                   486    5792               RISE  1       
I__102/I                                       InMux                      0      5792               RISE  1       
I__102/O                                       InMux                      382    6175               RISE  1       
GB_BUFFER_LED_c_g_THRU_LUT4_0_LC_6_4_1/in0     LogicCell40_SEQ_MODE_0000  0      6175               RISE  1       
GB_BUFFER_LED_c_g_THRU_LUT4_0_LC_6_4_1/lcout   LogicCell40_SEQ_MODE_0000  662    6836               RISE  1       
I__90/I                                        LocalMux                   0      6836               RISE  1       
I__90/O                                        LocalMux                   486    7322               RISE  1       
I__91/I                                        IoInMux                    0      7322               RISE  1       
I__91/O                                        IoInMux                    382    7704               RISE  1       
LED_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      7704               RISE  1       
LED_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     3297   11002              FALL  1       
LED_obuf_iopad/DIN                             IO_PAD                     0      11002              FALL  1       
LED_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2088   13090              FALL  1       
LED                                            main                       0      13090              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: SPI_SDI   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SDI
Clock Port        : SPI_SCK
Clock Reference   : main|SPI_SCK:F
Hold Time         : 1447


Capture Clock Path Delay       4378
+ Hold  Time                      0
- Data Path Delay             -2931
---------------------------- ------
Hold Time                      1447

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SDI                           main                       0      0                  FALL  1       
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__86/I                           Odrv4                      0      1142               FALL  1       
I__86/O                           Odrv4                      548    1690               FALL  1       
I__87/I                           Span4Mux_h                 0      1690               FALL  1       
I__87/O                           Span4Mux_h                 465    2155               FALL  1       
I__88/I                           LocalMux                   0      2155               FALL  1       
I__88/O                           LocalMux                   455    2610               FALL  1       
I__89/I                           InMux                      0      2610               FALL  1       
I__89/O                           InMux                      320    2931               FALL  1       
SPI.shift_reg_0_LC_2_1_3/in3      LogicCell40_SEQ_MODE_1010  0      2931               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         main                       0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__41/I                                         Odrv12                     0      1142               FALL  1       
I__41/O                                         Odrv12                     796    1938               FALL  1       
I__42/I                                         Span12Mux_s5_h             0      1938               FALL  1       
I__42/O                                         Span12Mux_s5_h             382    2321               FALL  1       
I__43/I                                         LocalMux                   0      2321               FALL  1       
I__43/O                                         LocalMux                   455    2775               FALL  1       
I__44/I                                         IoInMux                    0      2775               FALL  1       
I__44/O                                         IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  4       
I__45/I                                         gio2CtrlBuf                0      3923               FALL  1       
I__45/O                                         gio2CtrlBuf                0      3923               FALL  1       
I__46/I                                         GlobalMux                  0      3923               FALL  1       
I__46/O                                         GlobalMux                  114    4037               FALL  1       
I__49/I                                         ClkMux                     0      4037               FALL  1       
I__49/O                                         ClkMux                     341    4378               FALL  1       
INVSPI.shift_reg_22C/I                          INV                        0      4378               FALL  1       
INVSPI.shift_reg_22C/O                          INV                        0      4378               RISE  8       
SPI.shift_reg_0_LC_2_1_3/clk                    LogicCell40_SEQ_MODE_1010  0      4378               RISE  1       

6.4.2::Path details for port: SPI_SS    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SS
Clock Port        : SPI_SCK
Clock Reference   : main|SPI_SCK:F
Hold Time         : -268


Capture Clock Path Delay       4378
+ Hold  Time                      0
- Data Path Delay             -4646
---------------------------- ------
Hold Time                      -268

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SS                                         main                       0      0                  FALL  1       
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__51/I                                        Odrv4                      0      1142               FALL  1       
I__51/O                                        Odrv4                      548    1690               FALL  1       
I__52/I                                        Span4Mux_h                 0      1690               FALL  1       
I__52/O                                        Span4Mux_h                 465    2155               FALL  1       
I__53/I                                        Span4Mux_s1_h              0      2155               FALL  1       
I__53/O                                        Span4Mux_s1_h              248    2403               FALL  1       
I__54/I                                        LocalMux                   0      2403               FALL  1       
I__54/O                                        LocalMux                   455    2858               FALL  1       
I__55/I                                        IoInMux                    0      2858               FALL  1       
I__55/O                                        IoInMux                    320    3179               FALL  1       
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3179               FALL  1       
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    4006               FALL  26      
I__92/I                                        gio2CtrlBuf                0      4006               FALL  1       
I__92/O                                        gio2CtrlBuf                0      4006               FALL  1       
I__93/I                                        GlobalMux                  0      4006               FALL  1       
I__93/O                                        GlobalMux                  114    4119               FALL  1       
I__94/I                                        SRMux                      0      4119               FALL  1       
I__94/O                                        SRMux                      527    4646               FALL  1       
SPI.shift_reg_13_LC_1_2_7/sr                   LogicCell40_SEQ_MODE_1011  0      4646               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         main                       0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__41/I                                         Odrv12                     0      1142               FALL  1       
I__41/O                                         Odrv12                     796    1938               FALL  1       
I__42/I                                         Span12Mux_s5_h             0      1938               FALL  1       
I__42/O                                         Span12Mux_s5_h             382    2321               FALL  1       
I__43/I                                         LocalMux                   0      2321               FALL  1       
I__43/O                                         LocalMux                   455    2775               FALL  1       
I__44/I                                         IoInMux                    0      2775               FALL  1       
I__44/O                                         IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  4       
I__45/I                                         gio2CtrlBuf                0      3923               FALL  1       
I__45/O                                         gio2CtrlBuf                0      3923               FALL  1       
I__46/I                                         GlobalMux                  0      3923               FALL  1       
I__46/O                                         GlobalMux                  114    4037               FALL  1       
I__47/I                                         ClkMux                     0      4037               FALL  1       
I__47/O                                         ClkMux                     341    4378               FALL  1       
INVSPI.shift_reg_15C/I                          INV                        0      4378               FALL  1       
INVSPI.shift_reg_15C/O                          INV                        0      4378               RISE  8       
SPI.shift_reg_13_LC_1_2_7/clk                   LogicCell40_SEQ_MODE_1011  0      4378               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: SPI_SDO   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SPI_SDO
Clock Port         : SPI_SCK
Clock Reference    : main|SPI_SCK:F
Clock to Out Delay : 11646


Launch Clock Path Delay        4378
+ Clock To Q Delay              796
+ Data Path Delay              6472
---------------------------- ------
Clock To Out Delay            11646

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         main                       0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__41/I                                         Odrv12                     0      1142               FALL  1       
I__41/O                                         Odrv12                     796    1938               FALL  1       
I__42/I                                         Span12Mux_s5_h             0      1938               FALL  1       
I__42/O                                         Span12Mux_s5_h             382    2321               FALL  1       
I__43/I                                         LocalMux                   0      2321               FALL  1       
I__43/O                                         LocalMux                   455    2775               FALL  1       
I__44/I                                         IoInMux                    0      2775               FALL  1       
I__44/O                                         IoInMux                    320    3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3096               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    3923               FALL  4       
I__45/I                                         gio2CtrlBuf                0      3923               FALL  1       
I__45/O                                         gio2CtrlBuf                0      3923               FALL  1       
I__46/I                                         GlobalMux                  0      3923               FALL  1       
I__46/O                                         GlobalMux                  114    4037               FALL  1       
I__50/I                                         ClkMux                     0      4037               FALL  1       
I__50/O                                         ClkMux                     341    4378               FALL  1       
INVSPI.SDOC/I                                   INV                        0      4378               FALL  1       
INVSPI.SDOC/O                                   INV                        0      4378               RISE  1       
SPI.SDO_LC_3_1_1/clk                            LogicCell40_SEQ_MODE_1000  0      4378               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI.SDO_LC_3_1_1/lcout             LogicCell40_SEQ_MODE_1000  796    5174               FALL  1       
I__107/I                           Odrv4                      0      5174               FALL  1       
I__107/O                           Odrv4                      548    5721               FALL  1       
I__108/I                           Span4Mux_s0_v              0      5721               FALL  1       
I__108/O                           Span4Mux_s0_v              279    6001               FALL  1       
I__109/I                           LocalMux                   0      6001               FALL  1       
I__109/O                           LocalMux                   455    6455               FALL  1       
I__110/I                           IoInMux                    0      6455               FALL  1       
I__110/O                           IoInMux                    320    6776               FALL  1       
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6776               FALL  1       
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9732               RISE  1       
SPI_SDO_obuf_iopad/DIN             IO_PAD                     0      9732               RISE  1       
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   11646              RISE  1       
SPI_SDO                            main                       0      11646              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : SPI_SS
Pad to Pad Delay : 11636

Pad to Pad Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SS                                         main                       0      0                  FALL  1       
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__51/I                                        Odrv4                      0      1142               FALL  1       
I__51/O                                        Odrv4                      548    1690               FALL  1       
I__52/I                                        Span4Mux_h                 0      1690               FALL  1       
I__52/O                                        Span4Mux_h                 465    2155               FALL  1       
I__53/I                                        Span4Mux_s1_h              0      2155               FALL  1       
I__53/O                                        Span4Mux_s1_h              248    2403               FALL  1       
I__54/I                                        LocalMux                   0      2403               FALL  1       
I__54/O                                        LocalMux                   455    2858               FALL  1       
I__55/I                                        IoInMux                    0      2858               FALL  1       
I__55/O                                        IoInMux                    320    3179               FALL  1       
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3179               FALL  1       
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    4006               FALL  26      
I__92/I                                        gio2CtrlBuf                0      4006               FALL  1       
I__92/O                                        gio2CtrlBuf                0      4006               FALL  1       
I__93/I                                        GlobalMux                  0      4006               FALL  1       
I__93/O                                        GlobalMux                  114    4119               FALL  1       
I__98/I                                        Glb2LocalMux               0      4119               FALL  1       
I__98/O                                        Glb2LocalMux               527    4646               FALL  1       
I__100/I                                       LocalMux                   0      4646               FALL  1       
I__100/O                                       LocalMux                   455    5101               FALL  1       
I__102/I                                       InMux                      0      5101               FALL  1       
I__102/O                                       InMux                      320    5422               FALL  1       
GB_BUFFER_LED_c_g_THRU_LUT4_0_LC_6_4_1/in0     LogicCell40_SEQ_MODE_0000  0      5422               FALL  1       
GB_BUFFER_LED_c_g_THRU_LUT4_0_LC_6_4_1/lcout   LogicCell40_SEQ_MODE_0000  569    5990               FALL  1       
I__90/I                                        LocalMux                   0      5990               FALL  1       
I__90/O                                        LocalMux                   455    6445               FALL  1       
I__91/I                                        IoInMux                    0      6445               FALL  1       
I__91/O                                        IoInMux                    320    6766               FALL  1       
LED_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      6766               FALL  1       
LED_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     2956   9722               RISE  1       
LED_obuf_iopad/DIN                             IO_PAD                     0      9722               RISE  1       
LED_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     1914   11636              RISE  1       
LED                                            main                       0      11636              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_6_LC_2_2_7/lcout
Path End         : SPI.shift_reg_7_LC_2_2_0/in3
Capture Clock    : SPI.shift_reg_7_LC_2_2_0/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_6_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__113/I                        LocalMux                       0              5174    923  RISE       1
I__113/O                        LocalMux                     486              5659    923  RISE       1
I__114/I                        InMux                          0              5659    923  RISE       1
I__114/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_7_LC_2_2_0/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_5_LC_2_2_6/lcout
Path End         : SPI.shift_reg_6_LC_2_2_7/in3
Capture Clock    : SPI.shift_reg_6_LC_2_2_7/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__115/I                        LocalMux                       0              5174    923  RISE       1
I__115/O                        LocalMux                     486              5659    923  RISE       1
I__116/I                        InMux                          0              5659    923  RISE       1
I__116/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_6_LC_2_2_7/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_9_LC_2_2_5/lcout
Path End         : SPI.shift_reg_10_LC_2_2_2/in3
Capture Clock    : SPI.shift_reg_10_LC_2_2_2/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_9_LC_2_2_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__119/I                        LocalMux                       0              5174    923  RISE       1
I__119/O                        LocalMux                     486              5659    923  RISE       1
I__120/I                        InMux                          0              5659    923  RISE       1
I__120/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_10_LC_2_2_2/in3   LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_2_2/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_8_LC_2_2_4/lcout
Path End         : SPI.shift_reg_9_LC_2_2_5/in3
Capture Clock    : SPI.shift_reg_9_LC_2_2_5/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_8_LC_2_2_4/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__121/I                        LocalMux                       0              5174    923  RISE       1
I__121/O                        LocalMux                     486              5659    923  RISE       1
I__122/I                        InMux                          0              5659    923  RISE       1
I__122/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_9_LC_2_2_5/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_3_LC_2_2_3/lcout
Path End         : SPI.shift_reg_4_LC_2_2_1/in3
Capture Clock    : SPI.shift_reg_4_LC_2_2_1/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_3_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__125/I                        LocalMux                       0              5174    923  RISE       1
I__125/O                        LocalMux                     486              5659    923  RISE       1
I__126/I                        InMux                          0              5659    923  RISE       1
I__126/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_4_LC_2_2_1/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_10_LC_2_2_2/lcout
Path End         : SPI.shift_reg_11_LC_1_2_4/in3
Capture Clock    : SPI.shift_reg_11_LC_1_2_4/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_2_2/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_10_LC_2_2_2/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__70/I                          LocalMux                       0              5174    923  RISE       1
I__70/O                          LocalMux                     486              5659    923  RISE       1
I__71/I                          InMux                          0              5659    923  RISE       1
I__71/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_11_LC_1_2_4/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_1_2_4/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_4_LC_2_2_1/lcout
Path End         : SPI.shift_reg_5_LC_2_2_6/in3
Capture Clock    : SPI.shift_reg_5_LC_2_2_6/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_4_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__117/I                        LocalMux                       0              5174    923  RISE       1
I__117/O                        LocalMux                     486              5659    923  RISE       1
I__118/I                        InMux                          0              5659    923  RISE       1
I__118/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_5_LC_2_2_6/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_7_LC_2_2_0/lcout
Path End         : SPI.shift_reg_8_LC_2_2_4/in3
Capture Clock    : SPI.shift_reg_8_LC_2_2_4/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_7_LC_2_2_0/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__123/I                        LocalMux                       0              5174    923  RISE       1
I__123/O                        LocalMux                     486              5659    923  RISE       1
I__124/I                        InMux                          0              5659    923  RISE       1
I__124/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_8_LC_2_2_4/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_23_LC_2_1_7/lcout
Path End         : SPI.SDO_LC_3_1_1/in3
Capture Clock    : SPI.SDO_LC_3_1_1/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_2_1_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_23_LC_2_1_7/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__111/I                         LocalMux                       0              5174    923  RISE       1
I__111/O                         LocalMux                     486              5659    923  RISE       1
I__112/I                         InMux                          0              5659    923  RISE       1
I__112/O                         InMux                        382              6042    923  RISE       1
SPI.SDO_LC_3_1_1/in3             LogicCell40_SEQ_MODE_1000      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__50/I                                         ClkMux                         0              4037  FALL       1
I__50/O                                         ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_3_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_21_LC_2_1_6/lcout
Path End         : SPI.shift_reg_22_LC_2_1_0/in3
Capture Clock    : SPI.shift_reg_22_LC_2_1_0/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_2_1_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_21_LC_2_1_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__74/I                          LocalMux                       0              5174    923  RISE       1
I__74/O                          LocalMux                     486              5659    923  RISE       1
I__75/I                          InMux                          0              5659    923  RISE       1
I__75/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_22_LC_2_1_0/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_2_1_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_19_LC_2_1_5/lcout
Path End         : SPI.shift_reg_20_LC_2_1_1/in3
Capture Clock    : SPI.shift_reg_20_LC_2_1_1/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_2_1_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_19_LC_2_1_5/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__78/I                          LocalMux                       0              5174    923  RISE       1
I__78/O                          LocalMux                     486              5659    923  RISE       1
I__79/I                          InMux                          0              5659    923  RISE       1
I__79/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_20_LC_2_1_1/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_2_1_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_2_LC_2_1_4/lcout
Path End         : SPI.shift_reg_3_LC_2_2_3/in3
Capture Clock    : SPI.shift_reg_3_LC_2_2_3/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_1_4/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_2_LC_2_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__127/I                        LocalMux                       0              5174    923  RISE       1
I__127/O                        LocalMux                     486              5659    923  RISE       1
I__128/I                        InMux                          0              5659    923  RISE       1
I__128/O                        InMux                        382              6042    923  RISE       1
SPI.shift_reg_3_LC_2_2_3/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_0_LC_2_1_3/lcout
Path End         : SPI.shift_reg_1_LC_2_1_2/in3
Capture Clock    : SPI.shift_reg_1_LC_2_1_2/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_0_LC_2_1_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_0_LC_2_1_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__84/I                         LocalMux                       0              5174    923  RISE       1
I__84/O                         LocalMux                     486              5659    923  RISE       1
I__85/I                         InMux                          0              5659    923  RISE       1
I__85/O                         InMux                        382              6042    923  RISE       1
SPI.shift_reg_1_LC_2_1_2/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_1_2/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_1_LC_2_1_2/lcout
Path End         : SPI.shift_reg_2_LC_2_1_4/in3
Capture Clock    : SPI.shift_reg_2_LC_2_1_4/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_1_2/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_1_LC_2_1_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__82/I                         LocalMux                       0              5174    923  RISE       1
I__82/O                         LocalMux                     486              5659    923  RISE       1
I__83/I                         InMux                          0              5659    923  RISE       1
I__83/O                         InMux                        382              6042    923  RISE       1
SPI.shift_reg_2_LC_2_1_4/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_1_4/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_20_LC_2_1_1/lcout
Path End         : SPI.shift_reg_21_LC_2_1_6/in3
Capture Clock    : SPI.shift_reg_21_LC_2_1_6/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_2_1_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_20_LC_2_1_1/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__76/I                          LocalMux                       0              5174    923  RISE       1
I__76/O                          LocalMux                     486              5659    923  RISE       1
I__77/I                          InMux                          0              5659    923  RISE       1
I__77/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_21_LC_2_1_6/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_2_1_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_22_LC_2_1_0/lcout
Path End         : SPI.shift_reg_23_LC_2_1_7/in3
Capture Clock    : SPI.shift_reg_23_LC_2_1_7/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_2_1_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_22_LC_2_1_0/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__72/I                          LocalMux                       0              5174    923  RISE       1
I__72/O                          LocalMux                     486              5659    923  RISE       1
I__73/I                          InMux                          0              5659    923  RISE       1
I__73/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_23_LC_2_1_7/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_2_1_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_13_LC_1_2_7/lcout
Path End         : SPI.shift_reg_14_LC_1_2_3/in3
Capture Clock    : SPI.shift_reg_14_LC_1_2_3/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_1_2_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_13_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__56/I                          LocalMux                       0              5174    923  RISE       1
I__56/O                          LocalMux                     486              5659    923  RISE       1
I__57/I                          InMux                          0              5659    923  RISE       1
I__57/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_14_LC_1_2_3/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_1_2_3/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_12_LC_1_2_6/lcout
Path End         : SPI.shift_reg_13_LC_1_2_7/in3
Capture Clock    : SPI.shift_reg_13_LC_1_2_7/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_1_2_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_12_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__58/I                          LocalMux                       0              5174    923  RISE       1
I__58/O                          LocalMux                     486              5659    923  RISE       1
I__59/I                          InMux                          0              5659    923  RISE       1
I__59/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_13_LC_1_2_7/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_1_2_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_18_LC_1_2_5/lcout
Path End         : SPI.shift_reg_19_LC_2_1_5/in3
Capture Clock    : SPI.shift_reg_19_LC_2_1_5/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_1_2_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_18_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__80/I                          LocalMux                       0              5174    923  RISE       1
I__80/O                          LocalMux                     486              5659    923  RISE       1
I__81/I                          InMux                          0              5659    923  RISE       1
I__81/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_19_LC_2_1_5/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_2_1_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_11_LC_1_2_4/lcout
Path End         : SPI.shift_reg_12_LC_1_2_6/in3
Capture Clock    : SPI.shift_reg_12_LC_1_2_6/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_1_2_4/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_11_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__60/I                          LocalMux                       0              5174    923  RISE       1
I__60/O                          LocalMux                     486              5659    923  RISE       1
I__61/I                          InMux                          0              5659    923  RISE       1
I__61/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_12_LC_1_2_6/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_1_2_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_14_LC_1_2_3/lcout
Path End         : SPI.shift_reg_15_LC_1_2_0/in3
Capture Clock    : SPI.shift_reg_15_LC_1_2_0/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_1_2_3/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_14_LC_1_2_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__64/I                          LocalMux                       0              5174    923  RISE       1
I__64/O                          LocalMux                     486              5659    923  RISE       1
I__65/I                          InMux                          0              5659    923  RISE       1
I__65/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_15_LC_1_2_0/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_1_2_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_16_LC_1_2_2/lcout
Path End         : SPI.shift_reg_17_LC_1_2_1/in3
Capture Clock    : SPI.shift_reg_17_LC_1_2_1/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_1_2_2/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_16_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174    923  RISE       1
I__66/I                          LocalMux                       0              5174    923  RISE       1
I__66/O                          LocalMux                     486              5659    923  RISE       1
I__67/I                          InMux                          0              5659    923  RISE       1
I__67/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_17_LC_1_2_1/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_1_2_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_17_LC_1_2_1/lcout
Path End         : SPI.shift_reg_18_LC_1_2_5/in3
Capture Clock    : SPI.shift_reg_18_LC_1_2_5/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_1_2_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_17_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__62/I                          LocalMux                       0              5174    923  RISE       1
I__62/O                          LocalMux                     486              5659    923  RISE       1
I__63/I                          InMux                          0              5659    923  RISE       1
I__63/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_18_LC_1_2_5/in3    LogicCell40_SEQ_MODE_1011      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_1_2_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_15_LC_1_2_0/lcout
Path End         : SPI.shift_reg_16_LC_1_2_2/in3
Capture Clock    : SPI.shift_reg_16_LC_1_2_2/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (main|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                    -403
---------------------------------------------   ---- 
End-of-path required time (ps)                  6965

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               868
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6042
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_1_2_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_15_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1011    796              5174    923  RISE       1
I__68/I                          LocalMux                       0              5174    923  RISE       1
I__68/O                          LocalMux                     486              5659    923  RISE       1
I__69/I                          InMux                          0              5659    923  RISE       1
I__69/O                          InMux                        382              6042    923  RISE       1
SPI.shift_reg_16_LC_1_2_2/in3    LogicCell40_SEQ_MODE_1010      0              6042    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_1_2_2/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SDI
Path End         : SPI.shift_reg_0_LC_2_1_3/in3
Capture Clock    : SPI.shift_reg_0_LC_2_1_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -320
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2981
---------------------------------------   ---- 
End-of-path arrival time (ps)             2981
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SDI                           main                           0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__86/I                           Odrv4                          0              1192   +INF  FALL       1
I__86/O                           Odrv4                        548              1740   +INF  FALL       1
I__87/I                           Span4Mux_h                     0              1740   +INF  FALL       1
I__87/O                           Span4Mux_h                   465              2205   +INF  FALL       1
I__88/I                           LocalMux                       0              2205   +INF  FALL       1
I__88/O                           LocalMux                     455              2660   +INF  FALL       1
I__89/I                           InMux                          0              2660   +INF  FALL       1
I__89/O                           InMux                        320              2981   +INF  FALL       1
SPI.shift_reg_0_LC_2_1_3/in3      LogicCell40_SEQ_MODE_1010      0              2981   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_0_LC_2_1_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12201
---------------------------------------   ----- 
End-of-path arrival time (ps)             12201
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__98/I                                        Glb2LocalMux                   0              4169   +INF  FALL       1
I__98/O                                        Glb2LocalMux                 527              4696   +INF  FALL       1
I__100/I                                       LocalMux                       0              4696   +INF  FALL       1
I__100/O                                       LocalMux                     455              5151   +INF  FALL       1
I__102/I                                       InMux                          0              5151   +INF  FALL       1
I__102/O                                       InMux                        320              5472   +INF  FALL       1
GB_BUFFER_LED_c_g_THRU_LUT4_0_LC_6_4_1/in0     LogicCell40_SEQ_MODE_0000      0              5472   +INF  FALL       1
GB_BUFFER_LED_c_g_THRU_LUT4_0_LC_6_4_1/lcout   LogicCell40_SEQ_MODE_0000    569              6040   +INF  FALL       1
I__90/I                                        LocalMux                       0              6040   +INF  FALL       1
I__90/O                                        LocalMux                     455              6495   +INF  FALL       1
I__91/I                                        IoInMux                        0              6495   +INF  FALL       1
I__91/O                                        IoInMux                      320              6816   +INF  FALL       1
LED_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001         0              6816   +INF  FALL       1
LED_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001      3297             10113   +INF  FALL       1
LED_obuf_iopad/DIN                             IO_PAD                         0             10113   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out                  IO_PAD                      2088             12201   +INF  FALL       1
LED                                            main                           0             12201   +INF  FALL       1


++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_13_LC_1_2_7/sr
Capture Clock    : SPI.shift_reg_13_LC_1_2_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_13_LC_1_2_7/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_1_2_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_12_LC_1_2_6/sr
Capture Clock    : SPI.shift_reg_12_LC_1_2_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4646
---------------------------------------   ---- 
End-of-path arrival time (ps)             4646
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  FALL       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__51/I                                        Odrv4                          0              1142   +INF  FALL       1
I__51/O                                        Odrv4                        548              1690   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1690   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2155   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2155   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2403   +INF  FALL       1
I__54/I                                        LocalMux                       0              2403   +INF  FALL       1
I__54/O                                        LocalMux                     455              2858   +INF  FALL       1
I__55/I                                        IoInMux                        0              2858   +INF  FALL       1
I__55/O                                        IoInMux                      320              3179   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4006   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4006   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4006   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4119   +INF  FALL       1
I__94/I                                        SRMux                          0              4119   +INF  FALL       1
I__94/O                                        SRMux                        527              4646   +INF  FALL       1
SPI.shift_reg_12_LC_1_2_6/sr                   LogicCell40_SEQ_MODE_1010      0              4646   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_1_2_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.SDO_LC_3_1_1/lcout
Path End         : SPI_SDO
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|SPI_SCK:F#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               7070
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12244
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__50/I                                         ClkMux                         0              4037  FALL       1
I__50/O                                         ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_3_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.SDO_LC_3_1_1/lcout             LogicCell40_SEQ_MODE_1000    796              5174   +INF  RISE       1
I__107/I                           Odrv4                          0              5174   +INF  RISE       1
I__107/O                           Odrv4                        517              5690   +INF  RISE       1
I__108/I                           Span4Mux_s0_v                  0              5690   +INF  RISE       1
I__108/O                           Span4Mux_s0_v                300              5990   +INF  RISE       1
I__109/I                           LocalMux                       0              5990   +INF  RISE       1
I__109/O                           LocalMux                     486              6476   +INF  RISE       1
I__110/I                           IoInMux                        0              6476   +INF  RISE       1
I__110/O                           IoInMux                      382              6859   +INF  RISE       1
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6859   +INF  RISE       1
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10156   +INF  FALL       1
SPI_SDO_obuf_iopad/DIN             IO_PAD                         0             10156   +INF  FALL       1
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12244   +INF  FALL       1
SPI_SDO                            main                           0             12244   +INF  FALL       1


++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_18_LC_1_2_5/sr
Capture Clock    : SPI.shift_reg_18_LC_1_2_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_18_LC_1_2_5/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_1_2_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_11_LC_1_2_4/sr
Capture Clock    : SPI.shift_reg_11_LC_1_2_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_11_LC_1_2_4/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_1_2_4/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_14_LC_1_2_3/sr
Capture Clock    : SPI.shift_reg_14_LC_1_2_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_14_LC_1_2_3/sr                   LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_1_2_3/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_16_LC_1_2_2/sr
Capture Clock    : SPI.shift_reg_16_LC_1_2_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_16_LC_1_2_2/sr                   LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_1_2_2/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_17_LC_1_2_1/sr
Capture Clock    : SPI.shift_reg_17_LC_1_2_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_17_LC_1_2_1/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_1_2_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_15_LC_1_2_0/sr
Capture Clock    : SPI.shift_reg_15_LC_1_2_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_15_LC_1_2_0/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_1_2_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_6_LC_2_2_7/sr
Capture Clock    : SPI.shift_reg_6_LC_2_2_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_6_LC_2_2_7/sr                    LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_5_LC_2_2_6/sr
Capture Clock    : SPI.shift_reg_5_LC_2_2_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_5_LC_2_2_6/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_9_LC_2_2_5/sr
Capture Clock    : SPI.shift_reg_9_LC_2_2_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_9_LC_2_2_5/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_8_LC_2_2_4/sr
Capture Clock    : SPI.shift_reg_8_LC_2_2_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_8_LC_2_2_4/sr                    LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_3_LC_2_2_3/sr
Capture Clock    : SPI.shift_reg_3_LC_2_2_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_3_LC_2_2_3/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_10_LC_2_2_2/sr
Capture Clock    : SPI.shift_reg_10_LC_2_2_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_10_LC_2_2_2/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_2_2/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_4_LC_2_2_1/sr
Capture Clock    : SPI.shift_reg_4_LC_2_2_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_4_LC_2_2_1/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_7_LC_2_2_0/sr
Capture Clock    : SPI.shift_reg_7_LC_2_2_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_7_LC_2_2_0/sr                    LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.SDO_LC_3_1_1/ce
Capture Clock    : SPI.SDO_LC_3_1_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7994
---------------------------------------   ---- 
End-of-path arrival time (ps)             7994
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__96/I                                        Glb2LocalMux                   0              4169   +INF  FALL       1
I__96/O                                        Glb2LocalMux                 527              4696   +INF  FALL       1
I__99/I                                        LocalMux                       0              4696   +INF  FALL       1
I__99/O                                        LocalMux                     455              5151   +INF  FALL       1
I__101/I                                       InMux                          0              5151   +INF  FALL       1
I__101/O                                       InMux                        320              5472   +INF  FALL       1
SPI.SDO_RNO_LC_3_2_5/in3                       LogicCell40_SEQ_MODE_0000      0              5472   +INF  FALL       1
SPI.SDO_RNO_LC_3_2_5/lcout                     LogicCell40_SEQ_MODE_0000    424              5896   +INF  FALL       1
I__103/I                                       Odrv4                          0              5896   +INF  FALL       1
I__103/O                                       Odrv4                        548              6443   +INF  FALL       1
I__104/I                                       Span4Mux_s0_v                  0              6443   +INF  FALL       1
I__104/O                                       Span4Mux_s0_v                279              6722   +INF  FALL       1
I__105/I                                       LocalMux                       0              6722   +INF  FALL       1
I__105/O                                       LocalMux                     455              7177   +INF  FALL       1
I__106/I                                       CEMux                          0              7177   +INF  FALL       1
I__106/O                                       CEMux                        817              7994   +INF  FALL       1
SPI.SDO_LC_3_1_1/ce                            LogicCell40_SEQ_MODE_1000      0              7994   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__50/I                                         ClkMux                         0              4037  FALL       1
I__50/O                                         ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_3_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_23_LC_2_1_7/sr
Capture Clock    : SPI.shift_reg_23_LC_2_1_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_23_LC_2_1_7/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_2_1_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_21_LC_2_1_6/sr
Capture Clock    : SPI.shift_reg_21_LC_2_1_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_21_LC_2_1_6/sr                   LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_2_1_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_19_LC_2_1_5/sr
Capture Clock    : SPI.shift_reg_19_LC_2_1_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_19_LC_2_1_5/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_2_1_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_2_LC_2_1_4/sr
Capture Clock    : SPI.shift_reg_2_LC_2_1_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_2_LC_2_1_4/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_1_4/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_0_LC_2_1_3/sr
Capture Clock    : SPI.shift_reg_0_LC_2_1_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_0_LC_2_1_3/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_0_LC_2_1_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_1_LC_2_1_2/sr
Capture Clock    : SPI.shift_reg_1_LC_2_1_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_1_LC_2_1_2/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_1_2/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_20_LC_2_1_1/sr
Capture Clock    : SPI.shift_reg_20_LC_2_1_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_20_LC_2_1_1/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_2_1_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_22_LC_2_1_0/sr
Capture Clock    : SPI.shift_reg_22_LC_2_1_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                     -235
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_22_LC_2_1_0/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_2_1_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_6_LC_2_2_7/lcout
Path End         : SPI.shift_reg_7_LC_2_2_0/in3
Capture Clock    : SPI.shift_reg_7_LC_2_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_6_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__113/I                        LocalMux                       0              5174   1571  FALL       1
I__113/O                        LocalMux                     455              5628   1571  FALL       1
I__114/I                        InMux                          0              5628   1571  FALL       1
I__114/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_7_LC_2_2_0/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_5_LC_2_2_6/lcout
Path End         : SPI.shift_reg_6_LC_2_2_7/in3
Capture Clock    : SPI.shift_reg_6_LC_2_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_5_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__115/I                        LocalMux                       0              5174   1571  FALL       1
I__115/O                        LocalMux                     455              5628   1571  FALL       1
I__116/I                        InMux                          0              5628   1571  FALL       1
I__116/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_6_LC_2_2_7/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_9_LC_2_2_5/lcout
Path End         : SPI.shift_reg_10_LC_2_2_2/in3
Capture Clock    : SPI.shift_reg_10_LC_2_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_9_LC_2_2_5/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__119/I                        LocalMux                       0              5174   1571  FALL       1
I__119/O                        LocalMux                     455              5628   1571  FALL       1
I__120/I                        InMux                          0              5628   1571  FALL       1
I__120/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_10_LC_2_2_2/in3   LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_2_2/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_8_LC_2_2_4/lcout
Path End         : SPI.shift_reg_9_LC_2_2_5/in3
Capture Clock    : SPI.shift_reg_9_LC_2_2_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_8_LC_2_2_4/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__121/I                        LocalMux                       0              5174   1571  FALL       1
I__121/O                        LocalMux                     455              5628   1571  FALL       1
I__122/I                        InMux                          0              5628   1571  FALL       1
I__122/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_9_LC_2_2_5/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_3_LC_2_2_3/lcout
Path End         : SPI.shift_reg_4_LC_2_2_1/in3
Capture Clock    : SPI.shift_reg_4_LC_2_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_3_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__125/I                        LocalMux                       0              5174   1571  FALL       1
I__125/O                        LocalMux                     455              5628   1571  FALL       1
I__126/I                        InMux                          0              5628   1571  FALL       1
I__126/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_4_LC_2_2_1/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_10_LC_2_2_2/lcout
Path End         : SPI.shift_reg_11_LC_1_2_4/in3
Capture Clock    : SPI.shift_reg_11_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_2_2/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_10_LC_2_2_2/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__70/I                          LocalMux                       0              5174   1571  FALL       1
I__70/O                          LocalMux                     455              5628   1571  FALL       1
I__71/I                          InMux                          0              5628   1571  FALL       1
I__71/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_11_LC_1_2_4/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_1_2_4/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_4_LC_2_2_1/lcout
Path End         : SPI.shift_reg_5_LC_2_2_6/in3
Capture Clock    : SPI.shift_reg_5_LC_2_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_4_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__117/I                        LocalMux                       0              5174   1571  FALL       1
I__117/O                        LocalMux                     455              5628   1571  FALL       1
I__118/I                        InMux                          0              5628   1571  FALL       1
I__118/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_5_LC_2_2_6/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_7_LC_2_2_0/lcout
Path End         : SPI.shift_reg_8_LC_2_2_4/in3
Capture Clock    : SPI.shift_reg_8_LC_2_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_7_LC_2_2_0/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__123/I                        LocalMux                       0              5174   1571  FALL       1
I__123/O                        LocalMux                     455              5628   1571  FALL       1
I__124/I                        InMux                          0              5628   1571  FALL       1
I__124/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_8_LC_2_2_4/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_23_LC_2_1_7/lcout
Path End         : SPI.SDO_LC_3_1_1/in3
Capture Clock    : SPI.SDO_LC_3_1_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_2_1_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_23_LC_2_1_7/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__111/I                         LocalMux                       0              5174   1571  FALL       1
I__111/O                         LocalMux                     455              5628   1571  FALL       1
I__112/I                         InMux                          0              5628   1571  FALL       1
I__112/O                         InMux                        320              5949   1571  FALL       1
SPI.SDO_LC_3_1_1/in3             LogicCell40_SEQ_MODE_1000      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__50/I                                         ClkMux                         0              4037  FALL       1
I__50/O                                         ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_3_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_21_LC_2_1_6/lcout
Path End         : SPI.shift_reg_22_LC_2_1_0/in3
Capture Clock    : SPI.shift_reg_22_LC_2_1_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_2_1_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_21_LC_2_1_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__74/I                          LocalMux                       0              5174   1571  FALL       1
I__74/O                          LocalMux                     455              5628   1571  FALL       1
I__75/I                          InMux                          0              5628   1571  FALL       1
I__75/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_22_LC_2_1_0/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_2_1_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_19_LC_2_1_5/lcout
Path End         : SPI.shift_reg_20_LC_2_1_1/in3
Capture Clock    : SPI.shift_reg_20_LC_2_1_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_2_1_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_19_LC_2_1_5/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__78/I                          LocalMux                       0              5174   1571  FALL       1
I__78/O                          LocalMux                     455              5628   1571  FALL       1
I__79/I                          InMux                          0              5628   1571  FALL       1
I__79/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_20_LC_2_1_1/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_2_1_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_2_LC_2_1_4/lcout
Path End         : SPI.shift_reg_3_LC_2_2_3/in3
Capture Clock    : SPI.shift_reg_3_LC_2_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_1_4/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_2_LC_2_1_4/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__127/I                        LocalMux                       0              5174   1571  FALL       1
I__127/O                        LocalMux                     455              5628   1571  FALL       1
I__128/I                        InMux                          0              5628   1571  FALL       1
I__128/O                        InMux                        320              5949   1571  FALL       1
SPI.shift_reg_3_LC_2_2_3/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_0_LC_2_1_3/lcout
Path End         : SPI.shift_reg_1_LC_2_1_2/in3
Capture Clock    : SPI.shift_reg_1_LC_2_1_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_0_LC_2_1_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_0_LC_2_1_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__84/I                         LocalMux                       0              5174   1571  FALL       1
I__84/O                         LocalMux                     455              5628   1571  FALL       1
I__85/I                         InMux                          0              5628   1571  FALL       1
I__85/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_1_LC_2_1_2/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_1_2/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_1_LC_2_1_2/lcout
Path End         : SPI.shift_reg_2_LC_2_1_4/in3
Capture Clock    : SPI.shift_reg_2_LC_2_1_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_1_2/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_1_LC_2_1_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__82/I                         LocalMux                       0              5174   1571  FALL       1
I__82/O                         LocalMux                     455              5628   1571  FALL       1
I__83/I                         InMux                          0              5628   1571  FALL       1
I__83/O                         InMux                        320              5949   1571  FALL       1
SPI.shift_reg_2_LC_2_1_4/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_1_4/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_20_LC_2_1_1/lcout
Path End         : SPI.shift_reg_21_LC_2_1_6/in3
Capture Clock    : SPI.shift_reg_21_LC_2_1_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_2_1_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_20_LC_2_1_1/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__76/I                          LocalMux                       0              5174   1571  FALL       1
I__76/O                          LocalMux                     455              5628   1571  FALL       1
I__77/I                          InMux                          0              5628   1571  FALL       1
I__77/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_21_LC_2_1_6/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_2_1_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_22_LC_2_1_0/lcout
Path End         : SPI.shift_reg_23_LC_2_1_7/in3
Capture Clock    : SPI.shift_reg_23_LC_2_1_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_2_1_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_22_LC_2_1_0/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__72/I                          LocalMux                       0              5174   1571  FALL       1
I__72/O                          LocalMux                     455              5628   1571  FALL       1
I__73/I                          InMux                          0              5628   1571  FALL       1
I__73/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_23_LC_2_1_7/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_2_1_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_13_LC_1_2_7/lcout
Path End         : SPI.shift_reg_14_LC_1_2_3/in3
Capture Clock    : SPI.shift_reg_14_LC_1_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_1_2_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_13_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__56/I                          LocalMux                       0              5174   1571  FALL       1
I__56/O                          LocalMux                     455              5628   1571  FALL       1
I__57/I                          InMux                          0              5628   1571  FALL       1
I__57/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_14_LC_1_2_3/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_1_2_3/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_12_LC_1_2_6/lcout
Path End         : SPI.shift_reg_13_LC_1_2_7/in3
Capture Clock    : SPI.shift_reg_13_LC_1_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_1_2_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_12_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__58/I                          LocalMux                       0              5174   1571  FALL       1
I__58/O                          LocalMux                     455              5628   1571  FALL       1
I__59/I                          InMux                          0              5628   1571  FALL       1
I__59/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_13_LC_1_2_7/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_1_2_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_18_LC_1_2_5/lcout
Path End         : SPI.shift_reg_19_LC_2_1_5/in3
Capture Clock    : SPI.shift_reg_19_LC_2_1_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_1_2_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_18_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__80/I                          LocalMux                       0              5174   1571  FALL       1
I__80/O                          LocalMux                     455              5628   1571  FALL       1
I__81/I                          InMux                          0              5628   1571  FALL       1
I__81/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_19_LC_2_1_5/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_2_1_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_11_LC_1_2_4/lcout
Path End         : SPI.shift_reg_12_LC_1_2_6/in3
Capture Clock    : SPI.shift_reg_12_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_1_2_4/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_11_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__60/I                          LocalMux                       0              5174   1571  FALL       1
I__60/O                          LocalMux                     455              5628   1571  FALL       1
I__61/I                          InMux                          0              5628   1571  FALL       1
I__61/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_12_LC_1_2_6/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_1_2_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_14_LC_1_2_3/lcout
Path End         : SPI.shift_reg_15_LC_1_2_0/in3
Capture Clock    : SPI.shift_reg_15_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_1_2_3/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_14_LC_1_2_3/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__64/I                          LocalMux                       0              5174   1571  FALL       1
I__64/O                          LocalMux                     455              5628   1571  FALL       1
I__65/I                          InMux                          0              5628   1571  FALL       1
I__65/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_15_LC_1_2_0/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_1_2_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_16_LC_1_2_2/lcout
Path End         : SPI.shift_reg_17_LC_1_2_1/in3
Capture Clock    : SPI.shift_reg_17_LC_1_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_1_2_2/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_16_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1010    796              5174   1571  FALL       1
I__66/I                          LocalMux                       0              5174   1571  FALL       1
I__66/O                          LocalMux                     455              5628   1571  FALL       1
I__67/I                          InMux                          0              5628   1571  FALL       1
I__67/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_17_LC_1_2_1/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_1_2_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_17_LC_1_2_1/lcout
Path End         : SPI.shift_reg_18_LC_1_2_5/in3
Capture Clock    : SPI.shift_reg_18_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_1_2_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_17_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__62/I                          LocalMux                       0              5174   1571  FALL       1
I__62/O                          LocalMux                     455              5628   1571  FALL       1
I__63/I                          InMux                          0              5628   1571  FALL       1
I__63/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_18_LC_1_2_5/in3    LogicCell40_SEQ_MODE_1011      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_1_2_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.shift_reg_15_LC_1_2_0/lcout
Path End         : SPI.shift_reg_16_LC_1_2_2/in3
Capture Clock    : SPI.shift_reg_16_LC_1_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4378
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4378

Launch Clock Arrival Time (main|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4378
+ Clock To Q                                    796
+ Data Path Delay                               775
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5949
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_1_2_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.shift_reg_15_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1011    796              5174   1571  FALL       1
I__68/I                          LocalMux                       0              5174   1571  FALL       1
I__68/O                          LocalMux                     455              5628   1571  FALL       1
I__69/I                          InMux                          0              5628   1571  FALL       1
I__69/O                          InMux                        320              5949   1571  FALL       1
SPI.shift_reg_16_LC_1_2_2/in3    LogicCell40_SEQ_MODE_1010      0              5949   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_1_2_2/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SDI
Path End         : SPI.shift_reg_0_LC_2_1_3/in3
Capture Clock    : SPI.shift_reg_0_LC_2_1_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2981
---------------------------------------   ---- 
End-of-path arrival time (ps)             2981
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SDI                           main                           0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__86/I                           Odrv4                          0              1192   +INF  FALL       1
I__86/O                           Odrv4                        548              1740   +INF  FALL       1
I__87/I                           Span4Mux_h                     0              1740   +INF  FALL       1
I__87/O                           Span4Mux_h                   465              2205   +INF  FALL       1
I__88/I                           LocalMux                       0              2205   +INF  FALL       1
I__88/O                           LocalMux                     455              2660   +INF  FALL       1
I__89/I                           InMux                          0              2660   +INF  FALL       1
I__89/O                           InMux                        320              2981   +INF  FALL       1
SPI.shift_reg_0_LC_2_1_3/in3      LogicCell40_SEQ_MODE_1010      0              2981   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_0_LC_2_1_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12201
---------------------------------------   ----- 
End-of-path arrival time (ps)             12201
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__98/I                                        Glb2LocalMux                   0              4169   +INF  FALL       1
I__98/O                                        Glb2LocalMux                 527              4696   +INF  FALL       1
I__100/I                                       LocalMux                       0              4696   +INF  FALL       1
I__100/O                                       LocalMux                     455              5151   +INF  FALL       1
I__102/I                                       InMux                          0              5151   +INF  FALL       1
I__102/O                                       InMux                        320              5472   +INF  FALL       1
GB_BUFFER_LED_c_g_THRU_LUT4_0_LC_6_4_1/in0     LogicCell40_SEQ_MODE_0000      0              5472   +INF  FALL       1
GB_BUFFER_LED_c_g_THRU_LUT4_0_LC_6_4_1/lcout   LogicCell40_SEQ_MODE_0000    569              6040   +INF  FALL       1
I__90/I                                        LocalMux                       0              6040   +INF  FALL       1
I__90/O                                        LocalMux                     455              6495   +INF  FALL       1
I__91/I                                        IoInMux                        0              6495   +INF  FALL       1
I__91/O                                        IoInMux                      320              6816   +INF  FALL       1
LED_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001         0              6816   +INF  FALL       1
LED_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001      3297             10113   +INF  FALL       1
LED_obuf_iopad/DIN                             IO_PAD                         0             10113   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out                  IO_PAD                      2088             12201   +INF  FALL       1
LED                                            main                           0             12201   +INF  FALL       1


++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_13_LC_1_2_7/sr
Capture Clock    : SPI.shift_reg_13_LC_1_2_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_13_LC_1_2_7/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_13_LC_1_2_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_12_LC_1_2_6/sr
Capture Clock    : SPI.shift_reg_12_LC_1_2_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4646
---------------------------------------   ---- 
End-of-path arrival time (ps)             4646
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  FALL       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__51/I                                        Odrv4                          0              1142   +INF  FALL       1
I__51/O                                        Odrv4                        548              1690   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1690   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2155   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2155   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2403   +INF  FALL       1
I__54/I                                        LocalMux                       0              2403   +INF  FALL       1
I__54/O                                        LocalMux                     455              2858   +INF  FALL       1
I__55/I                                        IoInMux                        0              2858   +INF  FALL       1
I__55/O                                        IoInMux                      320              3179   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4006   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4006   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4006   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4119   +INF  FALL       1
I__94/I                                        SRMux                          0              4119   +INF  FALL       1
I__94/O                                        SRMux                        527              4646   +INF  FALL       1
SPI.shift_reg_12_LC_1_2_6/sr                   LogicCell40_SEQ_MODE_1010      0              4646   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_12_LC_1_2_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI.SDO_LC_3_1_1/lcout
Path End         : SPI_SDO
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|SPI_SCK:F#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4378
+ Clock To Q                                     796
+ Data Path Delay                               7070
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12244
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__50/I                                         ClkMux                         0              4037  FALL       1
I__50/O                                         ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_3_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI.SDO_LC_3_1_1/lcout             LogicCell40_SEQ_MODE_1000    796              5174   +INF  RISE       1
I__107/I                           Odrv4                          0              5174   +INF  RISE       1
I__107/O                           Odrv4                        517              5690   +INF  RISE       1
I__108/I                           Span4Mux_s0_v                  0              5690   +INF  RISE       1
I__108/O                           Span4Mux_s0_v                300              5990   +INF  RISE       1
I__109/I                           LocalMux                       0              5990   +INF  RISE       1
I__109/O                           LocalMux                     486              6476   +INF  RISE       1
I__110/I                           IoInMux                        0              6476   +INF  RISE       1
I__110/O                           IoInMux                      382              6859   +INF  RISE       1
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6859   +INF  RISE       1
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10156   +INF  FALL       1
SPI_SDO_obuf_iopad/DIN             IO_PAD                         0             10156   +INF  FALL       1
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12244   +INF  FALL       1
SPI_SDO                            main                           0             12244   +INF  FALL       1


++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_18_LC_1_2_5/sr
Capture Clock    : SPI.shift_reg_18_LC_1_2_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_18_LC_1_2_5/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_18_LC_1_2_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_11_LC_1_2_4/sr
Capture Clock    : SPI.shift_reg_11_LC_1_2_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_11_LC_1_2_4/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_11_LC_1_2_4/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_14_LC_1_2_3/sr
Capture Clock    : SPI.shift_reg_14_LC_1_2_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_14_LC_1_2_3/sr                   LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_14_LC_1_2_3/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_16_LC_1_2_2/sr
Capture Clock    : SPI.shift_reg_16_LC_1_2_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_16_LC_1_2_2/sr                   LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_16_LC_1_2_2/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_17_LC_1_2_1/sr
Capture Clock    : SPI.shift_reg_17_LC_1_2_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_17_LC_1_2_1/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_17_LC_1_2_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_15_LC_1_2_0/sr
Capture Clock    : SPI.shift_reg_15_LC_1_2_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__94/I                                        SRMux                          0              4169   +INF  FALL       1
I__94/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_15_LC_1_2_0/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__47/I                                         ClkMux                         0              4037  FALL       1
I__47/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_15C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_15C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_15_LC_1_2_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_6_LC_2_2_7/sr
Capture Clock    : SPI.shift_reg_6_LC_2_2_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_6_LC_2_2_7/sr                    LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_6_LC_2_2_7/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_5_LC_2_2_6/sr
Capture Clock    : SPI.shift_reg_5_LC_2_2_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_5_LC_2_2_6/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_5_LC_2_2_6/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_9_LC_2_2_5/sr
Capture Clock    : SPI.shift_reg_9_LC_2_2_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_9_LC_2_2_5/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_9_LC_2_2_5/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_8_LC_2_2_4/sr
Capture Clock    : SPI.shift_reg_8_LC_2_2_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_8_LC_2_2_4/sr                    LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_8_LC_2_2_4/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_3_LC_2_2_3/sr
Capture Clock    : SPI.shift_reg_3_LC_2_2_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_3_LC_2_2_3/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_3_LC_2_2_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_10_LC_2_2_2/sr
Capture Clock    : SPI.shift_reg_10_LC_2_2_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_10_LC_2_2_2/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_10_LC_2_2_2/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_4_LC_2_2_1/sr
Capture Clock    : SPI.shift_reg_4_LC_2_2_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_4_LC_2_2_1/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_4_LC_2_2_1/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_7_LC_2_2_0/sr
Capture Clock    : SPI.shift_reg_7_LC_2_2_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__95/I                                        SRMux                          0              4169   +INF  FALL       1
I__95/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_7_LC_2_2_0/sr                    LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__48/I                                         ClkMux                         0              4037  FALL       1
I__48/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_7C/I                           INV                            0              4378  FALL       1
INVSPI.shift_reg_7C/O                           INV                            0              4378  RISE       8
SPI.shift_reg_7_LC_2_2_0/clk                    LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.SDO_LC_3_1_1/ce
Capture Clock    : SPI.SDO_LC_3_1_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7994
---------------------------------------   ---- 
End-of-path arrival time (ps)             7994
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__96/I                                        Glb2LocalMux                   0              4169   +INF  FALL       1
I__96/O                                        Glb2LocalMux                 527              4696   +INF  FALL       1
I__99/I                                        LocalMux                       0              4696   +INF  FALL       1
I__99/O                                        LocalMux                     455              5151   +INF  FALL       1
I__101/I                                       InMux                          0              5151   +INF  FALL       1
I__101/O                                       InMux                        320              5472   +INF  FALL       1
SPI.SDO_RNO_LC_3_2_5/in3                       LogicCell40_SEQ_MODE_0000      0              5472   +INF  FALL       1
SPI.SDO_RNO_LC_3_2_5/lcout                     LogicCell40_SEQ_MODE_0000    424              5896   +INF  FALL       1
I__103/I                                       Odrv4                          0              5896   +INF  FALL       1
I__103/O                                       Odrv4                        548              6443   +INF  FALL       1
I__104/I                                       Span4Mux_s0_v                  0              6443   +INF  FALL       1
I__104/O                                       Span4Mux_s0_v                279              6722   +INF  FALL       1
I__105/I                                       LocalMux                       0              6722   +INF  FALL       1
I__105/O                                       LocalMux                     455              7177   +INF  FALL       1
I__106/I                                       CEMux                          0              7177   +INF  FALL       1
I__106/O                                       CEMux                        817              7994   +INF  FALL       1
SPI.SDO_LC_3_1_1/ce                            LogicCell40_SEQ_MODE_1000      0              7994   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__50/I                                         ClkMux                         0              4037  FALL       1
I__50/O                                         ClkMux                       341              4378  FALL       1
INVSPI.SDOC/I                                   INV                            0              4378  FALL       1
INVSPI.SDOC/O                                   INV                            0              4378  RISE       1
SPI.SDO_LC_3_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              4378  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_23_LC_2_1_7/sr
Capture Clock    : SPI.shift_reg_23_LC_2_1_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_23_LC_2_1_7/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_23_LC_2_1_7/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_21_LC_2_1_6/sr
Capture Clock    : SPI.shift_reg_21_LC_2_1_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_21_LC_2_1_6/sr                   LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_21_LC_2_1_6/clk                   LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_19_LC_2_1_5/sr
Capture Clock    : SPI.shift_reg_19_LC_2_1_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_19_LC_2_1_5/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_19_LC_2_1_5/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_2_LC_2_1_4/sr
Capture Clock    : SPI.shift_reg_2_LC_2_1_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_2_LC_2_1_4/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_2_LC_2_1_4/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_0_LC_2_1_3/sr
Capture Clock    : SPI.shift_reg_0_LC_2_1_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_0_LC_2_1_3/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_0_LC_2_1_3/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_1_LC_2_1_2/sr
Capture Clock    : SPI.shift_reg_1_LC_2_1_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_1_LC_2_1_2/sr                    LogicCell40_SEQ_MODE_1010      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_1_LC_2_1_2/clk                    LogicCell40_SEQ_MODE_1010      0              4378  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_20_LC_2_1_1/sr
Capture Clock    : SPI.shift_reg_20_LC_2_1_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_20_LC_2_1_1/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_20_LC_2_1_1/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI.shift_reg_22_LC_2_1_0/sr
Capture Clock    : SPI.shift_reg_22_LC_2_1_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4378
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4696
---------------------------------------   ---- 
End-of-path arrival time (ps)             4696
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                         main                           0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__51/I                                        Odrv4                          0              1192   +INF  FALL       1
I__51/O                                        Odrv4                        548              1740   +INF  FALL       1
I__52/I                                        Span4Mux_h                     0              1740   +INF  FALL       1
I__52/O                                        Span4Mux_h                   465              2205   +INF  FALL       1
I__53/I                                        Span4Mux_s1_h                  0              2205   +INF  FALL       1
I__53/O                                        Span4Mux_s1_h                248              2453   +INF  FALL       1
I__54/I                                        LocalMux                       0              2453   +INF  FALL       1
I__54/O                                        LocalMux                     455              2908   +INF  FALL       1
I__55/I                                        IoInMux                        0              2908   +INF  FALL       1
I__55/O                                        IoInMux                      320              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3229   +INF  FALL       1
SPI_SS_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4056   +INF  FALL      26
I__92/I                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__92/O                                        gio2CtrlBuf                    0              4056   +INF  FALL       1
I__93/I                                        GlobalMux                      0              4056   +INF  FALL       1
I__93/O                                        GlobalMux                    114              4169   +INF  FALL       1
I__97/I                                        SRMux                          0              4169   +INF  FALL       1
I__97/O                                        SRMux                        527              4696   +INF  FALL       1
SPI.shift_reg_22_LC_2_1_0/sr                   LogicCell40_SEQ_MODE_1011      0              4696   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         main                           0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__41/I                                         Odrv12                         0              1142  FALL       1
I__41/O                                         Odrv12                       796              1938  FALL       1
I__42/I                                         Span12Mux_s5_h                 0              1938  FALL       1
I__42/O                                         Span12Mux_s5_h               382              2321  FALL       1
I__43/I                                         LocalMux                       0              2321  FALL       1
I__43/O                                         LocalMux                     455              2775  FALL       1
I__44/I                                         IoInMux                        0              2775  FALL       1
I__44/O                                         IoInMux                      320              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3096  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              3923  FALL       4
I__45/I                                         gio2CtrlBuf                    0              3923  FALL       1
I__45/O                                         gio2CtrlBuf                    0              3923  FALL       1
I__46/I                                         GlobalMux                      0              3923  FALL       1
I__46/O                                         GlobalMux                    114              4037  FALL       1
I__49/I                                         ClkMux                         0              4037  FALL       1
I__49/O                                         ClkMux                       341              4378  FALL       1
INVSPI.shift_reg_22C/I                          INV                            0              4378  FALL       1
INVSPI.shift_reg_22C/O                          INV                            0              4378  RISE       8
SPI.shift_reg_22_LC_2_1_0/clk                   LogicCell40_SEQ_MODE_1011      0              4378  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

